Classic Timing Analyzer report for Cyclops
Sun Aug 30 20:19:20 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  7. Clock Setup: 'IF_clk'
  8. Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
  9. Clock Hold: 'IF_clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Type                                                      ; Slack     ; Required Time                    ; Actual Time                      ; From                              ; To                               ; From Clock                                 ; To Clock                                   ; Failed Paths ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+
; Worst-case tsu                                            ; N/A       ; None                             ; 7.467 ns                         ; A12                               ; NWire_rcv:SPD|d0                 ; --                                         ; IF_clk                                     ; 0            ;
; Worst-case tco                                            ; N/A       ; None                             ; 16.958 ns                        ; led_blinker:BLINK_D4|led_timer[0] ; DEBUG_LED3                       ; IF_clk                                     ; --                                         ; 0            ;
; Worst-case tpd                                            ; N/A       ; None                             ; 11.337 ns                        ; SDOBACK                           ; FX2_PE1                          ; --                                         ; --                                         ; 0            ;
; Worst-case th                                             ; N/A       ; None                             ; -4.549 ns                        ; FX2_FD[7]                         ; async_usb:usb1|Rx_fifo_wdata[15] ; --                                         ; IF_clk                                     ; 0            ;
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' ; -0.529 ns ; 144.01 MHz ( period = 6.944 ns ) ; 133.82 MHz ( period = 7.473 ns ) ; NWire_rcv:M_IQ|tb_width[2]        ; NWire_rcv:M_IQ|pass[3]           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 45           ;
; Clock Setup: 'IF_clk'                                     ; 0.544 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; NWire_rcv:M_IQ|idata[20]          ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk                                     ; 0            ;
; Clock Hold: 'IF_clk'                                      ; -1.300 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; PLL_freq[10]                      ; Previous_PLL_freq[10]            ; IF_clk                                     ; IF_clk                                     ; 28           ;
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'  ; 0.499 ns  ; 144.01 MHz ( period = 6.944 ns ) ; N/A                              ; NWire_xmit:M_LRAudio|id[31]       ; NWire_xmit:M_LRAudio|id[31]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                              ;           ;                                  ;                                  ;                                   ;                                  ;                                            ;                                            ; 73           ;
+-----------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                             ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                            ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; clkmult3:cm3|altpll:altpll_component|_clk0 ;                    ; PLL output ; 144.01 MHz       ; 0.000 ns      ; 0.000 ns     ; IF_clk   ; 3                     ; 1                   ; -2.398 ns ;              ;
; IF_clk                                     ;                    ; User Pin   ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                           ; To                       ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -0.529 ns                               ; 133.82 MHz ( period = 7.473 ns )                    ; NWire_rcv:M_IQ|tb_width[2]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 7.231 ns                ;
; -0.503 ns                               ; 134.28 MHz ( period = 7.447 ns )                    ; NWire_rcv:M_IQ|tb_width[2]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 7.206 ns                ;
; -0.443 ns                               ; 135.37 MHz ( period = 7.387 ns )                    ; NWire_rcv:M_IQ|tb_width[3]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 7.145 ns                ;
; -0.417 ns                               ; 135.85 MHz ( period = 7.361 ns )                    ; NWire_rcv:M_IQ|tb_width[3]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 7.120 ns                ;
; -0.294 ns                               ; 138.16 MHz ( period = 7.238 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 6.996 ns                ;
; -0.268 ns                               ; 138.66 MHz ( period = 7.212 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 6.971 ns                ;
; -0.254 ns                               ; 138.93 MHz ( period = 7.198 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.728 ns                  ; 6.982 ns                ;
; -0.250 ns                               ; 139.00 MHz ( period = 7.194 ns )                    ; NWire_rcv:M_IQ|tb_width[1]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 6.952 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.233 ns                               ; 139.33 MHz ( period = 7.177 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.963 ns                ;
; -0.224 ns                               ; 139.51 MHz ( period = 7.168 ns )                    ; NWire_rcv:M_IQ|tb_width[1]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 6.927 ns                ;
; -0.184 ns                               ; 140.29 MHz ( period = 7.128 ns )                    ; NWire_rcv:M_IQ|tb_width[2]     ; NWire_rcv:M_IQ|pass[1]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.711 ns                  ; 6.895 ns                ;
; -0.123 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; NWire_rcv:M_IQ|tb_width[7]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 6.825 ns                ;
; -0.098 ns                               ; 142.01 MHz ( period = 7.042 ns )                    ; NWire_rcv:M_IQ|tb_width[3]     ; NWire_rcv:M_IQ|pass[1]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.711 ns                  ; 6.809 ns                ;
; -0.090 ns                               ; 142.17 MHz ( period = 7.034 ns )                    ; NWire_rcv:M_IQ|tb_width[7]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 6.793 ns                ;
; -0.076 ns                               ; 142.45 MHz ( period = 7.020 ns )                    ; NWire_rcv:SPD|tb_width[1]      ; NWire_rcv:SPD|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 6.751 ns                ;
; -0.043 ns                               ; 143.12 MHz ( period = 6.987 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.727 ns                  ; 6.770 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; -0.022 ns                               ; 143.55 MHz ( period = 6.966 ns )                    ; NWire_rcv:M_IQ|tb_width[9]     ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.751 ns                ;
; 0.003 ns                                ; 144.07 MHz ( period = 6.941 ns )                    ; NWire_rcv:SPD|tb_width[3]      ; NWire_rcv:SPD|pass[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.683 ns                  ; 6.680 ns                ;
; 0.016 ns                                ; 144.34 MHz ( period = 6.928 ns )                    ; NWire_rcv:SPD|tb_width[2]      ; NWire_rcv:SPD|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 6.659 ns                ;
; 0.016 ns                                ; 144.34 MHz ( period = 6.928 ns )                    ; NWire_rcv:M_IQ|tb_width[2]     ; NWire_rcv:M_IQ|pass[0]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.698 ns                  ; 6.682 ns                ;
; 0.030 ns                                ; 144.63 MHz ( period = 6.914 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.727 ns                  ; 6.697 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|pass[1]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.711 ns                  ; 6.660 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.051 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; NWire_rcv:M_IQ|tb_width[10]    ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.678 ns                ;
; 0.055 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.728 ns                  ; 6.673 ns                ;
; 0.056 ns                                ; 145.18 MHz ( period = 6.888 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.727 ns                  ; 6.671 ns                ;
; 0.064 ns                                ; 145.35 MHz ( period = 6.880 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.728 ns                  ; 6.664 ns                ;
; 0.071 ns                                ; 145.50 MHz ( period = 6.873 ns )                    ; NWire_rcv:SPD|tb_width[1]      ; NWire_rcv:SPD|pass[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 6.605 ns                ;
; 0.071 ns                                ; 145.50 MHz ( period = 6.873 ns )                    ; NWire_rcv:SPD|tb_width[4]      ; NWire_rcv:SPD|pass[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.683 ns                  ; 6.612 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.076 ns                                ; 145.60 MHz ( period = 6.868 ns )                    ; NWire_rcv:M_IQ|tb_cnt[11]      ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.654 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.077 ns                                ; 145.62 MHz ( period = 6.867 ns )                    ; NWire_rcv:M_IQ|tb_width[5]     ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.652 ns                ;
; 0.083 ns                                ; 145.75 MHz ( period = 6.861 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 6.619 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.085 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; NWire_rcv:M_IQ|tb_cnt[8]       ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.645 ns                ;
; 0.095 ns                                ; 146.01 MHz ( period = 6.849 ns )                    ; NWire_rcv:M_IQ|tb_width[1]     ; NWire_rcv:M_IQ|pass[1]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.711 ns                  ; 6.616 ns                ;
; 0.102 ns                                ; 146.16 MHz ( period = 6.842 ns )                    ; NWire_rcv:M_IQ|tb_width[3]     ; NWire_rcv:M_IQ|pass[0]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.698 ns                  ; 6.596 ns                ;
; 0.108 ns                                ; 146.28 MHz ( period = 6.836 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.728 ns                  ; 6.620 ns                ;
; 0.109 ns                                ; 146.31 MHz ( period = 6.835 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 6.594 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[0]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[22] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[23] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[6]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[16] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[3]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[5]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[21] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[47] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[18] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[19] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[7]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[4]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[2]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[17] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.127 ns                                ; 146.69 MHz ( period = 6.817 ns )                    ; NWire_rcv:M_IQ|tb_cnt[9]       ; NWire_rcv:M_IQ|rdata[1]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.602 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.129 ns                                ; 146.74 MHz ( period = 6.815 ns )                    ; NWire_rcv:M_IQ|tb_cnt[2]       ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.601 ns                ;
; 0.130 ns                                ; 146.76 MHz ( period = 6.814 ns )                    ; NWire_rcv:M_IQ|tb_width[6]     ; NWire_rcv:M_IQ|pass[3]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.702 ns                  ; 6.572 ns                ;
; 0.147 ns                                ; 147.12 MHz ( period = 6.797 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.727 ns                  ; 6.580 ns                ;
; 0.163 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; NWire_rcv:SPD|tb_width[2]      ; NWire_rcv:SPD|pass[3]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.676 ns                  ; 6.513 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[6]     ; NWire_rcv:M_IQ|pass[2]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.703 ns                  ; 6.535 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.168 ns                                ; 147.58 MHz ( period = 6.776 ns )                    ; NWire_rcv:M_IQ|tb_width[4]     ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.561 ns                ;
; 0.173 ns                                ; 147.69 MHz ( period = 6.771 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.727 ns                  ; 6.554 ns                ;
; 0.187 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; NWire_rcv:SPD|tb_width[1]      ; NWire_rcv:SPD|pass[2]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.683 ns                  ; 6.496 ns                ;
; 0.189 ns                                ; 148.04 MHz ( period = 6.755 ns )                    ; NWire_rcv:SPD|tb_width[4]      ; NWire_rcv:SPD|pass[1]    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.675 ns                  ; 6.486 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[11] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[9]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[13] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[8]  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.194 ns                                ; 148.15 MHz ( period = 6.750 ns )                    ; NWire_rcv:M_IQ|tb_width[8]     ; NWire_rcv:M_IQ|rdata[14] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.729 ns                  ; 6.535 ns                ;
; 0.210 ns                                ; 148.50 MHz ( period = 6.734 ns )                    ; NWire_rcv:M_IQ|tb_width[7]     ; NWire_rcv:M_IQ|pass[1]   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.711 ns                  ; 6.501 ns                ;
; 0.228 ns                                ; 148.90 MHz ( period = 6.716 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[20] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.728 ns                  ; 6.500 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[44] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[39] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[43] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[42] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[41] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[40] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[10] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[45] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[12] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; 0.249 ns                                ; 149.37 MHz ( period = 6.695 ns )                    ; NWire_rcv:M_IQ|TB_state.TB_BIT ; NWire_rcv:M_IQ|rdata[46] ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 6.944 ns                    ; 6.730 ns                  ; 6.481 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                ;                          ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------+--------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                                                                                                                                                                        ; From Clock                                 ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.544 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[20]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[20]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.495 ns                  ; 1.951 ns                ;
; 0.546 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[7]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[7]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.495 ns                  ; 1.949 ns                ;
; 0.625 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[19]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[19]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.487 ns                  ; 1.862 ns                ;
; 0.657 ns                                ; None                                                ; NWire_rcv:SPD|idata[10]   ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.505 ns                  ; 1.848 ns                ;
; 0.658 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[21]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.487 ns                  ; 1.829 ns                ;
; 0.676 ns                                ; None                                                ; NWire_rcv:SPD|idata[1]    ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.490 ns                  ; 1.814 ns                ;
; 0.685 ns                                ; None                                                ; NWire_rcv:SPD|idata[7]    ; NWire_rcv:SPD|DIFF_CLK.xd0[7]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.506 ns                  ; 1.821 ns                ;
; 0.688 ns                                ; None                                                ; NWire_rcv:SPD|idata[2]    ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.490 ns                  ; 1.802 ns                ;
; 0.694 ns                                ; None                                                ; NWire_rcv:SPD|irdy        ; NWire_rcv:SPD|DIFF_CLK.xr0                                                                                                                                                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.500 ns                  ; 1.806 ns                ;
; 0.756 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[4]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.495 ns                  ; 1.739 ns                ;
; 0.850 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[40]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[40]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.644 ns                ;
; 0.852 ns                                ; None                                                ; NWire_rcv:SPD|idata[9]    ; NWire_rcv:SPD|DIFF_CLK.xd0[9]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.481 ns                  ; 1.629 ns                ;
; 0.864 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[47]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[47]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.630 ns                ;
; 0.873 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[8]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[8]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.621 ns                ;
; 0.874 ns                                ; None                                                ; NWire_rcv:SPD|idata[6]    ; NWire_rcv:SPD|DIFF_CLK.xd0[6]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.608 ns                ;
; 0.896 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[5]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[5]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.598 ns                ;
; 0.983 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[23]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[23]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.495 ns                  ; 1.512 ns                ;
; 1.030 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[35]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[35]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.464 ns                ;
; 1.036 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[18]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[18]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.453 ns                ;
; 1.037 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[6]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[6]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.457 ns                ;
; 1.037 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[2]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[2]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.452 ns                ;
; 1.038 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[37]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[37]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.456 ns                ;
; 1.040 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[24]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.454 ns                ;
; 1.040 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[17]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[17]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.449 ns                ;
; 1.041 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[22]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[22]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.453 ns                ;
; 1.041 ns                                ; None                                                ; NWire_rcv:SPD|idata[11]   ; NWire_rcv:SPD|DIFF_CLK.xd0[11]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.441 ns                ;
; 1.042 ns                                ; None                                                ; NWire_rcv:SPD|idata[5]    ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.517 ns                  ; 1.475 ns                ;
; 1.043 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[31]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[31]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.458 ns                ;
; 1.043 ns                                ; None                                                ; NWire_rcv:SPD|idata[0]    ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.501 ns                  ; 1.458 ns                ;
; 1.048 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[39]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[39]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.446 ns                ;
; 1.049 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[46]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[46]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.445 ns                ;
; 1.051 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[15]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[15]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.494 ns                  ; 1.443 ns                ;
; 1.076 ns                                ; None                                                ; NWire_rcv:SPD|idata[8]    ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.396 ns                ;
; 1.083 ns                                ; None                                                ; NWire_rcv:SPD|idata[15]   ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.389 ns                ;
; 1.083 ns                                ; None                                                ; NWire_rcv:SPD|idata[14]   ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.389 ns                ;
; 1.083 ns                                ; None                                                ; NWire_rcv:SPD|idata[13]   ; NWire_rcv:SPD|DIFF_CLK.xd0[13]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.472 ns                  ; 1.389 ns                ;
; 1.086 ns                                ; None                                                ; NWire_rcv:SPD|idata[4]    ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.473 ns                  ; 1.387 ns                ;
; 1.291 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[42]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[42]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.192 ns                ;
; 1.291 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[30]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[30]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.198 ns                ;
; 1.293 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[1]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[1]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.196 ns                ;
; 1.296 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[36]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[36]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.193 ns                ;
; 1.297 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[16]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[16]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.489 ns                  ; 1.192 ns                ;
; 1.369 ns                                ; None                                                ; NWire_rcv:SPD|idata[3]    ; NWire_rcv:SPD|DIFF_CLK.xd0[3]                                                                                                                                             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 1.113 ns                ;
; 1.375 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[45]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[45]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.109 ns                ;
; 1.428 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[43]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[43]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.055 ns                ;
; 1.430 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[41]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[41]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 1.053 ns                ;
; 1.437 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[14]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[14]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.047 ns                ;
; 1.439 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[13]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[13]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.045 ns                ;
; 1.448 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[28]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[28]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 1.036 ns                ;
; 1.513 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[32]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[32]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.971 ns                ;
; 1.525 ns                                ; None                                                ; NWire_rcv:SPD|idata[12]   ; NWire_rcv:SPD|DIFF_CLK.xd0[12]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.482 ns                  ; 0.957 ns                ;
; 1.527 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[9]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[9]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.483 ns                  ; 0.956 ns                ;
; 1.531 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[44]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[44]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.953 ns                ;
; 1.717 ns                                ; None                                                ; NWire_xmit:M_LRAudio|iack ; NWire_xmit:M_LRAudio|DIFF_CLK.xa0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.767 ns                ;
; 1.727 ns                                ; None                                                ; NWire_xmit:M_LRAudio|irdy ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                                                                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.757 ns                ;
; 1.732 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[26]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[26]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.752 ns                ;
; 1.737 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[34]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[34]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.747 ns                ;
; 1.737 ns                                ; None                                                ; NWire_rcv:M_IQ|irdy       ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                                                                               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.747 ns                ;
; 1.738 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[38]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[38]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.738 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[3]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[3]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.746 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[29]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[29]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.739 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[12]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[12]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.745 ns                ;
; 1.740 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[0]   ; NWire_rcv:M_IQ|DIFF_CLK.xd0[0]                                                                                                                                            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.744 ns                ;
; 1.740 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[33]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[33]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.744 ns                ;
; 1.745 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[27]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[27]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.739 ns                ;
; 1.745 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[25]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[25]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.739 ns                ;
; 1.747 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[11]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[11]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.737 ns                ;
; 1.748 ns                                ; None                                                ; NWire_rcv:M_IQ|idata[10]  ; NWire_rcv:M_IQ|DIFF_CLK.xd0[10]                                                                                                                                           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; IF_clk   ; 2.398 ns                    ; 2.484 ns                  ; 0.736 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.179 ns                  ; 4.759 ns                ;
; 4.420 ns                                ; 83.38 MHz ( period = 11.994 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a13~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.199 ns                  ; 4.779 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.181 ns                  ; 4.745 ns                ;
; 4.436 ns                                ; 83.60 MHz ( period = 11.962 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a7~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.201 ns                  ; 4.765 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.231 ns                  ; 4.789 ns                ;
; 4.442 ns                                ; 83.68 MHz ( period = 11.950 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a8~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.251 ns                  ; 4.809 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.227 ns                  ; 4.764 ns                ;
; 4.463 ns                                ; 83.98 MHz ( period = 11.908 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a14~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.247 ns                  ; 4.784 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.222 ns                  ; 4.753 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a10~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.242 ns                  ; 4.773 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.217 ns                  ; 4.748 ns                ;
; 4.469 ns                                ; 84.06 MHz ( period = 11.896 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a12~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.237 ns                  ; 4.768 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg11 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg10 ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg9  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg8  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg7  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg6  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg5  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg4  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg3  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg2  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg1  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_address_reg0  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_datain_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.200 ns                  ; 4.729 ns                ;
; 4.471 ns                                ; 84.09 MHz ( period = 11.892 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a15~portb_we_reg        ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.220 ns                  ; 4.749 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.209 ns                  ; 4.706 ns                ;
; 4.503 ns                                ; 84.55 MHz ( period = 11.828 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a2~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.229 ns                  ; 4.726 ns                ;
; 4.996 ns                                ; 92.23 MHz ( period = 10.842 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11]                                                     ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.150 ns                  ; 4.154 ns                ;
; 5.082 ns                                ; 93.72 MHz ( period = 10.670 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[10]                                                     ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.150 ns                  ; 4.068 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg7   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg6   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg5   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg4   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg3   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg2   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg1   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_address_reg0   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_datain_reg0    ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.233 ns                  ; 4.148 ns                ;
; 5.085 ns                                ; 93.77 MHz ( period = 10.664 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a9~portb_we_reg         ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.253 ns                  ; 4.168 ns                ;
; 5.107 ns                                ; 94.16 MHz ( period = 10.620 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg11  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.250 ns                  ; 4.143 ns                ;
; 5.107 ns                                ; 94.16 MHz ( period = 10.620 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg10  ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.250 ns                  ; 4.143 ns                ;
; 5.107 ns                                ; 94.16 MHz ( period = 10.620 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg9   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.250 ns                  ; 4.143 ns                ;
; 5.107 ns                                ; 94.16 MHz ( period = 10.620 ns )                    ; IF_tx_IQ_mic_rdy          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ram_block2a3~portb_address_reg8   ; IF_clk                                     ; IF_clk   ; 10.417 ns                   ; 9.250 ns                  ; 4.143 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                                                                                                                                                           ;                                            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; NWire_xmit:M_LRAudio|id[31]                         ; NWire_xmit:M_LRAudio|id[31]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_DB                        ; NWire_rcv:SPD|TB_state.TB_DB              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|dly_cnt[25]                    ; NWire_xmit:M_LRAudio|dly_cnt[25]          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_IDLE               ; NWire_xmit:M_LRAudio|NW_state.NW_IDLE     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_SYNC                      ; NWire_rcv:SPD|TB_state.TB_SYNC            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_DB                       ; NWire_rcv:M_IQ|TB_state.TB_DB             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23           ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW                ; NWire_xmit:M_LRAudio|NW_state.NW_LOW      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_CALC                      ; NWire_rcv:SPD|TB_state.TB_CALC            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_SYNC                     ; NWire_rcv:M_IQ|TB_state.TB_SYNC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_CALC                     ; NWire_rcv:M_IQ|TB_state.TB_CALC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4            ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q4  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|TB_state.TB_NEXT                      ; NWire_rcv:SPD|TB_state.TB_NEXT            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|TB_state.TB_NEXT                     ; NWire_rcv:M_IQ|TB_state.TB_NEXT           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:M_LRAudio|iack                           ; NWire_xmit:M_LRAudio|iack                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:SPD|irdy                                  ; NWire_rcv:SPD|irdy                        ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_rcv:M_IQ|irdy                                 ; NWire_rcv:M_IQ|irdy                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.731 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.ia1                         ; NWire_rcv:M_IQ|irdy                       ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.733 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[24]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[24]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[19]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[10]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[10]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[12]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[12]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.740 ns                                ; NWire_xmit:M_LRAudio|id[17]                         ; NWire_xmit:M_LRAudio|id[16]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[18]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|id[20]                         ; NWire_xmit:M_LRAudio|id[19]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[4]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][7]                         ; NWire_rcv:M_IQ|DB_LEN[3][7]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[27]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[16]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[16]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|rdata[46]                            ; NWire_rcv:M_IQ|rdata[45]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][13]                        ; NWire_rcv:M_IQ|DB_LEN[3][13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[0]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[0]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DB_LEN[1][10]                         ; NWire_rcv:SPD|DB_LEN[2][10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][11]                        ; NWire_rcv:M_IQ|DB_LEN[3][11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.iq1                   ; NWire_xmit:M_LRAudio|DIFF_CLK.iq2         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[25]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[25]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_xmit:M_LRAudio|id[22]                         ; NWire_xmit:M_LRAudio|id[21]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|rdata[42]                            ; NWire_rcv:M_IQ|rdata[41]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|DBrise_cnt[4]                         ; NWire_rcv:SPD|DBrise_cnt[4]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][10]                        ; NWire_rcv:M_IQ|DB_LEN[2][10]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]               ; NWire_xmit:M_LRAudio|id[29]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:M_LRAudio|id[26]                         ; NWire_xmit:M_LRAudio|id[25]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.ia0                         ; NWire_rcv:M_IQ|DIFF_CLK.ia1               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[28]               ; NWire_xmit:M_LRAudio|id[28]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]                ; NWire_xmit:M_LRAudio|id[6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_rcv:SPD|rdata[4]                              ; NWire_rcv:SPD|idata[4]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]               ; NWire_xmit:M_LRAudio|id[26]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]               ; NWire_xmit:M_LRAudio|id[22]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[11]               ; NWire_xmit:M_LRAudio|id[11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; NWire_rcv:SPD|rdata[4]                              ; NWire_rcv:SPD|rdata[3]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[10]               ; NWire_xmit:M_LRAudio|id[10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[9]                ; NWire_xmit:M_LRAudio|id[9]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]                ; NWire_xmit:M_LRAudio|id[8]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[7]                ; NWire_xmit:M_LRAudio|id[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[6]                             ; NWire_rcv:M_IQ|rdata[5]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:SPD|rdata[12]                             ; NWire_rcv:SPD|rdata[11]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|rdata[14]                            ; NWire_rcv:M_IQ|rdata[13]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|rdata[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|rdata[9]                             ; NWire_rcv:M_IQ|rdata[8]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|rdata[6]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][12]                        ; NWire_rcv:M_IQ|DB_LEN[2][12]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[21]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[21]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.751 ns                                ; NWire_rcv:M_IQ|rdata[10]                            ; NWire_rcv:M_IQ|rdata[9]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|rdata[1]                             ; NWire_rcv:M_IQ|rdata[0]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; NWire_rcv:M_IQ|DBrise_cnt[5]                        ; NWire_rcv:M_IQ|DBrise_cnt[5]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|rdata[27]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][0]                         ; NWire_rcv:M_IQ|DB_LEN[3][0]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|rdata[34]                            ; NWire_rcv:M_IQ|rdata[33]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|tb_cnt[13]                           ; NWire_rcv:M_IQ|tb_cnt[13]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:SPD|data_cnt[3]                           ; NWire_rcv:SPD|data_cnt[3]                 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; NWire_rcv:M_IQ|data_cnt[5]                          ; NWire_rcv:M_IQ|data_cnt[5]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; NWire_rcv:SPD|rdata[2]                              ; NWire_rcv:SPD|rdata[1]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|rdata[22]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[32]                            ; NWire_rcv:M_IQ|rdata[31]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[5]                             ; NWire_rcv:M_IQ|rdata[4]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|idata[8]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:SPD|rdata[1]                              ; NWire_rcv:SPD|rdata[0]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|rdata[1]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; NWire_rcv:SPD|rdata[13]                             ; NWire_rcv:SPD|idata[13]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[33]                            ; NWire_rcv:M_IQ|rdata[32]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:M_IQ|rdata[29]                            ; NWire_rcv:M_IQ|rdata[28]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[8]                              ; NWire_rcv:SPD|rdata[7]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; NWire_rcv:SPD|rdata[3]                              ; NWire_rcv:SPD|rdata[2]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; NWire_rcv:SPD|rdata[5]                              ; NWire_rcv:SPD|rdata[4]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|rdata[31]                            ; NWire_rcv:M_IQ|rdata[30]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:SPD|rdata[13]                             ; NWire_rcv:SPD|rdata[12]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:M_IQ|d1                                   ; NWire_rcv:M_IQ|d2                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; NWire_rcv:SPD|rdata[1]                              ; NWire_rcv:SPD|idata[1]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|rdata[2]                              ; NWire_rcv:SPD|idata[2]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; NWire_rcv:SPD|rdata[3]                              ; NWire_rcv:SPD|idata[3]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; NWire_rcv:SPD|rdata[5]                              ; NWire_rcv:SPD|idata[5]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.762 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|tb_cnt[11]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.765 ns                                ; NWire_rcv:SPD|rdata[11]                             ; NWire_rcv:SPD|rdata[10]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.765 ns                                ; NWire_rcv:SPD|rdata[15]                             ; NWire_rcv:SPD|rdata[14]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.766 ns                                ; NWire_rcv:SPD|rdata[15]                             ; NWire_rcv:SPD|idata[15]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.768 ns                 ;
; 0.767 ns                                ; NWire_rcv:SPD|rdata[9]                              ; NWire_rcv:SPD|rdata[8]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.767 ns                                ; NWire_rcv:SPD|rdata[9]                              ; NWire_rcv:SPD|idata[9]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; NWire_rcv:SPD|DB_LEN[2][2]                          ; NWire_rcv:SPD|DB_LEN[3][2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.769 ns                                ; NWire_rcv:SPD|DB_LEN[2][4]                          ; NWire_rcv:SPD|DB_LEN[3][4]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.770 ns                                ; NWire_rcv:SPD|rdata[11]                             ; NWire_rcv:SPD|idata[11]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.801 ns                                ; NWire_rcv:SPD|DBrise                                ; NWire_rcv:SPD|TB_state.TB_NEXT            ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.803 ns                 ;
; 0.810 ns                                ; NWire_rcv:M_IQ|DBrise                               ; NWire_rcv:M_IQ|TB_state.TB_DB             ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.812 ns                 ;
; 0.811 ns                                ; NWire_rcv:M_IQ|DBrise                               ; NWire_rcv:M_IQ|TB_state.TB_NEXT           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.813 ns                 ;
; 0.812 ns                                ; NWire_rcv:M_IQ|DBrise                               ; NWire_rcv:M_IQ|TB_state.TB_CALC           ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.814 ns                 ;
; 0.867 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.iq0                   ; NWire_xmit:M_LRAudio|DIFF_CLK.iq1         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.869 ns                 ;
; 0.883 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[3]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.885 ns                 ;
; 0.891 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[17]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.893 ns                 ;
; 0.896 ns                                ; NWire_rcv:SPD|rdata[0]                              ; NWire_rcv:SPD|idata[0]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.897 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[31]               ; NWire_xmit:M_LRAudio|id[31]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.900 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[13]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[13]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.900 ns                                ; NWire_rcv:M_IQ|rdata[20]                            ; NWire_rcv:M_IQ|idata[20]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.904 ns                                ; NWire_xmit:M_LRAudio|id[11]                         ; NWire_xmit:M_LRAudio|id[10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.904 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[5]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[5]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.906 ns                 ;
; 0.905 ns                                ; NWire_rcv:SPD|rdata[14]                             ; NWire_rcv:SPD|idata[14]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.916 ns                                ; NWire_xmit:M_LRAudio|id[7]                          ; NWire_xmit:M_LRAudio|id[6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.916 ns                                ; NWire_xmit:M_LRAudio|id[3]                          ; NWire_xmit:M_LRAudio|id[2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.917 ns                                ; NWire_xmit:M_LRAudio|id[28]                         ; NWire_xmit:M_LRAudio|id[27]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.918 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|rdata[6]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.919 ns                                ; NWire_xmit:M_LRAudio|id[2]                          ; NWire_xmit:M_LRAudio|id[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.920 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][13]                        ; NWire_rcv:M_IQ|DB_LEN[2][13]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; NWire_rcv:M_IQ|d2                                   ; NWire_rcv:M_IQ|DBrise                     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.921 ns                                ; NWire_rcv:M_IQ|d2                                   ; NWire_rcv:M_IQ|d3                         ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.923 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[30]               ; NWire_xmit:M_LRAudio|id[30]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.925 ns                                ; NWire_rcv:M_IQ|DB_LEN[1][8]                         ; NWire_rcv:M_IQ|DB_LEN[2][8]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.927 ns                 ;
; 0.926 ns                                ; NWire_rcv:M_IQ|rdata[3]                             ; NWire_rcv:M_IQ|rdata[2]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.928 ns                 ;
; 0.927 ns                                ; NWire_rcv:M_IQ|rdata[22]                            ; NWire_rcv:M_IQ|rdata[21]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.928 ns                                ; NWire_rcv:SPD|rdata[14]                             ; NWire_rcv:SPD|rdata[13]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.930 ns                 ;
; 0.929 ns                                ; NWire_rcv:SPD|data_cnt[2]                           ; NWire_rcv:SPD|rcv_flag                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.931 ns                 ;
; 0.930 ns                                ; NWire_rcv:SPD|DB_LEN[2][1]                          ; NWire_rcv:SPD|DB_LEN[3][1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.932 ns                 ;
; 0.932 ns                                ; NWire_rcv:SPD|rdata[10]                             ; NWire_rcv:SPD|rdata[9]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.934 ns                 ;
; 0.936 ns                                ; NWire_rcv:M_IQ|data_cnt[4]                          ; NWire_rcv:M_IQ|rcv_flag                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.938 ns                 ;
; 0.940 ns                                ; NWire_rcv:SPD|d1                                    ; NWire_rcv:SPD|DBrise                      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.942 ns                 ;
; 0.949 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[27]               ; NWire_xmit:M_LRAudio|id[27]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 0.953 ns                 ;
; 0.949 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[6]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[6]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 0.953 ns                 ;
; 0.958 ns                                ; NWire_rcv:M_IQ|rdata[20]                            ; NWire_rcv:M_IQ|rdata[19]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.961 ns                 ;
; 0.964 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[18]               ; NWire_xmit:M_LRAudio|id[18]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 0.964 ns                 ;
; 0.966 ns                                ; NWire_rcv:M_IQ|rdata[25]                            ; NWire_rcv:M_IQ|rdata[24]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.968 ns                 ;
; 0.972 ns                                ; NWire_rcv:SPD|rdata[7]                              ; NWire_rcv:SPD|idata[7]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.973 ns                 ;
; 0.979 ns                                ; NWire_rcv:M_IQ|rdata[2]                             ; NWire_rcv:M_IQ|idata[2]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.980 ns                 ;
; 1.024 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[1]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.026 ns                 ;
; 1.032 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[11]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[11]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.036 ns                 ;
; 1.033 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[8]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[8]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.037 ns                 ;
; 1.035 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[4]                ; NWire_xmit:M_LRAudio|id[4]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.035 ns                 ;
; 1.035 ns                                ; NWire_rcv:SPD|DIFF_CLK.ia0                          ; NWire_rcv:SPD|DIFF_CLK.ia1                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.037 ns                 ;
; 1.038 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[22]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[22]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.040 ns                 ;
; 1.039 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[14]               ; NWire_xmit:M_LRAudio|id[14]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.039 ns                 ;
; 1.041 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[23]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[23]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.045 ns                 ;
; 1.043 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[26]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[26]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.004 ns                   ; 1.047 ns                 ;
; 1.045 ns                                ; NWire_rcv:M_IQ|rdata[27]                            ; NWire_rcv:M_IQ|rdata[26]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.047 ns                 ;
; 1.046 ns                                ; NWire_rcv:M_IQ|rdata[24]                            ; NWire_rcv:M_IQ|rdata[23]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.048 ns                                ; NWire_rcv:SPD|rdata[10]                             ; NWire_rcv:SPD|idata[10]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.049 ns                 ;
; 1.049 ns                                ; NWire_rcv:M_IQ|rdata[28]                            ; NWire_rcv:M_IQ|idata[28]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.005 ns                  ; 1.044 ns                 ;
; 1.051 ns                                ; NWire_rcv:SPD|rdata[12]                             ; NWire_rcv:SPD|idata[12]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.052 ns                 ;
; 1.052 ns                                ; NWire_rcv:SPD|d1                                    ; NWire_rcv:SPD|d2                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.053 ns                 ;
; 1.052 ns                                ; NWire_rcv:M_IQ|rdata[12]                            ; NWire_rcv:M_IQ|idata[12]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.054 ns                 ;
; 1.053 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[17]               ; NWire_xmit:M_LRAudio|id[17]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.053 ns                 ;
; 1.054 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|rdata[5]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.055 ns                 ;
; 1.056 ns                                ; NWire_rcv:SPD|DB_LEN[0][8]                          ; NWire_rcv:SPD|DB_LEN[1][8]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.059 ns                 ;
; 1.056 ns                                ; NWire_rcv:SPD|rdata[6]                              ; NWire_rcv:SPD|idata[6]                    ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.057 ns                 ;
; 1.059 ns                                ; NWire_rcv:M_IQ|rdata[23]                            ; NWire_rcv:M_IQ|idata[23]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.060 ns                 ;
; 1.062 ns                                ; NWire_rcv:M_IQ|rdata[19]                            ; NWire_rcv:M_IQ|idata[19]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.063 ns                 ;
; 1.063 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[14]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[14]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.007 ns                  ; 1.056 ns                 ;
; 1.063 ns                                ; NWire_rcv:SPD|DB_LEN[0][2]                          ; NWire_rcv:SPD|DB_LEN[1][2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.064 ns                 ;
; 1.064 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|idata[15]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.067 ns                 ;
; 1.066 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[2]                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[2]      ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.067 ns                                ; NWire_rcv:M_IQ|rdata[15]                            ; NWire_rcv:M_IQ|rdata[14]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.070 ns                 ;
; 1.068 ns                                ; NWire_rcv:M_IQ|rdata[40]                            ; NWire_rcv:M_IQ|idata[40]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.070 ns                 ;
; 1.068 ns                                ; NWire_rcv:M_IQ|DB_LEN[0][1]                         ; NWire_rcv:M_IQ|DB_LEN[1][1]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.074 ns                 ;
; 1.078 ns                                ; NWire_rcv:M_IQ|tb_cnt[3]                            ; NWire_rcv:M_IQ|DB_LEN[0][3]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.080 ns                 ;
; 1.079 ns                                ; NWire_rcv:M_IQ|rdata[18]                            ; NWire_rcv:M_IQ|idata[18]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.080 ns                 ;
; 1.080 ns                                ; NWire_rcv:SPD|tb_cnt[10]                            ; NWire_rcv:SPD|DB_LEN[0][10]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.083 ns                 ;
; 1.083 ns                                ; NWire_rcv:SPD|tb_cnt[11]                            ; NWire_rcv:SPD|DB_LEN[0][11]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.086 ns                 ;
; 1.084 ns                                ; NWire_rcv:M_IQ|DB_LEN[2][2]                         ; NWire_rcv:M_IQ|DB_LEN[3][2]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.086 ns                 ;
; 1.085 ns                                ; NWire_rcv:M_IQ|rdata[22]                            ; NWire_rcv:M_IQ|idata[22]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.086 ns                 ;
; 1.086 ns                                ; NWire_rcv:SPD|tb_cnt[6]                             ; NWire_rcv:SPD|DB_LEN[0][6]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.089 ns                 ;
; 1.086 ns                                ; NWire_rcv:M_IQ|tb_cnt[11]                           ; NWire_rcv:M_IQ|DB_LEN[0][11]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.088 ns                 ;
; 1.102 ns                                ; NWire_rcv:SPD|d2                                    ; NWire_rcv:SPD|d3                          ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.105 ns                 ;
; 1.118 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id0[29]               ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[29]     ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.120 ns                 ;
; 1.127 ns                                ; NWire_rcv:M_IQ|rdata[7]                             ; NWire_rcv:M_IQ|idata[7]                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.128 ns                 ;
; 1.131 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_WAIT               ; NWire_xmit:M_LRAudio|id[2]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.133 ns                 ;
; 1.132 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_WAIT               ; NWire_xmit:M_LRAudio|id[3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.134 ns                 ;
; 1.134 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_WAIT               ; NWire_xmit:M_LRAudio|id[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.136 ns                 ;
; 1.134 ns                                ; NWire_xmit:M_LRAudio|NW_state.NW_WAIT               ; NWire_xmit:M_LRAudio|id[0]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.136 ns                 ;
; 1.135 ns                                ; NWire_rcv:M_IQ|data_cnt[5]                          ; NWire_rcv:M_IQ|rcv_flag                   ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.137 ns                 ;
; 1.159 ns                                ; NWire_xmit:M_LRAudio|id[15]                         ; NWire_xmit:M_LRAudio|id[14]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[1]                ; NWire_xmit:M_LRAudio|id[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; NWire_xmit:M_LRAudio|id[1]                          ; NWire_xmit:M_LRAudio|id[0]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.165 ns                                ; NWire_xmit:M_LRAudio|id[8]                          ; NWire_xmit:M_LRAudio|id[7]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; NWire_xmit:M_LRAudio|id[10]                         ; NWire_xmit:M_LRAudio|id[9]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; NWire_xmit:M_LRAudio|id[9]                          ; NWire_xmit:M_LRAudio|id[8]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; NWire_xmit:M_LRAudio|id[19]                         ; NWire_xmit:M_LRAudio|id[18]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; NWire_xmit:M_LRAudio|bcnt[0]                        ; NWire_xmit:M_LRAudio|bcnt[0]              ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; NWire_rcv:M_IQ|data_cnt[1]                          ; NWire_rcv:M_IQ|data_cnt[1]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[24]                         ; NWire_xmit:M_LRAudio|id[23]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[19]               ; NWire_xmit:M_LRAudio|id[19]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[14]                         ; NWire_xmit:M_LRAudio|id[13]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|id[13]                         ; NWire_xmit:M_LRAudio|id[12]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.id1[3]                ; NWire_xmit:M_LRAudio|id[3]                ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; NWire_xmit:M_LRAudio|id[27]                         ; NWire_xmit:M_LRAudio|id[26]               ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; NWire_rcv:M_IQ|rdata[45]                            ; NWire_rcv:M_IQ|rdata[44]                  ; clkmult3:cm3|altpll:altpll_component|_clk0 ; clkmult3:cm3|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IF_clk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                  ; To                                                                                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -1.300 ns                               ; PLL_freq[10]                                                                                                          ; Previous_PLL_freq[10]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.764 ns                 ;
; -1.300 ns                               ; PLL_freq[8]                                                                                                           ; Previous_PLL_freq[8]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.764 ns                 ;
; -1.298 ns                               ; PLL_freq[13]                                                                                                          ; Previous_PLL_freq[13]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.766 ns                 ;
; -1.296 ns                               ; PLL_freq[3]                                                                                                           ; Previous_PLL_freq[3]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.768 ns                 ;
; -1.142 ns                               ; PLL_freq[11]                                                                                                          ; Previous_PLL_freq[11]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.922 ns                 ;
; -1.139 ns                               ; PLL_freq[2]                                                                                                           ; Previous_PLL_freq[2]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.925 ns                 ;
; -1.138 ns                               ; PLL_freq[4]                                                                                                           ; Previous_PLL_freq[4]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.926 ns                 ;
; -1.137 ns                               ; PLL_freq[14]                                                                                                          ; Previous_PLL_freq[14]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.927 ns                 ;
; -1.135 ns                               ; PLL_freq[9]                                                                                                           ; Previous_PLL_freq[9]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.929 ns                 ;
; -1.135 ns                               ; PLL_freq[7]                                                                                                           ; Previous_PLL_freq[7]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.929 ns                 ;
; -1.132 ns                               ; PLL_freq[15]                                                                                                          ; Previous_PLL_freq[15]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.932 ns                 ;
; -1.131 ns                               ; PLL_freq[12]                                                                                                          ; Previous_PLL_freq[12]                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.933 ns                 ;
; -1.129 ns                               ; PLL_freq[6]                                                                                                           ; Previous_PLL_freq[6]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.064 ns                   ; 0.935 ns                 ;
; -0.830 ns                               ; PLL_freq[15]                                                                                                          ; First_LO_data[19]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.236 ns                 ;
; -0.820 ns                               ; PLL_freq[13]                                                                                                          ; First_LO_data[17]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.246 ns                 ;
; -0.654 ns                               ; PLL_freq[1]                                                                                                           ; Previous_PLL_freq[1]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.074 ns                   ; 1.420 ns                 ;
; -0.629 ns                               ; PLL_freq[14]                                                                                                          ; First_LO_data[18]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.437 ns                 ;
; -0.595 ns                               ; PLL_freq[12]                                                                                                          ; First_LO_data[16]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.471 ns                 ;
; -0.545 ns                               ; PLL_freq[7]                                                                                                           ; First_LO_data[11]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.521 ns                 ;
; -0.516 ns                               ; PLL_freq[3]                                                                                                           ; First_LO_data[5]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.550 ns                 ;
; -0.499 ns                               ; PLL_freq[0]                                                                                                           ; Previous_PLL_freq[0]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.074 ns                   ; 1.575 ns                 ;
; -0.491 ns                               ; PLL_freq[6]                                                                                                           ; First_LO_data[10]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.066 ns                   ; 1.575 ns                 ;
; -0.443 ns                               ; PLL_freq[5]                                                                                                           ; Previous_PLL_freq[5]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.077 ns                   ; 1.634 ns                 ;
; -0.414 ns                               ; PLL_freq[11]                                                                                                          ; First_LO_data[15]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.079 ns                   ; 1.665 ns                 ;
; -0.256 ns                               ; PLL_freq[5]                                                                                                           ; First_LO_data[9]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.079 ns                   ; 1.823 ns                 ;
; -0.174 ns                               ; PLL_freq[2]                                                                                                           ; First_LO_data[4]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.079 ns                   ; 1.905 ns                 ;
; -0.170 ns                               ; PLL_freq[8]                                                                                                           ; First_LO_data[12]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.079 ns                   ; 1.909 ns                 ;
; -0.103 ns                               ; PLL_freq[9]                                                                                                           ; First_LO_data[13]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.079 ns                   ; 1.976 ns                 ;
; 0.149 ns                                ; PLL_freq[0]                                                                                                           ; First_LO_data[2]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.089 ns                   ; 2.238 ns                 ;
; 0.172 ns                                ; PLL_freq[4]                                                                                                           ; First_LO_data[8]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.079 ns                   ; 2.251 ns                 ;
; 0.199 ns                                ; PLL_freq[10]                                                                                                          ; First_LO_data[14]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.081 ns                   ; 2.280 ns                 ;
; 0.200 ns                                ; PLL_freq[1]                                                                                                           ; First_LO_data[3]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 2.089 ns                   ; 2.289 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_LE                                                                                            ; ADF4112_SPI:ADF4112|SPI_LE                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Second_LO_data[1]                                                                                                     ; Second_LO_data[1]                                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_data                                                                                          ; ADF4112_SPI:ADF4112|SPI_data                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_clock                                                                                         ; ADF4112_SPI:ADF4112|SPI_clock                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[3]                                                                                                         ; CC_address[3]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[0]                                                                                                         ; CC_address[0]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[2]                                                                                                         ; CC_address[2]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC_address[1]                                                                                                         ; CC_address[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|led_code[0]                                                                                      ; led_blinker:BLINK_D4|led_code[0]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|id[60]                                                                                              ; NWire_xmit:CCxmit|id[60]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[28]                                                                                                          ; IF_count[28]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_count[0]                                                                                                           ; IF_count[0]                                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[0]                                                                                                         ; SPI2_state[0]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[1]                                                                                                         ; SPI2_state[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[2]                                                                                                         ; SPI2_state[2]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[3]                                                                                                         ; SPI2_state[3]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start1                                                                                                                ; start1                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_state.000                                                                                     ; ADF4112_SPI:ADF4112|SPI_state.000                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start2                                                                                                                ; start2                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[0]                                                                                                          ; spi_clock[0]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[2]                                                                                                          ; spi_clock[2]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; spi_clock[1]                                                                                                          ; spi_clock[1]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[3]                                                                                                          ; SPI_state[3]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[1]                                                                                                          ; SPI_state[1]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|ready                                                                                             ; ADF4112_SPI:ADF4112|ready                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; clock                                                                                                                 ; clock                                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[0]                                                                                                          ; SPI_state[0]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                         ; NWire_xmit:CCxmit|dly_cnt[24]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                                    ; NWire_xmit:CCxmit|NW_state.NW_IDLE                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                     ; NWire_xmit:CCxmit|NW_state.NW_LOW                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|iack                                                                                                ; NWire_xmit:CCxmit|iack                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                              ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                                               ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[0]                                                                                            ; led_blinker:BLINK_D4|ld[0]                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|ld[1]                                                                                            ; led_blinker:BLINK_D4|ld[1]                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D4|bit_sel[0]                                                                                       ; led_blinker:BLINK_D4|bit_sel[0]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                              ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|LED_state.LED_WAIT                                                                               ; led_blinker:BLINK_D1|LED_state.LED_WAIT                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; led_blinker:BLINK_D1|ld[0]                                                                                            ; led_blinker:BLINK_D1|ld[0]                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; sp_rcv_ctrl:SPC|sp_state                                                                                              ; sp_rcv_ctrl:SPC|sp_state                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLOE                                                                                                   ; async_usb:usb1|SLOE                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[8]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[7]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[6]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[5]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[3]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[2]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[1]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]                   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[0]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                        ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|rd_ptr_lsb                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]                  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[11]                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]                  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[9]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[8]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[7]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[6]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[5]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[4]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[3]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[2]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[1]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]                   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[0]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                        ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|rd_ptr_lsb                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|SLEN                                                                                                   ; async_usb:usb1|SLEN                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                             ; IF_SYNC_state.SYNC_RX_1_2                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_START                                                                                              ; IF_SYNC_state.SYNC_START                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_RX_3_4                                                                                             ; IF_SYNC_state.SYNC_RX_3_4                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_PWM_state.PWM_REQ                                                                                                  ; IF_PWM_state.PWM_REQ                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                 ; IF_PWM_state.PWM_IDLE                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; IF_SYNC_state.SYNC_FINISH                                                                                             ; IF_SYNC_state.SYNC_FINISH                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                         ; Tx_fifo_ctrl:TXFC|AD_timer[5]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_IDLE                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1                                                                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                    ; Tx_fifo_ctrl:TXFC|AD_state.AD_WAIT                                                                                    ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                          ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|full_dff                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                          ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|full_dff                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; async_usb:usb1|ep_sel                                                                                                 ; async_usb:usb1|ep_sel                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.732 ns                                ; IF_ATTEN[0]                                                                                                           ; NWire_xmit:CCxmit|id[5]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.734 ns                                ; NWire_xmit:CCxmit|id[59]                                                                                              ; NWire_xmit:CCxmit|id[58]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[8]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[8]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[4]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[4]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[5]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[5]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[2]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[2]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[0]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[0]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; NWire_xmit:CCxmit|id[60]                                                                                              ; NWire_xmit:CCxmit|id[59]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.736 ns                                ; RFIFO:RXF|mem_0_bypass[31]                                                                                            ; RFIFO:RXF|q[8]                                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.738 ns                                ; NWire_xmit:CCxmit|id[17]                                                                                              ; NWire_xmit:CCxmit|id[16]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.740 ns                 ;
; 0.739 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[1]                                                                                         ; NWire_rcv:SPD|DIFF_CLK.xd1[1]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.741 ns                                ; NWire_xmit:CCxmit|id[14]                                                                                              ; NWire_xmit:CCxmit|id[13]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; RFIFO:RXF|mem_0_bypass[23]                                                                                            ; RFIFO:RXF|q[0]                                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[24]                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xd1[24]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; IF_bleed_cnt[12]                                                                                                      ; IF_bleed_cnt[12]                                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.xr0                                                                                     ; NWire_xmit:M_LRAudio|DIFF_CLK.xr1                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; NWire_rcv:SPD|DIFF_CLK.xr1                                                                                            ; NWire_rcv:SPD|DIFF_CLK.xr2                                                                                            ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11] ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter|safe_q[11] ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_477:usedw_counter|safe_q[9]  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_477:usedw_counter|safe_q[9]  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[40]                                                                                              ; NWire_xmit:CCxmit|id[39]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; NWire_xmit:CCxmit|id[38]                                                                                              ; NWire_xmit:CCxmit|id[37]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; async_usb:usb1|FX_state.FX_FROM_PC_ADDR                                                                               ; async_usb:usb1|FX_state.FX_FROM_PC_CHECK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; async_usb:usb1|FX_state.FX_TO_PC_ADDR                                                                                 ; async_usb:usb1|FX_state.FX_TO_PC_CHECK                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; NWire_xmit:CCxmit|id[13]                                                                                              ; NWire_xmit:CCxmit|id[12]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; RFIFO:RXF|mem_0_bypass[33]                                                                                            ; RFIFO:RXF|q[10]                                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[15]                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[15]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[14]                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[14]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; IF_SYNC_state.SYNC_RX_1_2                                                                                             ; IF_SYNC_state.SYNC_RX_3_4                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; NWire_xmit:CCxmit|id[56]                                                                                              ; NWire_xmit:CCxmit|id[55]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.745 ns                                ; IF_frequency[6][30]                                                                                                   ; NWire_xmit:CCxmit|id[52]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.746 ns                                ; IF_clock_s[0]                                                                                                         ; NWire_xmit:CCxmit|id[18]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_xmit:CCxmit|id[2]                                                                                               ; NWire_xmit:CCxmit|id[1]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.746 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[21]                                                                                       ; NWire_rcv:M_IQ|DIFF_CLK.xd1[21]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[32]                                                                                              ; NWire_xmit:CCxmit|id[31]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[8]                                                                                               ; NWire_xmit:CCxmit|id[7]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:CCxmit|id[4]                                                                                               ; NWire_xmit:CCxmit|id[3]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; NWire_xmit:M_LRAudio|DIFF_CLK.xa1                                                                                     ; IF_PWM_state.PWM_REQ                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; NWire_xmit:CCxmit|id[46]                                                                                              ; NWire_xmit:CCxmit|id[45]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; spi_clock[2]                                                                                                          ; spi_clock[0]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]         ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr|safe_q[9]         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.749 ns                                ; NWire_xmit:CCxmit|id[24]                                                                                              ; NWire_xmit:CCxmit|id[23]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; IF_ATTEN[1]                                                                                                           ; NWire_xmit:CCxmit|id[6]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; async_usb:usb1|FX_state.FX_FROM_PC_CHECK                                                                              ; async_usb:usb1|FX_state.FX_F1                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.749 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xr0                                                                                           ; NWire_rcv:M_IQ|DIFF_CLK.xr1                                                                                           ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.750 ns                                ; NWire_xmit:CCxmit|id[9]                                                                                               ; NWire_xmit:CCxmit|id[8]                                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; NWire_xmit:CCxmit|id[18]                                                                                              ; NWire_xmit:CCxmit|id[17]                                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.752 ns                                ; NWire_xmit:CCxmit|data_cnt[5]                                                                                         ; NWire_xmit:CCxmit|data_cnt[5]                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.752 ns                                ; Tx_fifo_ctrl:TXFC|tx_addr[4]                                                                                          ; Tx_fifo_ctrl:TXFC|tx_addr[4]                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.754 ns                 ;
; 0.754 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; async_usb:usb1|FX_state.FX_FROM_PC_CHECK                                                                              ; async_usb:usb1|FX_state.FX_FDONE                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.756 ns                                ; IF_RESET.i0                                                                                                           ; IF_rst                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; led_blinker:BLINK_D1|LED_state.LED_ERR                                                                                ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; spi_clock[0]                                                                                                          ; spi_clock[1]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.759 ns                                ; spi_clock[0]                                                                                                          ; spi_clock[2]                                                                                                          ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[3]     ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[4]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.760 ns                                ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb|safe_q[9]     ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|low_addressa[10]                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.762 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]     ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.763 ns                                ; LRcnt[23]                                                                                                             ; LRcnt[23]                                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.763 ns                                ; IF_SYNC_frame_cnt[7]                                                                                                  ; IF_SYNC_frame_cnt[7]                                                                                                  ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.765 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.765 ns                                ; NWire_rcv:M_IQ|DIFF_CLK.xd0[4]                                                                                        ; NWire_rcv:M_IQ|DIFF_CLK.xd1[4]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.767 ns                 ;
; 0.767 ns                                ; IF_rst                                                                                                                ; CC_address[1]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.767 ns                                ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb|safe_q[8]     ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|low_addressa[9]                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.770 ns                                ; IF_PWM_state.PWM_IDLE                                                                                                 ; IF_PWM_state.PWM_WAIT                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.771 ns                                ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q4                                                                                 ; NWire_xmit:CCxmit|iack                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.773 ns                 ;
; 0.772 ns                                ; IF_rst                                                                                                                ; CC_address[0]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.772 ns                                ; sp_rcv_ctrl:SPC|count[11]                                                                                             ; sp_rcv_ctrl:SPC|count[11]                                                                                             ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.773 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                                                                                      ; ADF4112_SPI:ADF4112|bit_count[4]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.773 ns                                ; NWire_rcv:SPD|DIFF_CLK.xd0[10]                                                                                        ; NWire_rcv:SPD|DIFF_CLK.xd1[10]                                                                                        ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.781 ns                                ; led_blinker:BLINK_D1|led_cnt[4]                                                                                       ; led_blinker:BLINK_D1|led_cnt[4]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 0.784 ns                                ; led_blinker:BLINK_D4|LED_state.LED_FIND                                                                               ; led_blinker:BLINK_D4|LED_state.LED_ERR                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.786 ns                 ;
; 0.785 ns                                ; CC_address[2]                                                                                                         ; CC_address[3]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.785 ns                                ; CC_address[0]                                                                                                         ; CC_address[2]                                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.785 ns                                ; async_usb:usb1|FX_state.FX_FDONE                                                                                      ; async_usb:usb1|FX_state.FX_TO_PC_ADDR                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.785 ns                                ; async_usb:usb1|FX_state.FX_TDONE                                                                                      ; async_usb:usb1|ep_sel                                                                                                 ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.786 ns                                ; led_blinker:BLINK_D4|led_cnt[1]                                                                                       ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                              ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.786 ns                                ; async_usb:usb1|FX_state.FX_TDONE                                                                                      ; async_usb:usb1|SLEN                                                                                                   ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.787 ns                                ; led_blinker:BLINK_D4|led_cnt[1]                                                                                       ; led_blinker:BLINK_D4|LED_state.LED_WAIT                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.789 ns                 ;
; 0.788 ns                                ; led_blinker:BLINK_D4|LED_state.LED_FIND                                                                               ; led_blinker:BLINK_D4|led_code[0]                                                                                      ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.788 ns                                ; async_usb:usb1|FX_state.FX_TDONE                                                                                      ; async_usb:usb1|FX_state.FX_FROM_PC_ADDR                                                                               ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 0.790 ns                                ; ADF4112_SPI:ADF4112|SPI_state.001                                                                                     ; ADF4112_SPI:ADF4112|SPI_clock                                                                                         ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.791 ns                                ; ADF4112_SPI:ADF4112|SPI_state.001                                                                                     ; ADF4112_SPI:ADF4112|SPI_state.010                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.793 ns                 ;
; 0.792 ns                                ; ADF4112_SPI:ADF4112|SPI_state.001                                                                                     ; ADF4112_SPI:ADF4112|SPI_state.000                                                                                     ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.794 ns                 ;
; 0.802 ns                                ; led_blinker:BLINK_D1|bit_sel[1]                                                                                       ; led_blinker:BLINK_D1|bit_sel[0]                                                                                       ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.804 ns                 ;
; 0.823 ns                                ; SPI2_state[3]                                                                                                         ; start1                                                                                                                ; IF_clk     ; IF_clk   ; 0.000 ns                   ; 0.002 ns                   ; 0.825 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                   ;                                                                                                                       ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+------------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                               ; To Clock ;
+-------+--------------+------------+------------+----------------------------------+----------+
; N/A   ; None         ; 7.467 ns   ; A12        ; NWire_rcv:SPD|d0                 ; IF_clk   ;
; N/A   ; None         ; 7.355 ns   ; MDOUT      ; NWire_rcv:M_IQ|d0                ; IF_clk   ;
; N/A   ; None         ; 7.234 ns   ; FLAGC      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A   ; None         ; 7.231 ns   ; FLAGC      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A   ; None         ; 6.732 ns   ; FLAGB      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A   ; None         ; 6.729 ns   ; FLAGB      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A   ; None         ; 6.124 ns   ; FLAGA      ; async_usb:usb1|FX_state.FX_F1    ; IF_clk   ;
; N/A   ; None         ; 6.120 ns   ; FLAGA      ; async_usb:usb1|FX_state.FX_FDONE ; IF_clk   ;
; N/A   ; None         ; 5.984 ns   ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]  ; IF_clk   ;
; N/A   ; None         ; 5.946 ns   ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11] ; IF_clk   ;
; N/A   ; None         ; 5.866 ns   ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10] ; IF_clk   ;
; N/A   ; None         ; 5.715 ns   ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]  ; IF_clk   ;
; N/A   ; None         ; 5.537 ns   ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12] ; IF_clk   ;
; N/A   ; None         ; 5.500 ns   ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14] ; IF_clk   ;
; N/A   ; None         ; 5.449 ns   ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13] ; IF_clk   ;
; N/A   ; None         ; 5.406 ns   ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]  ; IF_clk   ;
; N/A   ; None         ; 5.404 ns   ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]  ; IF_clk   ;
; N/A   ; None         ; 5.359 ns   ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state         ; IF_clk   ;
; N/A   ; None         ; 5.330 ns   ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]  ; IF_clk   ;
; N/A   ; None         ; 5.049 ns   ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]  ; IF_clk   ;
; N/A   ; None         ; 5.033 ns   ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]  ; IF_clk   ;
; N/A   ; None         ; 5.002 ns   ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]  ; IF_clk   ;
; N/A   ; None         ; 5.000 ns   ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]  ; IF_clk   ;
; N/A   ; None         ; 4.995 ns   ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]  ; IF_clk   ;
; N/A   ; None         ; 4.908 ns   ; C23        ; cdc_sync:cdc_c23|q1[0]           ; IF_clk   ;
; N/A   ; None         ; 4.815 ns   ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15] ; IF_clk   ;
+-------+--------------+------------+------------+----------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                  ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                            ; To                ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+
; N/A   ; None         ; 16.958 ns  ; led_blinker:BLINK_D4|led_timer[0]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.706 ns  ; led_blinker:BLINK_D4|led_timer[3]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.530 ns  ; led_blinker:BLINK_D4|led_timer[7]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.515 ns  ; led_blinker:BLINK_D4|led_timer[1]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.493 ns  ; led_blinker:BLINK_D4|led_timer[4]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.345 ns  ; led_blinker:BLINK_D4|led_timer[5]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.341 ns  ; led_blinker:BLINK_D4|led_timer[2]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 16.157 ns  ; led_blinker:BLINK_D4|led_timer[6]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.951 ns  ; led_blinker:BLINK_D4|led_timer[13]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.896 ns  ; led_blinker:BLINK_D4|led_timer[8]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.846 ns  ; led_blinker:BLINK_D4|led_timer[10]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.777 ns  ; led_blinker:BLINK_D4|led_timer[9]                                                                                                               ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.514 ns  ; led_blinker:BLINK_D4|led_timer[11]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 15.199 ns  ; led_blinker:BLINK_D4|led_timer[12]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.994 ns  ; led_blinker:BLINK_D1|led_timer[0]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.962 ns  ; led_blinker:BLINK_D1|led_timer[5]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.930 ns  ; led_blinker:BLINK_D1|led_timer[4]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.898 ns  ; led_blinker:BLINK_D1|led_timer[12]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.851 ns  ; led_blinker:BLINK_D1|led_timer[10]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.777 ns  ; led_blinker:BLINK_D1|led_timer[7]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.751 ns  ; led_blinker:BLINK_D1|led_timer[9]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.746 ns  ; led_blinker:BLINK_D1|led_timer[11]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.709 ns  ; led_blinker:BLINK_D1|led_timer[3]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.617 ns  ; led_blinker:BLINK_D1|led_timer[13]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.604 ns  ; led_blinker:BLINK_D1|led_timer[16]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.600 ns  ; led_blinker:BLINK_D1|led_timer[6]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.524 ns  ; led_blinker:BLINK_D1|led_timer[1]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.347 ns  ; led_blinker:BLINK_D1|LED_state.LED_BLINK                                                                                                        ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.344 ns  ; led_blinker:BLINK_D1|led_timer[2]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.316 ns  ; led_blinker:BLINK_D4|led_timer[15]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.280 ns  ; led_blinker:BLINK_D1|led_timer[22]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.216 ns  ; led_blinker:BLINK_D1|led_timer[19]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 14.141 ns  ; led_blinker:BLINK_D4|led_timer[16]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 14.014 ns  ; led_blinker:BLINK_D1|led_timer[17]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.999 ns  ; led_blinker:BLINK_D1|led_cnt[4]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.942 ns  ; led_blinker:BLINK_D1|led_code[0]                                                                                                                ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.927 ns  ; led_blinker:BLINK_D4|led_timer[14]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.906 ns  ; led_blinker:BLINK_D1|led_timer[21]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.903 ns  ; led_blinker:BLINK_D4|LED_state.LED_BLINK                                                                                                        ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.866 ns  ; led_blinker:BLINK_D1|led_timer[15]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.852 ns  ; led_blinker:BLINK_D4|led_cnt[4]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.832 ns  ; led_blinker:BLINK_D4|led_code[0]                                                                                                                ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.819 ns  ; led_blinker:BLINK_D4|led_timer[18]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.814 ns  ; led_blinker:BLINK_D4|led_timer[17]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.685 ns  ; led_blinker:BLINK_D4|led_timer[19]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.681 ns  ; led_blinker:BLINK_D1|led_cnt[2]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.613 ns  ; led_blinker:BLINK_D4|led_timer[24]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.596 ns  ; led_blinker:BLINK_D1|led_timer[8]                                                                                                               ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.569 ns  ; led_blinker:BLINK_D1|led_cnt[3]                                                                                                                 ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.558 ns  ; led_blinker:BLINK_D4|led_cnt[2]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.518 ns  ; led_blinker:BLINK_D1|led_timer[18]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.488 ns  ; led_blinker:BLINK_D1|led_timer[14]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.457 ns  ; led_blinker:BLINK_D1|led_timer[20]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.428 ns  ; led_blinker:BLINK_D4|led_cnt[3]                                                                                                                 ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.409 ns  ; led_blinker:BLINK_D4|led_timer[21]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.286 ns  ; led_blinker:BLINK_D1|led_timer[24]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 13.260 ns  ; SPI_state[2]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 13.253 ns  ; led_blinker:BLINK_D4|led_timer[22]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.231 ns  ; led_blinker:BLINK_D4|led_timer[23]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 13.138 ns  ; led_blinker:BLINK_D1|led_timer[23]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.922 ns  ; led_blinker:BLINK_D1|led_timer[25]                                                                                                              ; DEBUG_LED0        ; IF_clk     ;
; N/A   ; None         ; 12.811 ns  ; led_blinker:BLINK_D4|led_timer[25]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.621 ns  ; SPI_state[3]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 12.414 ns  ; SPI_state[0]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.296 ns  ; SPI_state[2]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 12.296 ns  ; led_blinker:BLINK_D4|led_timer[20]                                                                                                              ; DEBUG_LED3        ; IF_clk     ;
; N/A   ; None         ; 12.220 ns  ; SPI_state[1]                                                                                                                                    ; LE2               ; IF_clk     ;
; N/A   ; None         ; 12.131 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 12.131 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 12.128 ns  ; ADF4112_SPI:ADF4112|SPI_LE                                                                                                                      ; LE1               ; IF_clk     ;
; N/A   ; None         ; 12.123 ns  ; ADF4112_SPI:ADF4112|SPI_LE                                                                                                                      ; LE2               ; IF_clk     ;
; N/A   ; None         ; 11.962 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[13] ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 11.901 ns  ; SPI_state[3]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 11.825 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 11.813 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 11.546 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[12] ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 11.391 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[2]  ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 11.375 ns  ; SPI_state[1]                                                                                                                                    ; LE1               ; IF_clk     ;
; N/A   ; None         ; 11.369 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[8]  ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 11.329 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[10] ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 11.210 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[7]  ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 11.208 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[0]  ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 11.147 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 11.139 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 11.136 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 11.135 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[3]  ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 11.128 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 11.099 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 11.087 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 11.077 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 11.075 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 11.069 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 11.057 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 11.038 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 11.008 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 10.989 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 10.955 ns  ; ADF4112_SPI:ADF4112|SPI_clock                                                                                                                   ; ADF4112_SPI_clock ; IF_clk     ;
; N/A   ; None         ; 10.937 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[15] ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 10.883 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 10.805 ns  ; ADF4112_SPI:ADF4112|SPI_data                                                                                                                    ; ADF4112_SPI_data  ; IF_clk     ;
; N/A   ; None         ; 10.794 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 10.786 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.782 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.763 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 10.754 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.743 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[8]  ; FX2_FD[0]         ; IF_clk     ;
; N/A   ; None         ; 10.635 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.634 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[9]  ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.587 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[14] ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.585 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.564 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 10.458 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[10] ; FX2_FD[2]         ; IF_clk     ;
; N/A   ; None         ; 10.457 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.429 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 10.410 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 10.405 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[14] ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.397 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[1]  ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 10.367 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.358 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[5]  ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 10.280 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[11] ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 10.265 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[13] ; FX2_FD[5]         ; IF_clk     ;
; N/A   ; None         ; 10.239 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[4]  ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.236 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[6]  ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 10.209 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[12] ; FX2_FD[4]         ; IF_clk     ;
; N/A   ; None         ; 10.183 ns  ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[9]  ; FX2_FD[1]         ; IF_clk     ;
; N/A   ; None         ; 10.133 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[4]  ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.084 ns  ; async_usb:usb1|SLEN                                                                                                                             ; FX2_FD[12]        ; IF_clk     ;
; N/A   ; None         ; 10.047 ns  ; async_usb:usb1|ep_sel                                                                                                                           ; FX2_FD[6]         ; IF_clk     ;
; N/A   ; None         ; 10.006 ns  ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[15] ; FX2_FD[7]         ; IF_clk     ;
; N/A   ; None         ; 9.933 ns   ; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|q_a[11] ; FX2_FD[3]         ; IF_clk     ;
; N/A   ; None         ; 9.809 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[7]  ; FX2_FD[15]        ; IF_clk     ;
; N/A   ; None         ; 9.667 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[2]  ; FX2_FD[10]        ; IF_clk     ;
; N/A   ; None         ; 9.606 ns   ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q23                                                                                                          ; CC                ; IF_clk     ;
; N/A   ; None         ; 9.565 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[6]  ; FX2_FD[14]        ; IF_clk     ;
; N/A   ; None         ; 9.493 ns   ; NWire_xmit:CCxmit|id[0]                                                                                                                         ; CC                ; IF_clk     ;
; N/A   ; None         ; 9.469 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[1]  ; FX2_FD[9]         ; IF_clk     ;
; N/A   ; None         ; 9.452 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[5]  ; FX2_FD[13]        ; IF_clk     ;
; N/A   ; None         ; 9.442 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[0]  ; FX2_FD[8]         ; IF_clk     ;
; N/A   ; None         ; 9.438 ns   ; IF_Rx_ctrl_0[0]                                                                                                                                 ; DEBUG_LED2        ; IF_clk     ;
; N/A   ; None         ; 9.423 ns   ; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|q_a[3]  ; FX2_FD[11]        ; IF_clk     ;
; N/A   ; None         ; 9.319 ns   ; NWire_xmit:CCxmit|NW_state.NW_DATA_Q1                                                                                                           ; CC                ; IF_clk     ;
; N/A   ; None         ; 8.679 ns   ; IF_conf[1]                                                                                                                                      ; DEBUG_LED1        ; IF_clk     ;
; N/A   ; None         ; 8.518 ns   ; sp_rcv_ctrl:SPC|trigger                                                                                                                         ; C21               ; IF_clk     ;
; N/A   ; None         ; 8.488 ns   ; async_usb:usb1|FIFO_ADR[1]                                                                                                                      ; FIFO_ADR[1]       ; IF_clk     ;
; N/A   ; None         ; 8.068 ns   ; async_usb:usb1|SLOE                                                                                                                             ; SLOE              ; IF_clk     ;
; N/A   ; None         ; 8.064 ns   ; async_usb:usb1|FIFO_ADR[0]                                                                                                                      ; FIFO_ADR[0]       ; IF_clk     ;
; N/A   ; None         ; 8.028 ns   ; async_usb:usb1|SLRD                                                                                                                             ; SLRD              ; IF_clk     ;
; N/A   ; None         ; 8.006 ns   ; async_usb:usb1|SLWR                                                                                                                             ; SLWR              ; IF_clk     ;
; N/A   ; None         ; 6.955 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q23                                                                                                       ; C24               ; IF_clk     ;
; N/A   ; None         ; 6.767 ns   ; NWire_xmit:M_LRAudio|id[0]                                                                                                                      ; C24               ; IF_clk     ;
; N/A   ; None         ; 6.607 ns   ; NWire_xmit:M_LRAudio|NW_state.NW_DATA_Q1                                                                                                        ; C24               ; IF_clk     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+---------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To      ;
+-------+-------------------+-----------------+---------+---------+
; N/A   ; None              ; 11.337 ns       ; SDOBACK ; FX2_PE1 ;
+-------+-------------------+-----------------+---------+---------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+------------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                               ; To Clock ;
+---------------+-------------+-----------+------------+----------------------------------+----------+
; N/A           ; None        ; -4.549 ns ; FX2_FD[7]  ; async_usb:usb1|Rx_fifo_wdata[15] ; IF_clk   ;
; N/A           ; None        ; -4.642 ns ; C23        ; cdc_sync:cdc_c23|q1[0]           ; IF_clk   ;
; N/A           ; None        ; -4.729 ns ; FX2_FD[15] ; async_usb:usb1|Rx_fifo_wdata[7]  ; IF_clk   ;
; N/A           ; None        ; -4.734 ns ; FX2_FD[14] ; async_usb:usb1|Rx_fifo_wdata[6]  ; IF_clk   ;
; N/A           ; None        ; -4.736 ns ; FX2_FD[13] ; async_usb:usb1|Rx_fifo_wdata[5]  ; IF_clk   ;
; N/A           ; None        ; -4.767 ns ; FX2_FD[12] ; async_usb:usb1|Rx_fifo_wdata[4]  ; IF_clk   ;
; N/A           ; None        ; -4.783 ns ; FX2_FD[9]  ; async_usb:usb1|Rx_fifo_wdata[1]  ; IF_clk   ;
; N/A           ; None        ; -5.064 ns ; FX2_FD[10] ; async_usb:usb1|Rx_fifo_wdata[2]  ; IF_clk   ;
; N/A           ; None        ; -5.093 ns ; FLAGB      ; sp_rcv_ctrl:SPC|sp_state         ; IF_clk   ;
; N/A           ; None        ; -5.138 ns ; FX2_FD[11] ; async_usb:usb1|Rx_fifo_wdata[3]  ; IF_clk   ;
; N/A           ; None        ; -5.140 ns ; FX2_FD[8]  ; async_usb:usb1|Rx_fifo_wdata[0]  ; IF_clk   ;
; N/A           ; None        ; -5.183 ns ; FX2_FD[5]  ; async_usb:usb1|Rx_fifo_wdata[13] ; IF_clk   ;
; N/A           ; None        ; -5.234 ns ; FX2_FD[6]  ; async_usb:usb1|Rx_fifo_wdata[14] ; IF_clk   ;
; N/A           ; None        ; -5.271 ns ; FX2_FD[4]  ; async_usb:usb1|Rx_fifo_wdata[12] ; IF_clk   ;
; N/A           ; None        ; -5.449 ns ; FX2_FD[0]  ; async_usb:usb1|Rx_fifo_wdata[8]  ; IF_clk   ;
; N/A           ; None        ; -5.600 ns ; FX2_FD[2]  ; async_usb:usb1|Rx_fifo_wdata[10] ; IF_clk   ;
; N/A           ; None        ; -5.680 ns ; FX2_FD[3]  ; async_usb:usb1|Rx_fifo_wdata[11] ; IF_clk   ;
; N/A           ; None        ; -5.718 ns ; FX2_FD[1]  ; async_usb:usb1|Rx_fifo_wdata[9]  ; IF_clk   ;
; N/A           ; None        ; -5.854 ns ; FLAGA      ; async_usb:usb1|FX_state.FX_FDONE ; IF_clk   ;
; N/A           ; None        ; -5.858 ns ; FLAGA      ; async_usb:usb1|FX_state.FX_F1    ; IF_clk   ;
; N/A           ; None        ; -6.463 ns ; FLAGB      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A           ; None        ; -6.466 ns ; FLAGB      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A           ; None        ; -6.965 ns ; FLAGC      ; async_usb:usb1|FX_state.FX_TDONE ; IF_clk   ;
; N/A           ; None        ; -6.968 ns ; FLAGC      ; async_usb:usb1|FX_state.FX_T1    ; IF_clk   ;
; N/A           ; None        ; -7.089 ns ; MDOUT      ; NWire_rcv:M_IQ|d0                ; IF_clk   ;
; N/A           ; None        ; -7.201 ns ; A12        ; NWire_rcv:SPD|d0                 ; IF_clk   ;
+---------------+-------------+-----------+------------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Aug 30 20:19:19 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "IF_tx_IQ_mic_rdy" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock" as buffer
    Info: Detected ripple clock "IF_conf[1]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -529 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_rcv:M_IQ|tb_width[2]" and destination register "NWire_rcv:M_IQ|pass[3]"
    Info: Fmax is 133.82 MHz (period= 7.473 ns)
    Info: + Largest register to register requirement is 6.702 ns
        Info: + Setup relationship between source and destination is 6.944 ns
            Info: + Latch edge is 4.546 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.022 ns
            Info: + Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.479 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 2.479 ns; Loc. = LCFF_X16_Y11_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|pass[3]'
                Info: Total cell delay = 0.666 ns ( 26.87 % )
                Info: Total interconnect delay = 1.813 ns ( 73.13 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.457 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.875 ns) + CELL(0.666 ns) = 2.457 ns; Loc. = LCFF_X15_Y10_N13; Fanout = 9; REG Node = 'NWire_rcv:M_IQ|tb_width[2]'
                Info: Total cell delay = 0.666 ns ( 27.11 % )
                Info: Total interconnect delay = 1.791 ns ( 72.89 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.231 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y10_N13; Fanout = 9; REG Node = 'NWire_rcv:M_IQ|tb_width[2]'
        Info: 2: + IC(1.547 ns) + CELL(0.596 ns) = 2.143 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~3'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.229 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~5'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.315 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~7'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.401 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~9'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.487 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ|Add1~11'
        Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 2.993 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ|Add1~12'
        Info: 8: + IC(1.066 ns) + CELL(0.735 ns) = 4.794 ns; Loc. = LCCOMB_X16_Y9_N14; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan7~15'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.880 ns; Loc. = LCCOMB_X16_Y9_N16; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan7~17'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.966 ns; Loc. = LCCOMB_X16_Y9_N18; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan7~19'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.052 ns; Loc. = LCCOMB_X16_Y9_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan7~21'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 5.138 ns; Loc. = LCCOMB_X16_Y9_N22; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan7~23'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 5.644 ns; Loc. = LCCOMB_X16_Y9_N24; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|LessThan7~24'
        Info: 14: + IC(1.109 ns) + CELL(0.370 ns) = 7.123 ns; Loc. = LCCOMB_X16_Y11_N0; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ|pass~11'
        Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 7.231 ns; Loc. = LCFF_X16_Y11_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|pass[3]'
        Info: Total cell delay = 3.509 ns ( 48.53 % )
        Info: Total interconnect delay = 3.722 ns ( 51.47 % )
Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0' along 45 path(s). See Report window for details.
Info: Slack time is 544 ps for clock "IF_clk" between source register "NWire_rcv:M_IQ|idata[20]" and destination register "NWire_rcv:M_IQ|DIFF_CLK.xd0[20]"
    Info: + Largest register to register requirement is 2.495 ns
        Info: + Setup relationship between source and destination is 2.398 ns
            Info: + Latch edge is 6.944 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 4.546 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.361 ns
            Info: + Shortest clock path from clock "IF_clk" to destination register is 2.865 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.865 ns; Loc. = LCFF_X14_Y4_N21; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[20]'
                Info: Total cell delay = 1.796 ns ( 62.69 % )
                Info: Total interconnect delay = 1.069 ns ( 37.31 % )
            Info: - Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.504 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.504 ns; Loc. = LCFF_X12_Y6_N3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[20]'
                Info: Total cell delay = 0.666 ns ( 26.60 % )
                Info: Total interconnect delay = 1.838 ns ( 73.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 1.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y6_N3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|idata[20]'
        Info: 2: + IC(1.491 ns) + CELL(0.460 ns) = 1.951 ns; Loc. = LCFF_X14_Y4_N21; Fanout = 1; REG Node = 'NWire_rcv:M_IQ|DIFF_CLK.xd0[20]'
        Info: Total cell delay = 0.460 ns ( 23.58 % )
        Info: Total interconnect delay = 1.491 ns ( 76.42 % )
Info: Minimum slack time is 499 ps for clock "clkmult3:cm3|altpll:altpll_component|_clk0" between source register "NWire_xmit:M_LRAudio|id[31]" and destination register "NWire_xmit:M_LRAudio|id[31]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N3; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio|id~96'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y7_N3; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.398 ns
                Info: Clock period of Destination clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.398 ns
                Info: Clock period of Source clock "clkmult3:cm3|altpll:altpll_component|_clk0" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.469 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = LCFF_X19_Y7_N3; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 0.666 ns ( 26.97 % )
                Info: Total interconnect delay = 1.803 ns ( 73.03 % )
            Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to source register is 2.469 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.469 ns; Loc. = LCFF_X19_Y7_N3; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio|id[31]'
                Info: Total cell delay = 0.666 ns ( 26.97 % )
                Info: Total interconnect delay = 1.803 ns ( 73.03 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is -1.3 ns for clock "IF_clk" between source register "PLL_freq[10]" and destination register "Previous_PLL_freq[10]"
    Info: + Shortest register to register delay is 0.764 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N3; Fanout = 3; REG Node = 'PLL_freq[10]'
        Info: 2: + IC(0.450 ns) + CELL(0.206 ns) = 0.656 ns; Loc. = LCCOMB_X21_Y6_N6; Fanout = 1; COMB Node = 'Previous_PLL_freq[10]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.764 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 1; REG Node = 'Previous_PLL_freq[10]'
        Info: Total cell delay = 0.314 ns ( 41.10 % )
        Info: Total interconnect delay = 0.450 ns ( 58.90 % )
    Info: - Smallest register to register requirement is 2.064 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IF_clk" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.062 ns
            Info: + Longest clock path from clock "IF_clk" to destination register is 4.898 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.423 ns) + CELL(0.970 ns) = 2.523 ns; Loc. = LCFF_X1_Y9_N13; Fanout = 2; REG Node = 'clock'
                Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.328 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clock~clkctrl'
                Info: 4: + IC(0.904 ns) + CELL(0.666 ns) = 4.898 ns; Loc. = LCFF_X21_Y6_N7; Fanout = 1; REG Node = 'Previous_PLL_freq[10]'
                Info: Total cell delay = 2.766 ns ( 56.47 % )
                Info: Total interconnect delay = 2.132 ns ( 43.53 % )
            Info: - Shortest clock path from clock "IF_clk" to source register is 2.836 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
                Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X21_Y6_N3; Fanout = 3; REG Node = 'PLL_freq[10]'
                Info: Total cell delay = 1.796 ns ( 63.33 % )
                Info: Total interconnect delay = 1.040 ns ( 36.67 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IF_clk along 28 path(s). See Report window for details.
Info: tsu for register "NWire_rcv:SPD|d0" (data pin = "A12", clock pin = "IF_clk") is 7.467 ns
    Info: + Longest pin to register delay is 7.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 1; PIN Node = 'A12'
        Info: 2: + IC(6.290 ns) + CELL(0.206 ns) = 7.481 ns; Loc. = LCCOMB_X23_Y7_N26; Fanout = 1; COMB Node = 'NWire_rcv:SPD|d0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.589 ns; Loc. = LCFF_X23_Y7_N27; Fanout = 1; REG Node = 'NWire_rcv:SPD|d0'
        Info: Total cell delay = 1.299 ns ( 17.12 % )
        Info: Total interconnect delay = 6.290 ns ( 82.88 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Offset between input clock "IF_clk" and output clock "clkmult3:cm3|altpll:altpll_component|_clk0" is -2.398 ns
    Info: - Shortest clock path from clock "clkmult3:cm3|altpll:altpll_component|_clk0" to destination register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 487; COMB Node = 'clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.480 ns; Loc. = LCFF_X23_Y7_N27; Fanout = 1; REG Node = 'NWire_rcv:SPD|d0'
        Info: Total cell delay = 0.666 ns ( 26.85 % )
        Info: Total interconnect delay = 1.814 ns ( 73.15 % )
Info: tco from clock "IF_clk" to destination pin "DEBUG_LED3" through register "led_blinker:BLINK_D4|led_timer[0]" is 16.958 ns
    Info: + Longest clock path from clock "IF_clk" to source register is 2.852 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.852 ns; Loc. = LCFF_X25_Y17_N7; Fanout = 3; REG Node = 'led_blinker:BLINK_D4|led_timer[0]'
        Info: Total cell delay = 1.796 ns ( 62.97 % )
        Info: Total interconnect delay = 1.056 ns ( 37.03 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 13.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N7; Fanout = 3; REG Node = 'led_blinker:BLINK_D4|led_timer[0]'
        Info: 2: + IC(0.736 ns) + CELL(0.529 ns) = 1.265 ns; Loc. = LCCOMB_X25_Y17_N4; Fanout = 3; COMB Node = 'led_blinker:BLINK_D4|Equal0~0'
        Info: 3: + IC(1.121 ns) + CELL(0.370 ns) = 2.756 ns; Loc. = LCCOMB_X26_Y16_N8; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|Equal0~2'
        Info: 4: + IC(0.366 ns) + CELL(0.624 ns) = 3.746 ns; Loc. = LCCOMB_X26_Y16_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~3'
        Info: 5: + IC(1.011 ns) + CELL(0.206 ns) = 4.963 ns; Loc. = LCCOMB_X23_Y16_N22; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~6'
        Info: 6: + IC(0.353 ns) + CELL(0.206 ns) = 5.522 ns; Loc. = LCCOMB_X23_Y16_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~4'
        Info: 7: + IC(0.609 ns) + CELL(0.651 ns) = 6.782 ns; Loc. = LCCOMB_X24_Y16_N4; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|LessThan2~5'
        Info: 8: + IC(0.373 ns) + CELL(0.624 ns) = 7.779 ns; Loc. = LCCOMB_X24_Y16_N24; Fanout = 1; COMB Node = 'led_blinker:BLINK_D4|led_off~20'
        Info: 9: + IC(2.907 ns) + CELL(3.116 ns) = 13.802 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'DEBUG_LED3'
        Info: Total cell delay = 6.326 ns ( 45.83 % )
        Info: Total interconnect delay = 7.476 ns ( 54.17 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.337 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 36.09 % )
    Info: Total interconnect delay = 7.246 ns ( 63.91 % )
Info: th for register "async_usb:usb1|Rx_fifo_wdata[15]" (data pin = "FX2_FD[7]", clock pin = "IF_clk") is -4.549 ns
    Info: + Longest clock path from clock "IF_clk" to destination register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 1899; COMB Node = 'IF_clk~clkctrl'
        Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X9_Y13_N5; Fanout = 5; REG Node = 'async_usb:usb1|Rx_fifo_wdata[15]'
        Info: Total cell delay = 1.796 ns ( 63.33 % )
        Info: Total interconnect delay = 1.040 ns ( 36.67 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.691 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_64; Fanout = 1; PIN Node = 'FX2_FD[7]'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X5_Y0_N2; Fanout = 1; COMB Node = 'FX2_FD[7]~8'
        Info: 3: + IC(6.373 ns) + CELL(0.206 ns) = 7.583 ns; Loc. = LCCOMB_X9_Y13_N4; Fanout = 1; COMB Node = 'async_usb:usb1|Rx_fifo_wdata~41'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.691 ns; Loc. = LCFF_X9_Y13_N5; Fanout = 5; REG Node = 'async_usb:usb1|Rx_fifo_wdata[15]'
        Info: Total cell delay = 1.318 ns ( 17.14 % )
        Info: Total interconnect delay = 6.373 ns ( 82.86 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 151 megabytes
    Info: Processing ended: Sun Aug 30 20:19:20 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


