// Seed: 522463258
module module_0 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    input supply1 id_5,
    output uwire id_6
);
  wire id_8 = id_8;
  id_9(
      .id_0(id_3), .id_1(id_5), .id_2(1), .id_3(id_6), .id_4(id_1), .id_5(1)
  );
  wire id_10;
  supply0 id_11 = 1;
  wire id_12;
  integer id_13;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input wire id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    output uwire id_15,
    output uwire id_16,
    input wire id_17,
    input tri1 id_18
    , id_24,
    input wand id_19,
    input tri id_20,
    output wor id_21
    , id_25,
    input uwire id_22
);
  assign id_25[1] = 1 + 1;
  module_0 modCall_1 (
      id_20,
      id_21,
      id_18,
      id_15,
      id_16,
      id_18,
      id_3
  );
  assign modCall_1.id_5 = 0;
  initial begin : LABEL_0
    id_1 <= 1'd0;
    id_0 <= #1 1;
  end
endmodule
