

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_0_loop_1'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.378 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   720928|   720928|  3.605 ms|  3.605 ms|  720928|  720928|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_0_loop_1  |   720926|   720926|        42|         11|          1|  65536|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 42


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 1
  Pipeline-0 : II = 11, D = 42, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62]   --->   Operation 45 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 46 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln711 = alloca i32 1"   --->   Operation 47 'alloca' 'add_ln711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:59]   --->   Operation 48 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 49 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 50 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten8"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln61 = store i9 0, i9 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 52 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln59 = store i17 0, i17 %p" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:59]   --->   Operation 53 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln64 = store i9 0, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 54 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 0, i32 %s" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62]   --->   Operation 55 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i17 %indvar_flatten8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 57 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (2.10ns)   --->   "%icmp_ln61 = icmp_eq  i17 %indvar_flatten8_load, i17 65536" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 58 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.10ns)   --->   "%add_ln61 = add i17 %indvar_flatten8_load, i17 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 59 'add' 'add_ln61' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc45, void %loop_2.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 60 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 61 'load' 'j_load' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.82ns)   --->   "%icmp_ln64 = icmp_eq  i9 %j_load, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 62 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.96ns)   --->   "%select_ln61 = select i1 %icmp_ln64, i9 0, i9 %j_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 63 'select' 'select_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%add_ln711_load = load i17 %add_ln711" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 64 'load' 'add_ln711_load' <Predicate = (!icmp_ln61 & icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_load = load i17 %p" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 65 'load' 'p_load' <Predicate = (!icmp_ln61 & !icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%select_ln61_3 = select i1 %icmp_ln64, i17 %add_ln711_load, i17 %p_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 66 'select' 'select_ln61_3' <Predicate = (!icmp_ln61)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i17 %select_ln61_3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 67 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i9 %select_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 68 'zext' 'zext_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i9 %select_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 69 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln64" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65]   --->   Operation 70 'getelementptr' 'B_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%a = load i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65]   --->   Operation 71 'load' 'a' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 72 [1/1] (2.07ns)   --->   "%add_ln66 = add i16 %zext_ln64_1, i16 %trunc_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 72 'add' 'add_ln66' <Predicate = (!icmp_ln61)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.10ns)   --->   "%add_ln71 = add i17 %select_ln61_3, i17 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:71]   --->   Operation 73 'add' 'add_ln71' <Predicate = (!icmp_ln61)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln61 = store i17 %add_ln61, i17 %indvar_flatten8" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 74 'store' 'store_ln61' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln59 = store i17 %select_ln61_3, i17 %p" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:59]   --->   Operation 75 'store' 'store_ln59' <Predicate = (!icmp_ln61)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln71 = store i17 %add_ln71, i17 %add_ln711" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:71]   --->   Operation 76 'store' 'store_ln71' <Predicate = (!icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%a = load i8 %B_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65]   --->   Operation 77 'load' 'a' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i16 %add_ln66" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 78 'zext' 'zext_ln66' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln66" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 79 'getelementptr' 'w_addr' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%wt = load i16 %w_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 80 'load' 'wt' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 81 [1/2] (3.25ns)   --->   "%wt = load i16 %w_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66]   --->   Operation 81 'load' 'wt' <Predicate = (!icmp_ln61)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 82 [8/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 82 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 83 [7/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 83 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 84 [6/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 84 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 85 [5/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 85 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 86 [4/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 86 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 87 [3/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 87 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.64>
ST_11 : Operation 88 [2/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 88 'fmul' 'mul2' <Predicate = (!icmp_ln61)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln64 = add i9 %select_ln61, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 89 'add' 'add_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (1.82ns)   --->   "%icmp_ln64_1 = icmp_eq  i9 %add_ln64, i9 256" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 90 'icmp' 'icmp_ln64_1' <Predicate = (!icmp_ln61)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64_1, void %new.latch.for.body27.split_ifconv, void %last.iter.for.body27.split_ifconv" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 91 'br' 'br_ln64' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln64 = store i9 %add_ln64, i9 %j" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 92 'store' 'store_ln64' <Predicate = (!icmp_ln61)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 93 [1/8] (2.56ns)   --->   "%mul2 = fmul i32 %a, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 93 'fmul' 'mul2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 94 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 95 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 95 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 96 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 97 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 97 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 98 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 98 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 99 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 99 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 100 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 100 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 101 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 101 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 102 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 102 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 103 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %mul2, i32 %wt" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 103 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.73>
ST_23 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 104 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln67, i32 23, i32 30" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 105 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %bitcast_ln67" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 106 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (1.91ns)   --->   "%icmp_ln67 = icmp_ne  i8 %tmp, i8 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 107 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 108 [1/1] (2.28ns)   --->   "%icmp_ln67_1 = icmp_eq  i23 %trunc_ln67, i23 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 108 'icmp' 'icmp_ln67_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 109 [4/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 109 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [8/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 110 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.73>
ST_24 : Operation 111 [3/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 111 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [7/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 112 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.73>
ST_25 : Operation 113 [2/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 113 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 114 [6/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 114 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.73>
ST_26 : Operation 115 [1/4] (2.73ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a, i32 0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 115 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.73> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 3> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 116 [5/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 116 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.56>
ST_27 : Operation 117 [4/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 117 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.56>
ST_28 : Operation 118 [3/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 118 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.56>
ST_29 : Operation 119 [2/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 119 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.56>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 120 'load' 's_load' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_30 : Operation 121 [1/1] (0.69ns)   --->   "%select_ln61_1 = select i1 %icmp_ln64, i32 0, i32 %s_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 121 'select' 'select_ln61_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 122 [1/8] (2.56ns)   --->   "%mul3 = fmul i32 %add1, i32 %a" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 122 'fmul' 'mul3' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 123 [10/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 123 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 149 'ret' 'ret_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 124 [9/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 124 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 125 [8/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 125 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 126 [7/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 126 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.35>
ST_35 : Operation 127 [6/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 127 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 128 [5/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 128 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 129 [4/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 129 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 130 [3/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 130 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.35>
ST_39 : Operation 131 [2/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 131 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.35>
ST_40 : Operation 132 [1/1] (0.00ns)   --->   "%i_1_load = load i9 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 132 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 133 [1/1] (1.82ns)   --->   "%add_ln61_1 = add i9 %i_1_load, i9 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 133 'add' 'add_ln61_1' <Predicate = (icmp_ln64)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 134 [1/1] (0.96ns)   --->   "%select_ln61_2 = select i1 %icmp_ln64, i9 %add_ln61_1, i9 %i_1_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 134 'select' 'select_ln61_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 135 [1/10] (3.35ns)   --->   "%s_1 = fadd i32 %select_ln61_1, i32 %mul3" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68]   --->   Operation 135 'fadd' 's_1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.56>
ST_41 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node s_3)   --->   "%or_ln67 = or i1 %icmp_ln67_1, i1 %icmp_ln67" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 136 'or' 'or_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node s_3)   --->   "%and_ln67 = and i1 %or_ln67, i1 %tmp_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 137 'and' 'and_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%s_3 = select i1 %and_ln67, i32 %s_1, i32 %select_ln61_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67]   --->   Operation 138 'select' 's_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln61 = store i9 %select_ln61_2, i9 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 139 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln62 = store i32 %s_3, i32 %s" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62]   --->   Operation 140 'store' 'store_ln62' <Predicate = true> <Delay = 1.58>
ST_41 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.body27" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 141 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_loop_1_str"   --->   Operation 142 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 143 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 143 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i9 %select_ln61_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61]   --->   Operation 144 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 145 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 146 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum_s, i64 0, i64 %zext_ln61" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:72]   --->   Operation 146 'getelementptr' 'sum_addr' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %s_3, i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:72]   --->   Operation 147 'store' 'store_ln72' <Predicate = (icmp_ln64_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_42 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln64 = br void %new.latch.for.body27.split_ifconv" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64]   --->   Operation 148 'br' 'br_ln64' <Predicate = (icmp_ln64_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.378ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) of constant 0 on local variable 'j', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64 [13]  (1.588 ns)
	'load' operation 9 bit ('j_load', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) on local variable 'j', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) [29]  (1.823 ns)
	'select' operation 9 bit ('select_ln61', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:61) [30]  (0.968 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('B_addr', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65) [40]  (0.000 ns)
	'load' operation 32 bit ('a', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65) on array 'B' [41]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('a', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:65) on array 'B' [41]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('wt', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:66) on array 'w' [45]  (3.254 ns)

 <State 5>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 6>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 7>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 8>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 9>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 10>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 11>: 3.646ns
The critical path consists of the following:
	'add' operation 9 bit ('add_ln64', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) [59]  (1.823 ns)
	'icmp' operation 1 bit ('icmp_ln64_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:64) [60]  (1.823 ns)

 <State 12>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [54]  (2.566 ns)

 <State 13>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 14>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 15>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 16>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 17>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 18>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 19>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 20>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 21>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 22>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [55]  (3.356 ns)

 <State 23>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [52]  (2.730 ns)

 <State 24>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [52]  (2.730 ns)

 <State 25>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [52]  (2.730 ns)

 <State 26>: 2.730ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [52]  (2.730 ns)

 <State 27>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [56]  (2.566 ns)

 <State 28>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [56]  (2.566 ns)

 <State 29>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [56]  (2.566 ns)

 <State 30>: 2.566ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul3', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [56]  (2.566 ns)

 <State 31>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 32>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 33>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 34>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 35>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 36>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 37>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 38>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 39>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 40>: 3.356ns
The critical path consists of the following:
	'fadd' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:68) [57]  (3.356 ns)

 <State 41>: 2.566ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln67', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [51]  (0.000 ns)
	'and' operation 1 bit ('and_ln67', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [53]  (0.000 ns)
	'select' operation 32 bit ('s', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67) [58]  (0.978 ns)
	'store' operation 0 bit ('store_ln62', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62) of variable 's', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on local variable 's', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:62 [73]  (1.588 ns)

 <State 42>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('sum_addr', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:72) [62]  (0.000 ns)
	'store' operation 0 bit ('store_ln72', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:72) of variable 's', benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:67 on array 'sum_s' [65]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
