;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	DAT #127, #-116
	SPL 0, <332
	SPL 0, <-22
	DJN -1, @-20
	SLT 11, 20
	ADD -1, <-20
	ADD 11, 20
	SPL 11, 20
	SLT 21, @12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	SLT #271, <1
	SPL 0, <332
	SPL 0, <-22
	MOV -7, <-20
	CMP -207, <-120
	ADD -1, <-20
	SUB @121, 103
	SUB @-127, 100
	ADD -1, <-20
	SUB @-127, 900
	SLT -1, <-20
	SUB @-127, 900
	CMP -207, <-120
	SUB @121, 102
	CMP -207, <-120
	CMP -207, <-120
	JMP -7, @-20
	MOV -7, <-20
	SUB <-207, <-926
	ADD 11, 20
	CMP @-127, 100
	CMP @-127, @900
	SLT -1, <-20
	SUB @127, 106
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 103
	SPL 0, <332
	MOV -7, <-20
	SUB @121, 103
	MOV -1, <-20
