-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\combinedTxRx_StandardIQ\CombinedT_ip_dut.vhd
-- Created: 2018-02-01 11:49:59
-- 
-- Generated by MATLAB 9.3 and HDL Coder 3.11
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: CombinedT_ip_dut
-- Source Path: CombinedT_ip/CombinedT_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY CombinedT_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        ValidInTx                         :   IN    std_logic;  -- ufix1
        rInTx                             :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        iInTx                             :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        FromRadioR                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        FromRadioI                        :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
        FromRadioValidIn                  :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        ToRadioR                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        ToRadioI                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        ToRadioValid                      :   OUT   std_logic;  -- ufix1
        FromIPR                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16
        FromIPI                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16
        FromIPvalid                       :   OUT   std_logic  -- ufix1
        );
END CombinedT_ip_dut;


ARCHITECTURE rtl OF CombinedT_ip_dut IS

  -- Component Declarations
  COMPONENT CombinedT_ip_src_Combined_TX_and_RX
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          ValidInTx                       :   IN    std_logic;  -- ufix1
          rInTx                           :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          iInTx                           :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          FromRadioR                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          FromRadioI                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16
          FromRadioValidIn                :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          ToRadioR                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          ToRadioI                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
          ToRadioValid                    :   OUT   std_logic;  -- ufix1
          FromIPR                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16
          FromIPI                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16
          FromIPvalid                     :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : CombinedT_ip_src_Combined_TX_and_RX
    USE ENTITY work.CombinedT_ip_src_Combined_TX_and_RX(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ValidInTx_sig                    : std_logic;  -- ufix1
  SIGNAL FromRadioValidIn_sig             : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL ToRadioR_sig                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ToRadioI_sig                     : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ToRadioValid_sig                 : std_logic;  -- ufix1
  SIGNAL FromIPR_sig                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL FromIPI_sig                      : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL FromIPvalid_sig                  : std_logic;  -- ufix1

BEGIN
  u_CombinedT_ip_src_Combined_TX_and_RX : CombinedT_ip_src_Combined_TX_and_RX
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              ValidInTx => ValidInTx_sig,  -- ufix1
              rInTx => rInTx,  -- sfix16
              iInTx => iInTx,  -- sfix16
              FromRadioR => FromRadioR,  -- sfix16
              FromRadioI => FromRadioI,  -- sfix16
              FromRadioValidIn => FromRadioValidIn_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              ToRadioR => ToRadioR_sig,  -- sfix16_En14
              ToRadioI => ToRadioI_sig,  -- sfix16_En14
              ToRadioValid => ToRadioValid_sig,  -- ufix1
              FromIPR => FromIPR_sig,  -- sfix16
              FromIPI => FromIPI_sig,  -- sfix16
              FromIPvalid => FromIPvalid_sig  -- ufix1
              );

  ValidInTx_sig <= ValidInTx;

  FromRadioValidIn_sig <= FromRadioValidIn;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  ToRadioR <= ToRadioR_sig;

  ToRadioI <= ToRadioI_sig;

  ToRadioValid <= ToRadioValid_sig;

  FromIPR <= FromIPR_sig;

  FromIPI <= FromIPI_sig;

  FromIPvalid <= FromIPvalid_sig;

END rtl;

