<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7868
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7536.16 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7916.10 --|
|-- Mem Ch  2: Reads (MB/s):    99.23 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    48.36 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    99.23 --||-- NODE 1 Mem Read (MB/s) :  7536.16 --|
|-- NODE 0 Mem Write(MB/s) :    48.36 --||-- NODE 1 Mem Write(MB/s) :  7916.10 --|
|-- NODE 0 P. Write (T/s):      31143 --||-- NODE 1 P. Write (T/s):      91348 --|
|-- NODE 0 Memory (MB/s):      147.60 --||-- NODE 1 Memory (MB/s):    15452.26 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7635.39                --|
            |--                System Write Throughput(MB/s):       7964.46                --|
            |--               System Memory Throughput(MB/s):      15599.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 799c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     711 K       422 K   755 K   459 K    124 M     0     132  
 1     996          12      27 M   162 M    252       0     669 K
-----------------------------------------------------------------------
 *     712 K       422 K    27 M   163 M    124 M     0     669 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.20        Core1: 82.21        
Core2: 35.48        Core3: 92.42        
Core4: 26.85        Core5: 102.48        
Core6: 35.70        Core7: 98.81        
Core8: 33.56        Core9: 47.48        
Core10: 34.95        Core11: 86.73        
Core12: 32.46        Core13: 86.98        
Core14: 36.95        Core15: 80.73        
Core16: 36.00        Core17: 98.61        
Core18: 34.82        Core19: 81.63        
Core20: 34.73        Core21: 71.51        
Core22: 39.55        Core23: 82.61        
Core24: 27.12        Core25: 93.88        
Core26: 34.96        Core27: 83.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.69
Socket1: 87.99
DDR read Latency(ns)
Socket0: 30917.77
Socket1: 172.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.27        Core1: 82.16        
Core2: 30.56        Core3: 93.20        
Core4: 35.40        Core5: 103.00        
Core6: 41.18        Core7: 97.55        
Core8: 23.75        Core9: 47.67        
Core10: 31.68        Core11: 85.43        
Core12: 26.09        Core13: 85.86        
Core14: 26.66        Core15: 79.47        
Core16: 23.77        Core17: 99.46        
Core18: 12.37        Core19: 78.53        
Core20: 18.83        Core21: 73.46        
Core22: 20.77        Core23: 83.60        
Core24: 23.61        Core25: 95.17        
Core26: 28.63        Core27: 82.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.59
Socket1: 87.94
DDR read Latency(ns)
Socket0: 27781.40
Socket1: 170.12
irq_total: 132717.658583552
cpu_total: 19.96
cpu_0: 1.40
cpu_1: 65.65
cpu_2: 0.40
cpu_3: 63.06
cpu_4: 0.40
cpu_5: 52.03
cpu_6: 0.60
cpu_7: 29.30
cpu_8: 0.33
cpu_9: 19.47
cpu_10: 0.20
cpu_11: 46.31
cpu_12: 0.40
cpu_13: 33.29
cpu_14: 0.27
cpu_15: 36.28
cpu_16: 0.33
cpu_17: 37.61
cpu_18: 1.06
cpu_19: 34.02
cpu_20: 0.40
cpu_21: 39.60
cpu_22: 0.53
cpu_23: 50.03
cpu_24: 0.73
cpu_25: 18.80
cpu_26: 1.13
cpu_27: 25.12
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7765001006
Total_rx_bytes: 7765001006
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 864484
Total_rx_packets: 864484
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10659933
Total_tx_bytes_phy: 10659933
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 864467
Total_rx_packets_phy: 864467
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7795761384
Total_rx_bytes_phy: 7795761384
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 104816
Total_tx_packets: 104816
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 156735
Total_tx_packets_phy: 156735
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6917902
Total_tx_bytes: 6917902


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.88        Core1: 81.67        
Core2: 27.48        Core3: 92.25        
Core4: 24.22        Core5: 102.16        
Core6: 29.06        Core7: 97.35        
Core8: 26.39        Core9: 46.40        
Core10: 26.59        Core11: 85.07        
Core12: 25.17        Core13: 82.59        
Core14: 22.03        Core15: 79.59        
Core16: 26.94        Core17: 99.42        
Core18: 11.49        Core19: 78.19        
Core20: 24.74        Core21: 73.42        
Core22: 27.38        Core23: 83.28        
Core24: 25.20        Core25: 96.70        
Core26: 33.13        Core27: 82.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 87.40
DDR read Latency(ns)
Socket0: 24483.41
Socket1: 169.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 82.18        
Core2: 25.06        Core3: 90.38        
Core4: 29.47        Core5: 102.50        
Core6: 25.94        Core7: 97.68        
Core8: 25.54        Core9: 46.50        
Core10: 29.33        Core11: 85.25        
Core12: 24.49        Core13: 84.81        
Core14: 23.19        Core15: 79.94        
Core16: 26.49        Core17: 98.84        
Core18: 12.85        Core19: 79.67        
Core20: 23.83        Core21: 68.57        
Core22: 20.60        Core23: 81.97        
Core24: 25.74        Core25: 95.72        
Core26: 23.28        Core27: 86.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.93
Socket1: 87.17
DDR read Latency(ns)
Socket0: 27276.91
Socket1: 171.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.09        Core1: 82.94        
Core2: 23.82        Core3: 92.71        
Core4: 24.90        Core5: 103.35        
Core6: 23.28        Core7: 97.84        
Core8: 38.63        Core9: 45.21        
Core10: 34.71        Core11: 86.69        
Core12: 26.74        Core13: 87.00        
Core14: 29.93        Core15: 79.81        
Core16: 25.80        Core17: 99.20        
Core18: 26.25        Core19: 79.73        
Core20: 26.92        Core21: 70.34        
Core22: 13.52        Core23: 82.88        
Core24: 21.47        Core25: 94.26        
Core26: 24.09        Core27: 84.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.45
Socket1: 88.00
DDR read Latency(ns)
Socket0: 27271.07
Socket1: 170.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.78        Core1: 82.18        
Core2: 32.27        Core3: 91.70        
Core4: 16.16        Core5: 101.54        
Core6: 25.72        Core7: 97.09        
Core8: 35.71        Core9: 46.76        
Core10: 38.76        Core11: 88.03        
Core12: 25.53        Core13: 84.47        
Core14: 33.03        Core15: 80.47        
Core16: 35.39        Core17: 98.08        
Core18: 35.38        Core19: 79.11        
Core20: 37.45        Core21: 72.95        
Core22: 35.40        Core23: 81.73        
Core24: 29.20        Core25: 96.09        
Core26: 37.39        Core27: 82.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.02
Socket1: 87.53
DDR read Latency(ns)
Socket0: 31514.98
Socket1: 175.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31738
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411370742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411380906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205694877; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205694877; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205778423; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205778423; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004851495; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4291824; Consumed Joules: 261.95; Watts: 43.63; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703454; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14411484342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411486098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205842775; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205842775; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205752240; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205752240; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004871015; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5625089; Consumed Joules: 343.33; Watts: 57.18; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1671300; Consumed DRAM Joules: 25.57; DRAM Watts: 4.26
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d2c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.79   0.02    0.78     296 K    983 K    0.70    0.28    0.00    0.01     5488       14        2     70
   1    1     0.11   0.12   0.89    1.20      74 M     92 M    0.20    0.19    0.07    0.09     4088     5213       15     59
   2    0     0.00   0.52   0.00    0.60      25 K    104 K    0.76    0.22    0.00    0.01      952        1        0     69
   3    1     0.09   0.10   0.88    1.20      68 M     83 M    0.19    0.21    0.08    0.10     4256     5411       12     59
   4    0     0.00   1.36   0.00    0.64      46 K    139 K    0.67    0.33    0.00    0.00      952        5        2     70
   5    1     0.05   0.14   0.38    0.86      37 M     45 M    0.17    0.21    0.07    0.09     4536     4800        9     61
   6    0     0.00   1.42   0.00    0.62      31 K    112 K    0.72    0.35    0.00    0.00      728        4        0     69
   7    1     0.06   0.20   0.30    0.75      31 M     38 M    0.17    0.24    0.05    0.07      224       13       44     60
   8    0     0.00   0.50   0.00    0.60      29 K     96 K    0.70    0.25    0.00    0.01     1064        2        0     69
   9    1     0.14   0.80   0.18    0.62    3651 K   7027 K    0.48    0.26    0.00    0.00       56       13       20     60
  10    0     0.00   0.56   0.00    0.60      41 K    121 K    0.65    0.32    0.00    0.01     2632        6        1     68
  11    1     0.12   0.27   0.43    0.91      29 M     38 M    0.23    0.28    0.02    0.03     3752     4159       20     60
  12    0     0.00   1.38   0.00    0.63      43 K    124 K    0.65    0.30    0.00    0.00     1176        5        0     69
  13    1     0.11   0.25   0.42    0.90      29 M     37 M    0.24    0.32    0.03    0.04     2744     3630       15     60
  14    0     0.00   0.51   0.00    0.60      26 K     89 K    0.70    0.30    0.00    0.01      840        1        1     70
  15    1     0.13   0.30   0.45    0.93      33 M     42 M    0.21    0.20    0.02    0.03      392      218       10     59
  16    0     0.00   0.62   0.00    0.60      28 K     98 K    0.71    0.24    0.00    0.01     1008        2        0     70
  17    1     0.07   0.22   0.29    0.75      29 M     35 M    0.18    0.30    0.04    0.05     3416     3725        6     60
  18    0     0.00   0.49   0.00    0.60      75 K    139 K    0.46    0.24    0.01    0.02     4088        6        6     70
  19    1     0.11   0.25   0.44    0.93      28 M     37 M    0.24    0.36    0.03    0.03     1904     3584       18     60
  20    0     0.00   0.54   0.00    0.60      29 K    116 K    0.75    0.34    0.00    0.01      560        3        1     70
  21    1     0.20   0.44   0.46    0.94      17 M     28 M    0.37    0.35    0.01    0.01     1344     1530       14     61
  22    0     0.02   1.53   0.01    0.93      91 K    330 K    0.72    0.55    0.00    0.00     3080       17        1     70
  23    1     0.09   0.13   0.74    1.20      55 M     69 M    0.20    0.19    0.06    0.07     3696     3429      141     61
  24    0     0.01   0.98   0.01    0.99      62 K    272 K    0.77    0.56    0.00    0.00     2296       15        0     71
  25    1     0.05   0.28   0.16    0.60      15 M     19 M    0.18    0.31    0.03    0.04     1792     1555        7     61
  26    0     0.01   1.09   0.01    0.95      71 K    286 K    0.75    0.56    0.00    0.00     2800       16        0     70
  27    1     0.09   0.40   0.24    0.67      15 M     21 M    0.28    0.36    0.02    0.02     2128     1616       17     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.03   0.01    0.78     899 K   3016 K    0.70    0.40    0.00    0.00    27664       97       11     61
 SKT    1     0.10   0.23   0.45    0.95     469 M    596 M    0.21    0.25    0.03    0.04    34328    38896      348     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.24   0.23    0.94     470 M    599 M    0.22    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   63 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.95 %

 C1 core residency: 27.82 %; C3 core residency: 0.17 %; C6 core residency: 48.05 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.92 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.34 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6731 M   6653 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.53     0.26     219.44       9.02         181.66
 SKT   1    36.01    39.58     289.59      21.28         328.05
---------------------------------------------------------------------------------------------------------------
       *    36.54    39.83     509.03      30.29         327.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7f18
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7161.11 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  8073.39 --|
|-- Mem Ch  2: Reads (MB/s):   102.59 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    53.14 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   102.59 --||-- NODE 1 Mem Read (MB/s) :  7161.11 --|
|-- NODE 0 Mem Write(MB/s) :    53.14 --||-- NODE 1 Mem Write(MB/s) :  8073.39 --|
|-- NODE 0 P. Write (T/s):      31139 --||-- NODE 1 P. Write (T/s):      88633 --|
|-- NODE 0 Memory (MB/s):      155.72 --||-- NODE 1 Memory (MB/s):    15234.50 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7263.70                --|
            |--                System Write Throughput(MB/s):       8126.52                --|
            |--               System Memory Throughput(MB/s):      15390.22                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     799 K       387 K   869 K   436 K    124 M     0     180  
 1       0          12      30 M   168 M    252       0     818 K
-----------------------------------------------------------------------
 *     799 K       387 K    30 M   168 M    124 M     0     818 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.89        Core1: 82.71        
Core2: 23.02        Core3: 78.02        
Core4: 27.04        Core5: 85.80        
Core6: 27.30        Core7: 99.80        
Core8: 29.74        Core9: 36.95        
Core10: 24.52        Core11: 88.52        
Core12: 30.62        Core13: 71.92        
Core14: 32.60        Core15: 98.25        
Core16: 23.65        Core17: 87.41        
Core18: 31.75        Core19: 97.78        
Core20: 33.28        Core21: 71.04        
Core22: 36.89        Core23: 77.99        
Core24: 37.90        Core25: 90.49        
Core26: 37.79        Core27: 98.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.15
Socket1: 84.75
DDR read Latency(ns)
Socket0: 28527.16
Socket1: 159.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.88        Core1: 84.84        
Core2: 25.29        Core3: 78.39        
Core4: 22.28        Core5: 87.29        
Core6: 34.94        Core7: 96.52        
Core8: 33.99        Core9: 38.43        
Core10: 25.81        Core11: 90.45        
Core12: 32.24        Core13: 74.95        
Core14: 26.33        Core15: 100.05        
Core16: 31.72        Core17: 98.80        
Core18: 12.26        Core19: 97.28        
Core20: 33.47        Core21: 75.01        
Core22: 23.20        Core23: 79.15        
Core24: 26.20        Core25: 86.69        
Core26: 22.95        Core27: 98.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 86.00
DDR read Latency(ns)
Socket0: 27603.76
Socket1: 156.87
irq_total: 163717.987083959
cpu_total: 21.45
cpu_0: 1.93
cpu_1: 67.55
cpu_2: 0.66
cpu_3: 89.16
cpu_4: 0.60
cpu_5: 66.36
cpu_6: 0.40
cpu_7: 19.75
cpu_8: 0.33
cpu_9: 7.71
cpu_10: 0.27
cpu_11: 39.56
cpu_12: 0.47
cpu_13: 43.48
cpu_14: 0.20
cpu_15: 35.97
cpu_16: 0.40
cpu_17: 18.28
cpu_18: 0.53
cpu_19: 39.83
cpu_20: 0.20
cpu_21: 43.88
cpu_22: 0.33
cpu_23: 37.57
cpu_24: 0.47
cpu_25: 50.40
cpu_26: 1.93
cpu_27: 32.71
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11297741
Total_tx_bytes_phy: 11297741
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7966438246
Total_rx_bytes_phy: 7966438246
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 883384
Total_rx_packets: 883384
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 883393
Total_rx_packets_phy: 883393
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7440398
Total_tx_bytes: 7440398
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7929714783
Total_rx_bytes: 7929714783
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 112733
Total_tx_packets: 112733
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 165958
Total_tx_packets_phy: 165958


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.56        Core1: 85.91        
Core2: 24.08        Core3: 78.33        
Core4: 16.39        Core5: 87.49        
Core6: 23.10        Core7: 97.57        
Core8: 22.41        Core9: 38.66        
Core10: 27.73        Core11: 90.43        
Core12: 23.78        Core13: 75.60        
Core14: 35.92        Core15: 100.07        
Core16: 24.45        Core17: 101.05        
Core18: 33.56        Core19: 97.38        
Core20: 26.24        Core21: 76.44        
Core22: 27.18        Core23: 80.65        
Core24: 26.17        Core25: 84.64        
Core26: 14.27        Core27: 96.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.76
Socket1: 86.20
DDR read Latency(ns)
Socket0: 24873.42
Socket1: 155.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.68        Core1: 85.85        
Core2: 24.17        Core3: 77.96        
Core4: 22.13        Core5: 85.86        
Core6: 22.73        Core7: 91.31        
Core8: 26.32        Core9: 39.17        
Core10: 22.89        Core11: 86.76        
Core12: 24.59        Core13: 72.32        
Core14: 25.75        Core15: 95.93        
Core16: 23.95        Core17: 96.23        
Core18: 29.89        Core19: 97.73        
Core20: 28.78        Core21: 71.48        
Core22: 21.91        Core23: 90.29        
Core24: 12.67        Core25: 85.88        
Core26: 24.12        Core27: 90.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.29
Socket1: 85.05
DDR read Latency(ns)
Socket0: 24176.92
Socket1: 159.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 85.68        
Core2: 22.04        Core3: 77.07        
Core4: 20.03        Core5: 83.45        
Core6: 22.89        Core7: 87.66        
Core8: 30.47        Core9: 37.60        
Core10: 23.79        Core11: 83.21        
Core12: 38.42        Core13: 69.18        
Core14: 35.13        Core15: 92.41        
Core16: 25.41        Core17: 94.83        
Core18: 31.66        Core19: 95.97        
Core20: 23.71        Core21: 67.08        
Core22: 18.89        Core23: 86.03        
Core24: 23.61        Core25: 84.67        
Core26: 12.27        Core27: 86.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.91
Socket1: 82.87
DDR read Latency(ns)
Socket0: 23957.36
Socket1: 164.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 86.73        
Core2: 17.77        Core3: 78.00        
Core4: 37.84        Core5: 83.28        
Core6: 36.83        Core7: 94.42        
Core8: 39.34        Core9: 37.93        
Core10: 31.37        Core11: 83.78        
Core12: 33.58        Core13: 68.39        
Core14: 33.04        Core15: 93.63        
Core16: 26.47        Core17: 100.82        
Core18: 32.73        Core19: 93.68        
Core20: 29.69        Core21: 66.52        
Core22: 35.32        Core23: 86.57        
Core24: 26.28        Core25: 84.12        
Core26: 23.55        Core27: 88.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.35
Socket1: 83.50
DDR read Latency(ns)
Socket0: 25069.09
Socket1: 164.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1038
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411116238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411122778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205564192; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205564192; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205651560; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205651560; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004737629; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4290278; Consumed Joules: 261.86; Watts: 43.61; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705192; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14411213986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411217114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205702868; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205702868; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205614698; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205614698; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004803414; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5760152; Consumed Joules: 351.57; Watts: 58.56; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1669585; Consumed DRAM Joules: 25.54; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     200 K    705 K    0.72    0.11    0.01    0.02     5040        5        5     69
   1    1     0.08   0.10   0.84    1.20      69 M     84 M    0.18    0.20    0.08    0.10      224        5       11     59
   2    0     0.01   1.54   0.00    0.64      42 K    153 K    0.72    0.29    0.00    0.00     1176        4        1     69
   3    1     0.14   0.15   0.93    1.20      68 M     88 M    0.22    0.23    0.05    0.06     3024     7086       25     59
   4    0     0.01   1.66   0.00    0.67      39 K    120 K    0.67    0.34    0.00    0.00      560        5        2     70
   5    1     0.13   0.14   0.94    1.20      73 M     89 M    0.18    0.25    0.06    0.07     9912    10717       12     60
   6    0     0.02   1.14   0.02    1.07     113 K    457 K    0.75    0.58    0.00    0.00     3528       30        1     69
   7    1     0.05   0.28   0.17    0.60      18 M     22 M    0.18    0.32    0.04    0.05     1960     2164       36     60
   8    0     0.00   0.71   0.00    0.60      29 K    109 K    0.73    0.39    0.00    0.01      784        2        2     68
   9    1     0.07   0.66   0.10    0.61    1203 K   3383 K    0.64    0.34    0.00    0.01     1176       12       19     58
  10    0     0.00   0.49   0.00    0.60      17 K     86 K    0.80    0.29    0.00    0.01      448        2        0     68
  11    1     0.09   0.33   0.27    0.72      22 M     28 M    0.21    0.28    0.02    0.03     2296     1868       19     59
  12    0     0.00   0.59   0.00    0.60      26 K    108 K    0.76    0.35    0.00    0.01      896        2        1     70
  13    1     0.14   0.37   0.38    0.86      22 M     31 M    0.28    0.35    0.02    0.02     4032     2624       31     58
  14    0     0.01   1.85   0.00    0.73      37 K    134 K    0.72    0.37    0.00    0.00      504        4        2     69
  15    1     0.08   0.37   0.22    0.65      19 M     24 M    0.21    0.28    0.02    0.03     1120     1450        8     59
  16    0     0.00   0.75   0.00    0.60      34 K    125 K    0.73    0.34    0.00    0.01      896        4        0     70
  17    1     0.04   0.23   0.19    0.66      19 M     24 M    0.18    0.32    0.04    0.05     1008     2468        2     60
  18    0     0.01   1.61   0.00    0.75      53 K    147 K    0.64    0.37    0.00    0.00     1120        3        2     70
  19    1     0.06   0.20   0.28    0.74      28 M     35 M    0.18    0.29    0.05    0.06     3080     3772        7     61
  20    0     0.01   1.54   0.00    0.65      80 K    192 K    0.58    0.33    0.00    0.00     1792        7        2     70
  21    1     0.27   0.41   0.67    1.20      23 M     35 M    0.36    0.28    0.01    0.01     2184     2336        8     60
  22    0     0.00   0.66   0.00    0.60      42 K    134 K    0.68    0.30    0.00    0.01     1344        4        2     70
  23    1     0.12   0.15   0.81    1.20      58 M     74 M    0.21    0.20    0.05    0.06      280      435      186     60
  24    0     0.01   1.06   0.01    0.98      76 K    298 K    0.74    0.54    0.00    0.00     3808       13        1     70
  25    1     0.13   0.24   0.56    1.10      29 M     40 M    0.28    0.35    0.02    0.03     2184     3559       17     60
  26    0     0.01   0.99   0.01    0.99      65 K    256 K    0.75    0.56    0.00    0.00     4256       17        0     70
  27    1     0.04   0.27   0.15    0.60      15 M     18 M    0.18    0.29    0.04    0.05     1400     2028       18     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.78     859 K   3030 K    0.72    0.41    0.00    0.00    26152      102       20     61
 SKT    1     0.10   0.22   0.47    1.00     470 M    600 M    0.22    0.26    0.03    0.04    33880    40524      399     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.23   0.24    1.00     471 M    603 M    0.22    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   66 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.64 %

 C1 core residency: 27.04 %; C3 core residency: 0.55 %; C6 core residency: 48.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.36 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6759 M   6675 M   |    7%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.29     219.50       9.02         173.41
 SKT   1    35.90    39.99     295.73      21.26         320.22
---------------------------------------------------------------------------------------------------------------
       *    36.45    40.28     515.23      30.28         320.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 729
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7257.85 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7911.64 --|
|-- Mem Ch  2: Reads (MB/s):   104.44 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.18 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   104.44 --||-- NODE 1 Mem Read (MB/s) :  7257.85 --|
|-- NODE 0 Mem Write(MB/s) :    52.18 --||-- NODE 1 Mem Write(MB/s) :  7911.64 --|
|-- NODE 0 P. Write (T/s):      31138 --||-- NODE 1 P. Write (T/s):      90445 --|
|-- NODE 0 Memory (MB/s):      156.62 --||-- NODE 1 Memory (MB/s):    15169.49 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7362.29                --|
            |--                System Write Throughput(MB/s):       7963.82                --|
            |--               System Memory Throughput(MB/s):      15326.11                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 86e
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     673 K       455 K   602 K   344 K    123 M   516     216  
 1     984          12      26 M   160 M   2916       0     675 K
-----------------------------------------------------------------------
 *     674 K       455 K    26 M   160 M    123 M   516     675 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.42        Core1: 90.09        
Core2: 24.16        Core3: 99.40        
Core4: 27.37        Core5: 102.03        
Core6: 25.01        Core7: 93.96        
Core8: 33.85        Core9: 43.38        
Core10: 25.28        Core11: 97.50        
Core12: 33.23        Core13: 73.60        
Core14: 27.03        Core15: 92.42        
Core16: 22.00        Core17: 95.86        
Core18: 24.52        Core19: 95.05        
Core20: 11.53        Core21: 92.86        
Core22: 25.27        Core23: 86.70        
Core24: 23.69        Core25: 101.17        
Core26: 24.53        Core27: 91.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.81
Socket1: 91.73
DDR read Latency(ns)
Socket0: 26011.34
Socket1: 180.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.36        Core1: 91.14        
Core2: 25.80        Core3: 98.31        
Core4: 24.62        Core5: 99.80        
Core6: 36.23        Core7: 93.42        
Core8: 35.00        Core9: 42.75        
Core10: 24.74        Core11: 92.56        
Core12: 30.43        Core13: 73.45        
Core14: 28.95        Core15: 93.02        
Core16: 38.03        Core17: 94.45        
Core18: 34.15        Core19: 94.59        
Core20: 36.29        Core21: 91.71        
Core22: 36.16        Core23: 87.70        
Core24: 35.96        Core25: 100.01        
Core26: 28.45        Core27: 90.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 90.95
DDR read Latency(ns)
Socket0: 28213.59
Socket1: 174.75
irq_total: 141893.77980448
cpu_total: 21.31
cpu_0: 1.46
cpu_1: 56.72
cpu_2: 0.60
cpu_3: 45.55
cpu_4: 0.66
cpu_5: 47.94
cpu_6: 0.47
cpu_7: 29.26
cpu_8: 1.06
cpu_9: 31.12
cpu_10: 0.66
cpu_11: 36.44
cpu_12: 0.47
cpu_13: 53.72
cpu_14: 0.60
cpu_15: 52.39
cpu_16: 0.40
cpu_17: 38.43
cpu_18: 0.33
cpu_19: 43.75
cpu_20: 0.66
cpu_21: 57.91
cpu_22: 0.40
cpu_23: 30.85
cpu_24: 0.80
cpu_25: 34.91
cpu_26: 0.27
cpu_27: 28.99
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 868592
Total_rx_packets: 868592
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 868569
Total_rx_packets_phy: 868569
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 105617
Total_tx_packets: 105617
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 155438
Total_tx_packets_phy: 155438
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7832760149
Total_rx_bytes_phy: 7832760149
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10581753
Total_tx_bytes_phy: 10581753
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6970761
Total_tx_bytes: 6970761
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7797537298
Total_rx_bytes: 7797537298


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.82        Core1: 90.41        
Core2: 30.44        Core3: 98.40        
Core4: 26.80        Core5: 98.96        
Core6: 24.20        Core7: 93.56        
Core8: 26.29        Core9: 42.29        
Core10: 32.52        Core11: 92.05        
Core12: 21.17        Core13: 73.29        
Core14: 35.95        Core15: 93.39        
Core16: 30.96        Core17: 93.72        
Core18: 27.58        Core19: 94.87        
Core20: 24.30        Core21: 92.14        
Core22: 22.63        Core23: 88.50        
Core24: 13.99        Core25: 100.65        
Core26: 29.22        Core27: 90.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.26
Socket1: 90.81
DDR read Latency(ns)
Socket0: 25152.62
Socket1: 174.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.55        Core1: 89.70        
Core2: 22.99        Core3: 96.84        
Core4: 34.66        Core5: 98.43        
Core6: 40.37        Core7: 90.62        
Core8: 38.33        Core9: 42.96        
Core10: 26.30        Core11: 92.44        
Core12: 33.04        Core13: 73.53        
Core14: 26.25        Core15: 92.48        
Core16: 25.99        Core17: 93.07        
Core18: 27.28        Core19: 94.37        
Core20: 12.37        Core21: 91.49        
Core22: 23.31        Core23: 87.23        
Core24: 20.33        Core25: 99.40        
Core26: 20.00        Core27: 88.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 90.11
DDR read Latency(ns)
Socket0: 25378.56
Socket1: 172.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.80        Core1: 85.98        
Core2: 26.21        Core3: 94.45        
Core4: 27.43        Core5: 94.93        
Core6: 23.94        Core7: 90.93        
Core8: 38.23        Core9: 42.96        
Core10: 23.97        Core11: 89.15        
Core12: 21.87        Core13: 74.36        
Core14: 28.34        Core15: 92.35        
Core16: 20.84        Core17: 94.19        
Core18: 12.37        Core19: 93.17        
Core20: 40.85        Core21: 90.50        
Core22: 24.16        Core23: 88.53        
Core24: 20.65        Core25: 99.92        
Core26: 16.68        Core27: 86.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.99
Socket1: 88.91
DDR read Latency(ns)
Socket0: 26099.48
Socket1: 182.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.16        Core1: 80.79        
Core2: 28.61        Core3: 93.95        
Core4: 22.82        Core5: 93.09        
Core6: 19.65        Core7: 86.72        
Core8: 22.06        Core9: 44.19        
Core10: 22.18        Core11: 89.97        
Core12: 21.71        Core13: 73.95        
Core14: 23.59        Core15: 91.12        
Core16: 22.46        Core17: 93.92        
Core18: 26.37        Core19: 91.54        
Core20: 12.07        Core21: 89.36        
Core22: 16.30        Core23: 89.06        
Core24: 25.93        Core25: 100.94        
Core26: 26.83        Core27: 83.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.58
Socket1: 87.41
DDR read Latency(ns)
Socket0: 27509.15
Socket1: 196.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2778
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411160130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411168050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205587888; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205587888; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205669530; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205669530; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004765172; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4305960; Consumed Joules: 262.81; Watts: 43.77; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707562; Consumed DRAM Joules: 10.83; DRAM Watts: 1.80
S1P0; QPIClocks: 14411288210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411295450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205739721; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205739721; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205654510; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205654510; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004833343; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5534684; Consumed Joules: 337.81; Watts: 56.26; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1661254; Consumed DRAM Joules: 25.42; DRAM Watts: 4.23
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c0f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.86   0.02    0.90     294 K   1081 K    0.73    0.39    0.00    0.01     6832       24        1     70
   1    1     0.12   0.14   0.80    1.20      71 M     87 M    0.18    0.20    0.06    0.07     6888     6615       14     59
   2    0     0.01   1.00   0.01    0.92      95 K    333 K    0.71    0.53    0.00    0.00     2520       14        5     69
   3    1     0.07   0.11   0.60    1.17      48 M     59 M    0.19    0.22    0.07    0.09     4312     3778        6     60
   4    0     0.01   1.61   0.00    0.65      43 K    147 K    0.70    0.41    0.00    0.00     1008        4        0     70
   5    1     0.07   0.18   0.39    0.86      37 M     46 M    0.18    0.26    0.05    0.06     3248     3264        7     60
   6    0     0.00   0.61   0.00    0.60      32 K    104 K    0.69    0.36    0.00    0.01     1344        4        0     69
   7    1     0.09   0.48   0.18    0.61      15 M     20 M    0.23    0.28    0.02    0.02      504      149       37     61
   8    0     0.00   1.24   0.00    0.64      28 K    107 K    0.73    0.40    0.00    0.00      952        3        1     68
   9    1     0.16   0.77   0.21    0.64    3895 K   8475 K    0.54    0.34    0.00    0.01       56        8       17     60
  10    0     0.00   1.44   0.00    0.66      38 K    116 K    0.67    0.33    0.00    0.00     1456        5        1     67
  11    1     0.08   0.28   0.27    0.72      26 M     32 M    0.18    0.32    0.04    0.04     1848     2642       12     60
  12    0     0.00   1.42   0.00    0.60      36 K    108 K    0.67    0.31    0.00    0.00      560        2        1     69
  13    1     0.14   0.22   0.62    1.18      49 M     62 M    0.21    0.18    0.04    0.05     4816     4268       15     59
  14    0     0.00   0.64   0.00    0.60      26 K     94 K    0.72    0.35    0.00    0.01      672        2        0     70
  15    1     0.06   0.13   0.43    0.91      52 M     62 M    0.16    0.15    0.09    0.11     2576     2266        8     60
  16    0     0.00   1.12   0.00    0.60      29 K     86 K    0.66    0.26    0.00    0.00      448        1        0     69
  17    1     0.10   0.34   0.30    0.75      27 M     32 M    0.15    0.39    0.03    0.03     1904     2630       11     60
  18    0     0.00   1.15   0.00    0.60      38 K    120 K    0.68    0.24    0.00    0.00     2184        3        0     69
  19    1     0.11   0.34   0.33    0.79      28 M     35 M    0.20    0.22    0.03    0.03      952     1017       11     61
  20    0     0.00   0.44   0.00    0.61      29 K    104 K    0.72    0.25    0.00    0.01     4312        3        1     70
  21    1     0.10   0.15   0.64    1.20      47 M     60 M    0.21    0.22    0.05    0.06     4592     5651       12     61
  22    0     0.01   1.62   0.00    0.75      44 K    135 K    0.67    0.37    0.00    0.00     2016        3        1     70
  23    1     0.09   0.47   0.19    0.61      15 M     20 M    0.26    0.25    0.02    0.02      448      650      102     62
  24    0     0.01   0.98   0.01    0.99      58 K    274 K    0.79    0.55    0.00    0.00     3136       11        1     70
  25    1     0.05   0.22   0.21    0.64      29 M     34 M    0.16    0.18    0.06    0.07      112       11        9     61
  26    0     0.00   0.53   0.00    0.60      26 K    107 K    0.76    0.26    0.00    0.01      616        1        1     70
  27    1     0.08   0.43   0.19    0.62      14 M     19 M    0.26    0.36    0.02    0.02     1288     1391       12     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.03   0.01    0.78     822 K   2926 K    0.72    0.41    0.00    0.00    28056       80       13     61
 SKT    1     0.09   0.24   0.38    0.90     467 M    581 M    0.20    0.24    0.04    0.04    33544    34340      273     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.25   0.19    0.90     468 M    584 M    0.20    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   54 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.55 %

 C1 core residency: 31.14 %; C3 core residency: 0.20 %; C6 core residency: 47.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   30%    30%   
 SKT    1     7003 M   6936 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.51     0.26     220.26       9.00         182.31
 SKT   1    37.21    39.76     282.37      21.17         331.33
---------------------------------------------------------------------------------------------------------------
       *    37.72    40.01     502.63      30.17         331.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: de3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7062.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7984.01 --|
|-- Mem Ch  2: Reads (MB/s):   106.66 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.58 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   106.66 --||-- NODE 1 Mem Read (MB/s) :  7062.90 --|
|-- NODE 0 Mem Write(MB/s) :    50.58 --||-- NODE 1 Mem Write(MB/s) :  7984.01 --|
|-- NODE 0 P. Write (T/s):      31156 --||-- NODE 1 P. Write (T/s):      91595 --|
|-- NODE 0 Memory (MB/s):      157.24 --||-- NODE 1 Memory (MB/s):    15046.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7169.56                --|
            |--                System Write Throughput(MB/s):       8034.59                --|
            |--               System Memory Throughput(MB/s):      15204.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f22
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     657 K       552 K  1392 K  1575 K    125 M     0     144  
 1       0          12      31 M   164 M   3252       0     835 K
-----------------------------------------------------------------------
 *     657 K       552 K    32 M   166 M    125 M     0     835 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.76        Core1: 87.72        
Core2: 12.05        Core3: 80.62        
Core4: 24.38        Core5: 90.99        
Core6: 23.27        Core7: 85.83        
Core8: 26.13        Core9: 35.52        
Core10: 24.57        Core11: 87.73        
Core12: 28.81        Core13: 75.15        
Core14: 25.85        Core15: 98.20        
Core16: 16.84        Core17: 92.84        
Core18: 21.31        Core19: 92.06        
Core20: 32.79        Core21: 91.19        
Core22: 25.76        Core23: 89.40        
Core24: 22.14        Core25: 92.34        
Core26: 30.22        Core27: 91.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.79
Socket1: 86.84
DDR read Latency(ns)
Socket0: 27943.72
Socket1: 161.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.62        Core1: 89.37        
Core2: 24.47        Core3: 82.08        
Core4: 25.40        Core5: 90.13        
Core6: 34.76        Core7: 85.15        
Core8: 22.75        Core9: 34.52        
Core10: 29.24        Core11: 80.07        
Core12: 21.91        Core13: 75.40        
Core14: 24.49        Core15: 89.21        
Core16: 36.55        Core17: 93.52        
Core18: 24.52        Core19: 91.56        
Core20: 31.31        Core21: 89.41        
Core22: 24.97        Core23: 87.48        
Core24: 27.33        Core25: 91.29        
Core26: 12.09        Core27: 86.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.31
Socket1: 85.32
DDR read Latency(ns)
Socket0: 27576.11
Socket1: 170.03
irq_total: 178266.586692231
cpu_total: 22.72
cpu_0: 1.40
cpu_1: 56.65
cpu_2: 1.13
cpu_3: 86.84
cpu_4: 0.53
cpu_5: 54.92
cpu_6: 0.40
cpu_7: 35.17
cpu_8: 0.53
cpu_9: 18.15
cpu_10: 0.27
cpu_11: 33.51
cpu_12: 0.27
cpu_13: 54.45
cpu_14: 0.33
cpu_15: 39.10
cpu_16: 0.40
cpu_17: 40.29
cpu_18: 0.53
cpu_19: 28.86
cpu_20: 0.27
cpu_21: 73.80
cpu_22: 0.20
cpu_23: 32.98
cpu_24: 0.66
cpu_25: 40.76
cpu_26: 1.73
cpu_27: 32.05
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 122897
Total_tx_packets: 122897
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8111247
Total_tx_bytes: 8111247
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 879841
Total_rx_packets_phy: 879841
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7934409627
Total_rx_bytes_phy: 7934409627
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 174988
Total_tx_packets_phy: 174988
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 879830
Total_rx_packets: 879830
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7892783182
Total_rx_bytes: 7892783182
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11936660
Total_tx_bytes_phy: 11936660


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.46        Core1: 94.65        
Core2: 39.31        Core3: 80.50        
Core4: 35.88        Core5: 93.94        
Core6: 23.31        Core7: 92.33        
Core8: 36.47        Core9: 33.89        
Core10: 27.44        Core11: 83.35        
Core12: 26.06        Core13: 76.83        
Core14: 27.04        Core15: 101.57        
Core16: 22.28        Core17: 98.96        
Core18: 37.18        Core19: 98.57        
Core20: 37.40        Core21: 92.54        
Core22: 37.17        Core23: 95.68        
Core24: 34.99        Core25: 95.57        
Core26: 37.98        Core27: 89.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.16
Socket1: 89.28
DDR read Latency(ns)
Socket0: 27308.05
Socket1: 154.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.37        Core1: 99.45        
Core2: 11.83        Core3: 84.59        
Core4: 25.27        Core5: 98.55        
Core6: 24.89        Core7: 91.95        
Core8: 23.00        Core9: 33.44        
Core10: 17.75        Core11: 94.42        
Core12: 29.12        Core13: 79.75        
Core14: 29.03        Core15: 104.70        
Core16: 34.47        Core17: 104.28        
Core18: 25.02        Core19: 101.07        
Core20: 30.05        Core21: 92.40        
Core22: 26.63        Core23: 98.24        
Core24: 22.90        Core25: 99.75        
Core26: 20.72        Core27: 95.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 93.18
DDR read Latency(ns)
Socket0: 27632.31
Socket1: 150.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.14        Core1: 95.57        
Core2: 12.93        Core3: 76.89        
Core4: 23.53        Core5: 92.94        
Core6: 25.88        Core7: 87.94        
Core8: 28.58        Core9: 33.51        
Core10: 26.98        Core11: 85.68        
Core12: 23.55        Core13: 76.27        
Core14: 23.98        Core15: 99.81        
Core16: 33.13        Core17: 98.91        
Core18: 24.10        Core19: 97.30        
Core20: 17.97        Core21: 89.81        
Core22: 27.58        Core23: 93.29        
Core24: 22.54        Core25: 94.85        
Core26: 24.16        Core27: 92.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.79
Socket1: 87.95
DDR read Latency(ns)
Socket0: 26837.88
Socket1: 153.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.58        Core1: 89.68        
Core2: 27.06        Core3: 72.63        
Core4: 27.52        Core5: 87.08        
Core6: 27.72        Core7: 82.60        
Core8: 26.22        Core9: 32.31        
Core10: 11.72        Core11: 77.43        
Core12: 22.08        Core13: 72.72        
Core14: 23.07        Core15: 92.28        
Core16: 23.00        Core17: 91.96        
Core18: 27.48        Core19: 93.24        
Core20: 24.07        Core21: 85.17        
Core22: 21.24        Core23: 87.88        
Core24: 29.21        Core25: 90.62        
Core26: 26.02        Core27: 84.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 82.16
DDR read Latency(ns)
Socket0: 27151.43
Socket1: 156.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4528
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411419614; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411424818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205714751; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205714751; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205810729; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205810729; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004875337; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4316313; Consumed Joules: 263.45; Watts: 43.88; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705739; Consumed DRAM Joules: 10.80; DRAM Watts: 1.80
S1P0; QPIClocks: 14411547586; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411552322; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205873538; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205873538; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205783680; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205783680; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004935278; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5727842; Consumed Joules: 349.60; Watts: 58.23; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1680693; Consumed DRAM Joules: 25.71; DRAM Watts: 4.28
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12ea
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.96   0.01    0.64     223 K    791 K    0.72    0.13    0.00    0.01     3136        7        1     70
   1    1     0.11   0.14   0.77    1.20      44 M     58 M    0.23    0.32    0.04    0.05     3920     6144       15     59
   2    0     0.02   1.89   0.01    0.69     150 K    411 K    0.63    0.35    0.00    0.00     2352       11        9     69
   3    1     0.18   0.15   1.15    1.20      87 M    112 M    0.22    0.22    0.05    0.06     5600     7048       26     59
   4    0     0.01   1.38   0.00    0.62      59 K    186 K    0.68    0.30    0.00    0.00     1456        7        2     70
   5    1     0.09   0.15   0.58    1.13      37 M     46 M    0.21    0.30    0.04    0.05     2968     3308        7     59
   6    0     0.00   0.57   0.00    0.60      21 K     95 K    0.77    0.23    0.00    0.01      672        4        1     69
   7    1     0.12   0.23   0.52    1.02      28 M     38 M    0.26    0.36    0.02    0.03     2800     3761       72     59
   8    0     0.00   0.48   0.00    0.60      29 K    136 K    0.78    0.26    0.00    0.01      784        2        0     68
   9    1     0.11   0.65   0.18    0.61    2031 K   6471 K    0.69    0.46    0.00    0.01       56       21       27     60
  10    0     0.00   0.65   0.00    0.60      47 K    200 K    0.76    0.32    0.00    0.01     1568        6        5     68
  11    1     0.10   0.25   0.41    0.89      33 M     41 M    0.21    0.25    0.03    0.04      280      144       23     59
  12    0     0.01   1.07   0.01    0.96      75 K    316 K    0.76    0.54    0.00    0.00     2240       13        1     69
  13    1     0.09   0.14   0.68    1.20      53 M     65 M    0.19    0.20    0.06    0.07     4256     5170       21     58
  14    0     0.03   1.04   0.03    1.16     142 K    626 K    0.77    0.61    0.00    0.00     7224       41        1     69
  15    1     0.09   0.22   0.38    0.85      28 M     35 M    0.19    0.32    0.03    0.04     2632     3895       15     59
  16    0     0.00   0.66   0.00    0.60      20 K    109 K    0.81    0.34    0.00    0.01     2464        4        0     69
  17    1     0.09   0.35   0.26    0.70      21 M     24 M    0.16    0.40    0.02    0.03     1904     2477       15     60
  18    0     0.00   0.51   0.00    0.60      17 K    103 K    0.83    0.28    0.00    0.01     1736        2        0     70
  19    1     0.09   0.34   0.26    0.70      20 M     26 M    0.21    0.33    0.02    0.03     2184     2305        7     61
  20    0     0.00   0.61   0.00    0.60      28 K    133 K    0.78    0.32    0.00    0.01     1008        2        1     69
  21    1     0.21   0.29   0.71    1.20      30 M     42 M    0.28    0.32    0.01    0.02     2856     3802       13     60
  22    0     0.00   1.32   0.00    0.62      34 K    141 K    0.75    0.27    0.00    0.00      728        2        0     70
  23    1     0.10   0.22   0.44    0.92      30 M     39 M    0.24    0.31    0.03    0.04     1736     2362      128     61
  24    0     0.00   0.65   0.00    0.60      24 K    114 K    0.79    0.29    0.00    0.01      784        3        0     70
  25    1     0.10   0.31   0.31    0.76      20 M     28 M    0.26    0.36    0.02    0.03     1568     2268       11     60
  26    0     0.00   0.63   0.00    0.60      29 K    107 K    0.72    0.31    0.00    0.01      560        2        1     69
  27    1     0.09   0.22   0.43    0.90      29 M     38 M    0.24    0.31    0.03    0.04     2296     3364       14     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.77     907 K   3475 K    0.74    0.39    0.00    0.00    26712      106       22     62
 SKT    1     0.11   0.22   0.51    1.00     468 M    605 M    0.23    0.29    0.03    0.04    35056    46069      394     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.23   0.26    1.00     469 M    609 M    0.23    0.29    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.66 %

 C1 core residency: 26.41 %; C3 core residency: 0.12 %; C6 core residency: 47.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.79 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.48 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6732 M   6621 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.27     220.33       9.05         173.70
 SKT   1    35.68    40.08     300.97      21.52         326.52
---------------------------------------------------------------------------------------------------------------
       *    36.25    40.35     521.30      30.56         326.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14dc
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7612.84 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7948.95 --|
|-- Mem Ch  2: Reads (MB/s):    95.86 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.05 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    95.86 --||-- NODE 1 Mem Read (MB/s) :  7612.84 --|
|-- NODE 0 Mem Write(MB/s) :    47.05 --||-- NODE 1 Mem Write(MB/s) :  7948.95 --|
|-- NODE 0 P. Write (T/s):      31159 --||-- NODE 1 P. Write (T/s):     103570 --|
|-- NODE 0 Memory (MB/s):      142.91 --||-- NODE 1 Memory (MB/s):    15561.79 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7708.70                --|
            |--                System Write Throughput(MB/s):       7996.00                --|
            |--               System Memory Throughput(MB/s):      15704.70                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 161a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     660 K       457 K  3100 K  7977 K    124 M     0     156  
 1       0          12      25 M   160 M    252       0     671 K
-----------------------------------------------------------------------
 *     660 K       457 K    28 M   168 M    124 M     0     671 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.31        Core1: 81.03        
Core2: 23.62        Core3: 83.69        
Core4: 22.73        Core5: 80.75        
Core6: 30.34        Core7: 83.81        
Core8: 23.29        Core9: 32.68        
Core10: 26.66        Core11: 82.48        
Core12: 26.18        Core13: 85.07        
Core14: 36.20        Core15: 96.45        
Core16: 27.69        Core17: 78.93        
Core18: 27.02        Core19: 88.04        
Core20: 29.99        Core21: 89.50        
Core22: 26.77        Core23: 79.67        
Core24: 26.11        Core25: 70.42        
Core26: 25.31        Core27: 96.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.95
Socket1: 84.33
DDR read Latency(ns)
Socket0: 26987.91
Socket1: 208.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.61        Core1: 81.83        
Core2: 12.13        Core3: 85.27        
Core4: 22.26        Core5: 81.16        
Core6: 24.88        Core7: 89.87        
Core8: 40.80        Core9: 41.93        
Core10: 25.07        Core11: 78.11        
Core12: 30.18        Core13: 84.63        
Core14: 34.43        Core15: 99.49        
Core16: 22.63        Core17: 82.70        
Core18: 26.18        Core19: 90.30        
Core20: 30.95        Core21: 90.89        
Core22: 27.13        Core23: 85.73        
Core24: 26.31        Core25: 73.84        
Core26: 20.28        Core27: 99.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.03
Socket1: 86.43
DDR read Latency(ns)
Socket0: 28672.74
Socket1: 216.81
irq_total: 126029.334663995
cpu_total: 19.21
cpu_0: 1.20
cpu_1: 52.79
cpu_2: 1.40
cpu_3: 51.06
cpu_4: 0.86
cpu_5: 41.49
cpu_6: 0.27
cpu_7: 35.31
cpu_8: 0.20
cpu_9: 9.71
cpu_10: 0.27
cpu_11: 28.86
cpu_12: 0.20
cpu_13: 41.82
cpu_14: 0.60
cpu_15: 32.58
cpu_16: 0.20
cpu_17: 42.29
cpu_18: 0.33
cpu_19: 43.42
cpu_20: 0.33
cpu_21: 37.37
cpu_22: 0.27
cpu_23: 32.38
cpu_24: 0.40
cpu_25: 34.64
cpu_26: 0.53
cpu_27: 46.94
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9522542
Total_tx_bytes_phy: 9522542
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 5943171
Total_tx_bytes: 5943171
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 140347
Total_tx_packets_phy: 140347
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7844457124
Total_rx_bytes_phy: 7844457124
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 90048
Total_tx_packets: 90048
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7808813647
Total_rx_bytes: 7808813647
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 869842
Total_rx_packets: 869842
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 869866
Total_rx_packets_phy: 869866


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 81.88        
Core2: 26.59        Core3: 84.17        
Core4: 30.32        Core5: 81.35        
Core6: 26.87        Core7: 81.88        
Core8: 35.08        Core9: 42.77        
Core10: 37.80        Core11: 82.50        
Core12: 32.32        Core13: 81.63        
Core14: 36.25        Core15: 95.31        
Core16: 27.59        Core17: 78.60        
Core18: 22.28        Core19: 87.28        
Core20: 28.79        Core21: 88.44        
Core22: 35.27        Core23: 78.22        
Core24: 41.40        Core25: 71.76        
Core26: 38.55        Core27: 95.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.62
Socket1: 84.03
DDR read Latency(ns)
Socket0: 28148.75
Socket1: 204.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.06        Core1: 80.91        
Core2: 26.93        Core3: 83.45        
Core4: 12.18        Core5: 80.72        
Core6: 21.67        Core7: 82.57        
Core8: 23.15        Core9: 40.79        
Core10: 35.71        Core11: 84.09        
Core12: 22.72        Core13: 81.85        
Core14: 35.11        Core15: 94.60        
Core16: 34.39        Core17: 77.60        
Core18: 21.61        Core19: 87.32        
Core20: 27.65        Core21: 90.15        
Core22: 35.14        Core23: 76.76        
Core24: 32.81        Core25: 70.57        
Core26: 38.11        Core27: 95.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.13
Socket1: 83.74
DDR read Latency(ns)
Socket0: 29220.34
Socket1: 204.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.61        Core1: 79.56        
Core2: 22.84        Core3: 84.05        
Core4: 23.06        Core5: 79.54        
Core6: 21.52        Core7: 81.99        
Core8: 38.61        Core9: 42.00        
Core10: 22.39        Core11: 81.44        
Core12: 32.05        Core13: 83.64        
Core14: 23.05        Core15: 93.51        
Core16: 29.90        Core17: 76.12        
Core18: 27.05        Core19: 85.76        
Core20: 32.98        Core21: 88.75        
Core22: 26.78        Core23: 76.94        
Core24: 23.51        Core25: 69.59        
Core26: 27.41        Core27: 94.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.42
Socket1: 83.06
DDR read Latency(ns)
Socket0: 26978.54
Socket1: 202.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.69        Core1: 80.00        
Core2: 23.76        Core3: 80.66        
Core4: 28.53        Core5: 80.85        
Core6: 27.13        Core7: 80.98        
Core8: 26.75        Core9: 42.21        
Core10: 22.67        Core11: 80.16        
Core12: 27.16        Core13: 81.97        
Core14: 28.67        Core15: 92.18        
Core16: 35.87        Core17: 76.38        
Core18: 25.63        Core19: 85.32        
Core20: 19.54        Core21: 87.57        
Core22: 27.14        Core23: 76.82        
Core24: 26.71        Core25: 68.92        
Core26: 30.16        Core27: 92.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 82.18
DDR read Latency(ns)
Socket0: 27163.01
Socket1: 198.92
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6276
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411139070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411144906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205575090; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205575090; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205660050; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205660050; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004733736; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4309552; Consumed Joules: 263.03; Watts: 43.81; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 704149; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14411211710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411218102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205704050; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205704050; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205619432; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205619432; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004765232; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5465013; Consumed Joules: 333.56; Watts: 55.56; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1653940; Consumed DRAM Joules: 25.31; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19ba
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.86   0.02    0.75     289 K   1020 K    0.72    0.28    0.00    0.01     8680       10        1     70
   1    1     0.09   0.14   0.65    1.19      56 M     70 M    0.20    0.22    0.06    0.08     5376     4259        9     60
   2    0     0.00   0.59   0.00    0.60      40 K    128 K    0.69    0.26    0.00    0.01     1848        6        2     69
   3    1     0.10   0.17   0.60    1.13      58 M     69 M    0.16    0.19    0.06    0.07     5040     4511       15     60
   4    0     0.00   0.97   0.00    0.61      41 K    147 K    0.72    0.28    0.00    0.00     2184        4       12     69
   5    1     0.10   0.23   0.42    0.90      37 M     47 M    0.20    0.31    0.04    0.05     2968     3071       22     61
   6    0     0.02   1.05   0.02    1.03      68 K    427 K    0.84    0.60    0.00    0.00     5712       17        1     69
   7    1     0.11   0.36   0.31    0.77      24 M     29 M    0.17    0.41    0.02    0.03     2464     2095       60     61
   8    0     0.01   0.98   0.01    0.96      60 K    289 K    0.79    0.55    0.00    0.00     1736        8        4     69
   9    1     0.06   0.73   0.09    0.63    1610 K   3467 K    0.54    0.17    0.00    0.01      448       39       25     61
  10    0     0.00   0.61   0.00    0.60      34 K    117 K    0.71    0.34    0.00    0.01      560        2        0     68
  11    1     0.10   0.52   0.20    0.63      18 M     22 M    0.19    0.32    0.02    0.02     1064     1337       13     60
  12    0     0.01   1.64   0.01    0.73      47 K    170 K    0.72    0.41    0.00    0.00     1064        3        2     69
  13    1     0.09   0.21   0.41    0.91      45 M     55 M    0.17    0.18    0.05    0.06     4200     3324       19     60
  14    0     0.01   1.52   0.01    0.65      54 K    179 K    0.70    0.42    0.00    0.00      952        6        2     69
  15    1     0.09   0.37   0.24    0.67      26 M     33 M    0.20    0.18    0.03    0.04      224       23       13     60
  16    0     0.00   0.58   0.00    0.60      28 K    104 K    0.73    0.34    0.00    0.01      840        1        1     70
  17    1     0.16   0.41   0.40    0.88      26 M     35 M    0.27    0.30    0.02    0.02     2016     1979        8     60
  18    0     0.00   0.49   0.00    0.60      23 K     99 K    0.77    0.29    0.00    0.01      952        2        0     70
  19    1     0.07   0.18   0.40    0.88      47 M     58 M    0.18    0.17    0.06    0.08     2520     1886        8     61
  20    0     0.00   0.38   0.00    0.60      13 K     66 K    0.80    0.19    0.00    0.01      336        1        0     70
  21    1     0.04   0.12   0.30    0.76      46 M     54 M    0.14    0.15    0.13    0.15     4088     3363        5     62
  22    0     0.00   0.73   0.00    0.60      20 K     86 K    0.77    0.24    0.00    0.01     1064        1        1     70
  23    1     0.12   0.41   0.29    0.74      18 M     26 M    0.30    0.35    0.02    0.02      224       14      132     62
  24    0     0.00   0.38   0.00    0.60      13 K     62 K    0.78    0.20    0.00    0.01      784        0        0     71
  25    1     0.14   0.48   0.30    0.75      17 M     25 M    0.31    0.36    0.01    0.02     1008     1275       10     61
  26    0     0.00   0.48   0.00    0.60      30 K    109 K    0.72    0.27    0.00    0.01      840        1        2     70
  27    1     0.07   0.15   0.48    0.97      45 M     55 M    0.18    0.24    0.06    0.08     2912     2842        7     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.97   0.01    0.77     765 K   3009 K    0.75    0.40    0.00    0.00    27552       62       26     61
 SKT    1     0.10   0.26   0.36    0.88     471 M    586 M    0.20    0.25    0.03    0.04    34552    30018      346     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.28   0.18    0.88     472 M    589 M    0.20    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   51 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.09 %

 C1 core residency: 29.54 %; C3 core residency: 1.00 %; C6 core residency: 48.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.28 => corresponds to 6.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.27 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     28 G   |   30%    30%   
 SKT    1     7119 M   7046 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.50     0.25     219.36       8.98         182.81
 SKT   1    37.71    39.76     278.54      21.19         327.94
---------------------------------------------------------------------------------------------------------------
       *    38.21    40.01     497.90      30.17         327.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b8f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7090.37 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7925.23 --|
|-- Mem Ch  2: Reads (MB/s):   113.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    57.98 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   113.24 --||-- NODE 1 Mem Read (MB/s) :  7090.37 --|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
|-- NODE 0 Mem Write(MB/s) :    57.98 --||-- NODE 1 Mem Write(MB/s) :  7925.23 --|
|-- NODE 0 P. Write (T/s):      31164 --||-- NODE 1 P. Write (T/s):      85344 --|
|-- NODE 0 Memory (MB/s):      171.22 --||-- NODE 1 Memory (MB/s):    15015.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7203.61                --|
            |--                System Write Throughput(MB/s):       7983.21                --|
            |--               System Memory Throughput(MB/s):      15186.82                --|
            |---------------------------------------||---------------------------------------|
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ccb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     713 K       414 K    11 M   456 K    123 M     0     216  
 1       0         276      28 M   160 M    252       0     700 K
-----------------------------------------------------------------------
 *     713 K       414 K    39 M   161 M    123 M     0     701 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.14        Core1: 87.17        
Core2: 24.75        Core3: 95.06        
Core4: 38.23        Core5: 96.26        
Core6: 26.00        Core7: 96.02        
Core8: 22.01        Core9: 40.41        
Core10: 23.54        Core11: 84.59        
Core12: 24.65        Core13: 92.11        
Core14: 28.55        Core15: 93.79        
Core16: 23.71        Core17: 96.13        
Core18: 13.37        Core19: 91.96        
Core20: 27.12        Core21: 84.05        
Core22: 23.51        Core23: 98.83        
Core24: 26.03        Core25: 93.26        
Core26: 27.52        Core27: 92.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.27
Socket1: 90.97
DDR read Latency(ns)
Socket0: 24696.04
Socket1: 180.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.65        Core1: 87.64        
Core2: 28.65        Core3: 96.34        
Core4: 23.10        Core5: 96.45        
Core6: 26.60        Core7: 96.79        
Core8: 23.63        Core9: 40.80        
Core10: 27.22        Core11: 86.11        
Core12: 29.79        Core13: 93.73        
Core14: 28.02        Core15: 100.65        
Core16: 20.08        Core17: 96.21        
Core18: 24.78        Core19: 91.57        
Core20: 31.35        Core21: 86.15        
Core22: 12.34        Core23: 101.40        
Core24: 24.30        Core25: 95.48        
Core26: 26.53        Core27: 95.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 92.44
DDR read Latency(ns)
Socket0: 24786.34
Socket1: 174.54
irq_total: 165619.156367088
cpu_total: 23.12
cpu_0: 1.00
cpu_1: 74.53
cpu_2: 0.27
cpu_3: 53.19
cpu_4: 0.66
cpu_5: 81.18
cpu_6: 0.66
cpu_7: 45.88
cpu_8: 0.47
cpu_9: 31.65
cpu_10: 0.93
cpu_11: 48.40
cpu_12: 0.33
cpu_13: 32.91
cpu_14: 0.66
cpu_15: 31.32
cpu_16: 1.13
cpu_17: 41.36
cpu_18: 1.46
cpu_19: 40.69
cpu_20: 0.27
cpu_21: 42.55
cpu_22: 0.53
cpu_23: 31.18
cpu_24: 0.33
cpu_25: 40.23
cpu_26: 0.53
cpu_27: 43.28
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 868901
Total_rx_packets_phy: 868901
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7667225
Total_tx_bytes: 7667225
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7835752968
Total_rx_bytes_phy: 7835752968
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 868877
Total_rx_packets: 868877
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7800494001
Total_rx_bytes: 7800494001
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 166787
Total_tx_packets_phy: 166787
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 11371444
Total_tx_bytes_phy: 11371444
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 116170
Total_tx_packets: 116170


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.87        Core1: 87.62        
Core2: 25.52        Core3: 96.75        
Core4: 29.82        Core5: 95.84        
Core6: 27.83        Core7: 97.26        
Core8: 28.67        Core9: 40.06        
Core10: 23.73        Core11: 87.42        
Core12: 25.31        Core13: 95.23        
Core14: 24.06        Core15: 100.01        
Core16: 21.26        Core17: 96.35        
Core18: 13.11        Core19: 93.04        
Core20: 26.85        Core21: 96.30        
Core22: 20.67        Core23: 101.72        
Core24: 22.41        Core25: 101.71        
Core26: 26.84        Core27: 99.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.44
Socket1: 94.05
DDR read Latency(ns)
Socket0: 23185.21
Socket1: 166.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.06        Core1: 87.95        
Core2: 39.36        Core3: 99.08        
Core4: 36.99        Core5: 96.24        
Core6: 37.88        Core7: 100.09        
Core8: 23.62        Core9: 41.10        
Core10: 31.50        Core11: 87.66        
Core12: 36.77        Core13: 98.94        
Core14: 37.29        Core15: 99.02        
Core16: 32.79        Core17: 96.35        
Core18: 29.03        Core19: 94.23        
Core20: 29.35        Core21: 95.62        
Core22: 26.43        Core23: 102.99        
Core24: 22.10        Core25: 101.52        
Core26: 38.63        Core27: 98.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.05
Socket1: 94.85
DDR read Latency(ns)
Socket0: 26740.31
Socket1: 167.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.95        Core1: 87.99        
Core2: 27.43        Core3: 99.51        
Core4: 27.87        Core5: 95.60        
Core6: 23.91        Core7: 99.38        
Core8: 18.83        Core9: 41.60        
Core10: 24.31        Core11: 88.10        
Core12: 32.27        Core13: 102.85        
Core14: 24.77        Core15: 102.45        
Core16: 22.12        Core17: 94.12        
Core18: 25.12        Core19: 96.04        
Core20: 27.31        Core21: 92.21        
Core22: 22.53        Core23: 102.56        
Core24: 12.62        Core25: 102.76        
Core26: 24.77        Core27: 96.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.46
Socket1: 95.14
DDR read Latency(ns)
Socket0: 26124.75
Socket1: 165.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.13        Core1: 87.45        
Core2: 26.94        Core3: 98.87        
Core4: 27.90        Core5: 95.61        
Core6: 24.83        Core7: 98.93        
Core8: 22.70        Core9: 41.60        
Core10: 22.53        Core11: 87.74        
Core12: 28.98        Core13: 103.78        
Core14: 29.14        Core15: 100.12        
Core16: 31.51        Core17: 94.84        
Core18: 29.78        Core19: 95.38        
Core20: 26.34        Core21: 89.07        
Core22: 27.03        Core23: 101.75        
Core24: 13.19        Core25: 101.51        
Core26: 23.89        Core27: 94.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 94.55
DDR read Latency(ns)
Socket0: 23812.56
Socket1: 163.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7988
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414416362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414421434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207213392; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207213392; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207289902; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207289902; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006093392; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4310913; Consumed Joules: 263.12; Watts: 43.81; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 710087; Consumed DRAM Joules: 10.86; DRAM Watts: 1.81
S1P0; QPIClocks: 14414442078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414447262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207318635; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207318635; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207230400; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207230400; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006141537; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5764511; Consumed Joules: 351.84; Watts: 58.58; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1675842; Consumed DRAM Joules: 25.64; DRAM Watts: 4.27
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 206a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     176 K    703 K    0.75    0.10    0.01    0.02     3864        3        0     70
   1    1     0.12   0.12   1.02    1.20      77 M     97 M    0.20    0.20    0.06    0.08     4536     4561       18     59
   2    0     0.01   0.96   0.01    1.00      68 K    282 K    0.76    0.55    0.00    0.00     4424       15        0     69
   3    1     0.07   0.13   0.56    1.11      38 M     47 M    0.20    0.25    0.05    0.07     1736     2783       14     59
   4    0     0.02   1.00   0.02    1.11     113 K    465 K    0.76    0.59    0.00    0.00     3808       34        0     69
   5    1     0.08   0.07   1.01    1.20      80 M     97 M    0.18    0.19    0.11    0.13     9408    12510       20     59
   6    0     0.00   1.11   0.00    0.60      27 K    103 K    0.73    0.28    0.00    0.00      504        2        1     69
   7    1     0.10   0.22   0.43    0.92      31 M     39 M    0.20    0.22    0.03    0.04      504      962       51     60
   8    0     0.00   0.52   0.00    0.60      50 K    187 K    0.73    0.23    0.00    0.01      448        4        1     68
   9    1     0.19   0.71   0.26    0.71    4282 K     10 M    0.58    0.34    0.00    0.01      336        8       33     60
  10    0     0.00   0.57   0.00    0.60      35 K    113 K    0.69    0.35    0.00    0.01     1008        3        1     68
  11    1     0.14   0.21   0.66    1.20      32 M     45 M    0.27    0.31    0.02    0.03     3248     4824       21     59
  12    0     0.02   2.08   0.01    0.73     152 K    288 K    0.47    0.37    0.00    0.00     2296       10        5     69
  13    1     0.09   0.19   0.46    0.94      32 M     39 M    0.19    0.31    0.04    0.05     2688     4636       15     59
  14    0     0.01   1.86   0.01    0.74      63 K    188 K    0.66    0.44    0.00    0.00     1176        6        1     69
  15    1     0.06   0.15   0.38    0.85      32 M     39 M    0.18    0.25    0.06    0.07     2800     4714       10     59
  16    0     0.00   0.68   0.00    0.60      27 K    120 K    0.77    0.39    0.00    0.01      840        3        1     70
  17    1     0.09   0.36   0.26    0.70      18 M     23 M    0.21    0.34    0.02    0.03     1176     1415       11     60
  18    0     0.00   0.70   0.00    0.60      30 K    102 K    0.70    0.30    0.00    0.01     2632        4        0     70
  19    1     0.09   0.22   0.42    0.91      30 M     39 M    0.22    0.24    0.03    0.04     1064     1804       17     62
  20    0     0.01   1.65   0.00    0.68      38 K    114 K    0.66    0.26    0.00    0.00      560        2        1     70
  21    1     0.10   0.37   0.27    0.71      18 M     23 M    0.22    0.34    0.02    0.02     1344     1476       16     62
  22    0     0.00   1.04   0.00    0.60      39 K    127 K    0.69    0.26    0.00    0.00     1624        5        0     70
  23    1     0.05   0.27   0.18    0.60      17 M     21 M    0.18    0.34    0.04    0.04     1568     2244       34     62
  24    0     0.00   1.05   0.00    0.60      22 K    103 K    0.78    0.28    0.00    0.00     1904        2        0     71
  25    1     0.06   0.19   0.34    0.82      28 M     35 M    0.18    0.31    0.04    0.05     1904     4486        7     61
  26    0     0.01   0.99   0.01    1.05      52 K    241 K    0.78    0.58    0.00    0.00     1624       12        1     70
  27    1     0.13   0.31   0.40    0.88      24 M     32 M    0.25    0.28    0.02    0.03     1456     2263       16     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.79     898 K   3143 K    0.71    0.40    0.00    0.00    26712      105       12     61
 SKT    1     0.10   0.20   0.48    0.96     468 M    592 M    0.21    0.26    0.03    0.04    33768    48686      283     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.22   0.24    0.96     469 M    595 M    0.21    0.26    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   68 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 25.10 %

 C1 core residency: 26.24 %; C3 core residency: 0.05 %; C6 core residency: 48.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.38 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.30 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6724 M   6637 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.29     221.07       9.09         178.13
 SKT   1    35.81    40.04     294.63      21.58         334.19
---------------------------------------------------------------------------------------------------------------
       *    36.37    40.33     515.70      30.68         333.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2242
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7560.96 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7922.61 --|
|-- Mem Ch  2: Reads (MB/s):    98.64 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    49.77 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    98.64 --||-- NODE 1 Mem Read (MB/s) :  7560.96 --|
|-- NODE 0 Mem Write(MB/s) :    49.77 --||-- NODE 1 Mem Write(MB/s) :  7922.61 --|
|-- NODE 0 P. Write (T/s):      31160 --||-- NODE 1 P. Write (T/s):     102952 --|
|-- NODE 0 Memory (MB/s):      148.41 --||-- NODE 1 Memory (MB/s):    15483.57 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7659.60                --|
            |--                System Write Throughput(MB/s):       7972.38                --|
            |--               System Memory Throughput(MB/s):      15631.98                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2378
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     645 K       455 K   815 K   476 K    123 M     0      36  
 1     492          12      29 M   161 M    252       0     698 K
-----------------------------------------------------------------------
 *     645 K       455 K    30 M   162 M    123 M     0     698 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.86        Core1: 79.27        
Core2: 26.32        Core3: 82.03        
Core4: 11.07        Core5: 81.55        
Core6: 31.73        Core7: 81.03        
Core8: 25.24        Core9: 47.86        
Core10: 34.12        Core11: 86.05        
Core12: 33.32        Core13: 81.77        
Core14: 38.85        Core15: 89.96        
Core16: 20.46        Core17: 79.76        
Core18: 28.06        Core19: 93.48        
Core20: 37.36        Core21: 82.99        
Core22: 35.60        Core23: 82.53        
Core24: 26.98        Core25: 84.43        
Core26: 37.03        Core27: 96.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.35
Socket1: 83.93
DDR read Latency(ns)
Socket0: 27536.22
Socket1: 200.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.92        Core1: 79.66        
Core2: 26.43        Core3: 81.65        
Core4: 11.40        Core5: 81.64        
Core6: 24.69        Core7: 79.27        
Core8: 25.31        Core9: 47.85        
Core10: 24.99        Core11: 86.60        
Core12: 25.73        Core13: 79.93        
Core14: 25.06        Core15: 89.90        
Core16: 16.54        Core17: 79.27        
Core18: 23.44        Core19: 94.35        
Core20: 29.15        Core21: 83.91        
Core22: 34.52        Core23: 83.96        
Core24: 26.25        Core25: 83.93        
Core26: 24.59        Core27: 98.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.65
Socket1: 84.02
DDR read Latency(ns)
Socket0: 27202.81
Socket1: 201.89
irq_total: 125300.351686316
cpu_total: 19.39
cpu_0: 1.26
cpu_1: 46.54
cpu_2: 0.60
cpu_3: 60.04
cpu_4: 0.73
cpu_5: 54.12
cpu_6: 0.66
cpu_7: 30.19
cpu_8: 0.53
cpu_9: 10.70
cpu_10: 0.47
cpu_11: 45.41
cpu_12: 0.33
cpu_13: 33.64
cpu_14: 0.73
cpu_15: 46.68
cpu_16: 0.47
cpu_17: 47.94
cpu_18: 0.60
cpu_19: 40.62
cpu_20: 0.53
cpu_21: 30.19
cpu_22: 0.40
cpu_23: 48.14
cpu_24: 0.27
cpu_25: 19.55
cpu_26: 0.53
cpu_27: 21.01
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 868012
Total_rx_packets: 868012
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7792472770
Total_rx_bytes: 7792472770
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 868002
Total_rx_packets_phy: 868002
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7827648936
Total_rx_bytes_phy: 7827648936
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 149420
Total_tx_packets_phy: 149420
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 99189
Total_tx_packets: 99189
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10158026
Total_tx_bytes_phy: 10158026
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6546527
Total_tx_bytes: 6546527


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.16        Core1: 80.73        
Core2: 11.71        Core3: 82.17        
Core4: 23.19        Core5: 82.09        
Core6: 22.59        Core7: 79.87        
Core8: 22.79        Core9: 48.09        
Core10: 22.87        Core11: 87.09        
Core12: 24.73        Core13: 79.87        
Core14: 25.43        Core15: 90.35        
Core16: 34.92        Core17: 81.18        
Core18: 31.46        Core19: 94.68        
Core20: 24.25        Core21: 89.03        
Core22: 26.78        Core23: 84.47        
Core24: 26.20        Core25: 86.49        
Core26: 24.04        Core27: 100.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.23
Socket1: 84.97
DDR read Latency(ns)
Socket0: 25714.96
Socket1: 205.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.35        Core1: 82.75        
Core2: 23.04        Core3: 83.15        
Core4: 12.26        Core5: 81.93        
Core6: 22.40        Core7: 88.96        
Core8: 23.55        Core9: 47.67        
Core10: 24.71        Core11: 87.10        
Core12: 21.08        Core13: 82.72        
Core14: 25.13        Core15: 90.50        
Core16: 32.43        Core17: 80.54        
Core18: 24.22        Core19: 94.29        
Core20: 21.24        Core21: 94.77        
Core22: 26.59        Core23: 86.18        
Core24: 19.35        Core25: 85.70        
Core26: 24.66        Core27: 102.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.78
Socket1: 86.28
DDR read Latency(ns)
Socket0: 27769.85
Socket1: 204.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.19        Core1: 78.98        
Core2: 27.46        Core3: 84.40        
Core4: 28.41        Core5: 81.10        
Core6: 23.09        Core7: 85.74        
Core8: 37.50        Core9: 45.65        
Core10: 35.40        Core11: 84.51        
Core12: 33.99        Core13: 81.79        
Core14: 35.60        Core15: 82.29        
Core16: 32.87        Core17: 76.90        
Core18: 39.94        Core19: 91.63        
Core20: 24.01        Core21: 88.58        
Core22: 27.28        Core23: 85.32        
Core24: 26.15        Core25: 86.44        
Core26: 34.49        Core27: 102.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.46
Socket1: 83.98
DDR read Latency(ns)
Socket0: 27764.66
Socket1: 183.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.11        Core1: 80.48        
Core2: 23.20        Core3: 84.22        
Core4: 19.03        Core5: 80.61        
Core6: 27.56        Core7: 84.94        
Core8: 27.65        Core9: 45.43        
Core10: 21.53        Core11: 84.31        
Core12: 28.14        Core13: 82.25        
Core14: 11.26        Core15: 84.20        
Core16: 26.72        Core17: 76.38        
Core18: 27.04        Core19: 91.90        
Core20: 33.60        Core21: 85.74        
Core22: 38.11        Core23: 85.78        
Core24: 22.86        Core25: 87.81        
Core26: 40.09        Core27: 102.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.85
Socket1: 84.04
DDR read Latency(ns)
Socket0: 27230.92
Socket1: 180.12
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9696
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411286434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411290738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205647729; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205647729; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205735991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205735991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004774754; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4318693; Consumed Joules: 263.59; Watts: 43.90; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 705095; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14411309698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411313142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205744895; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205744895; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205664005; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205664005; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004790864; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5881115; Consumed Joules: 358.95; Watts: 59.78; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 1673596; Consumed DRAM Joules: 25.61; DRAM Watts: 4.26
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2716
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.73   0.02    0.79     264 K    918 K    0.71    0.29    0.00    0.01     4032       12        0     70
   1    1     0.16   0.22   0.71    1.20      37 M     52 M    0.28    0.32    0.02    0.03     2352     3234       16     60
   2    0     0.02   1.14   0.02    0.95     107 K    509 K    0.79    0.59    0.00    0.00     6608       28        1     68
   3    1     0.17   0.21   0.80    1.20      47 M     63 M    0.25    0.29    0.03    0.04     2296     2065       26     59
   4    0     0.00   1.03   0.00    0.60      51 K    155 K    0.67    0.35    0.00    0.00     4088        6        3     70
   5    1     0.13   0.15   0.85    1.20      65 M     82 M    0.21    0.25    0.05    0.06     5712     5701       16     60
   6    0     0.01   1.67   0.01    0.69      48 K    149 K    0.68    0.42    0.00    0.00     1400        5        1     69
   7    1     0.09   0.31   0.29    0.75      24 M     31 M    0.23    0.36    0.03    0.03     2072     2008       62     60
   8    0     0.02   1.41   0.01    1.08      65 K    312 K    0.79    0.58    0.00    0.00     2408       12        2     68
   9    1     0.08   0.77   0.10    0.61    1846 K   3593 K    0.49    0.21    0.00    0.00      112       39       19     60
  10    0     0.00   1.15   0.00    0.60      26 K     93 K    0.72    0.36    0.00    0.00      504        2        1     68
  11    1     0.12   0.18   0.70    1.19      44 M     57 M    0.23    0.29    0.04    0.05     4088     4436       17     59
  12    0     0.00   0.59   0.00    0.60      60 K    130 K    0.53    0.30    0.00    0.01     1008        4        2     69
  13    1     0.12   0.33   0.37    0.85      24 M     33 M    0.25    0.36    0.02    0.03     1848     1999       14     59
  14    0     0.01   2.07   0.01    0.69      41 K    133 K    0.69    0.40    0.00    0.00     2352        5        1     69
  15    1     0.12   0.32   0.37    0.84      23 M     32 M    0.26    0.39    0.02    0.03     1848     1868       15     59
  16    0     0.00   0.52   0.00    0.60      22 K     93 K    0.75    0.33    0.00    0.01      616        1        1     69
  17    1     0.15   0.24   0.64    1.18      47 M     58 M    0.20    0.16    0.03    0.04     4424     3072        6     60
  18    0     0.00   0.46   0.00    0.60      21 K     71 K    0.70    0.24    0.00    0.01      728        1        6     70
  19    1     0.06   0.13   0.49    1.01      47 M     57 M    0.16    0.17    0.07    0.09     1344     1447       12     61
  20    0     0.01   1.49   0.00    0.65      34 K    115 K    0.70    0.27    0.00    0.00     1456        3        0     69
  21    1     0.11   0.33   0.34    0.81      24 M     28 M    0.16    0.43    0.02    0.03     1736     1912       25     61
  22    0     0.00   0.37   0.00    0.60      18 K     81 K    0.77    0.15    0.00    0.02      616        1        0     70
  23    1     0.13   0.18   0.72    1.20      44 M     58 M    0.24    0.26    0.03    0.05     4088     4640      149     61
  24    0     0.00   0.48   0.00    0.60      20 K     93 K    0.78    0.28    0.00    0.01      784        2        1     71
  25    1     0.05   0.33   0.16    0.60      16 M     20 M    0.19    0.37    0.03    0.04     1232     1224        5     61
  26    0     0.00   0.47   0.00    0.60      11 K     57 K    0.79    0.26    0.00    0.01      672        1        0     69
  27    1     0.03   0.18   0.16    0.61      17 M     22 M    0.22    0.19    0.06    0.08      448       11        8     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.79     795 K   2915 K    0.73    0.42    0.00    0.00    27272       83       18     61
 SKT    1     0.11   0.23   0.48    1.02     467 M    602 M    0.22    0.29    0.03    0.04    33600    33656      390     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.24   0.24    1.02     467 M    605 M    0.23    0.29    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   68 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.90 %

 C1 core residency: 26.39 %; C3 core residency: 1.43 %; C6 core residency: 48.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.24 => corresponds to 5.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6903 M   6803 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.28     221.53       9.09         179.43
 SKT   1    36.60    39.99     301.01      21.48         328.73
---------------------------------------------------------------------------------------------------------------
       *    37.16    40.27     522.54      30.56         328.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28fe
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7473.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7849.80 --|
|-- Mem Ch  2: Reads (MB/s):   116.02 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    58.63 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   116.02 --||-- NODE 1 Mem Read (MB/s) :  7473.48 --|
|-- NODE 0 Mem Write(MB/s) :    58.63 --||-- NODE 1 Mem Write(MB/s) :  7849.80 --|
|-- NODE 0 P. Write (T/s):      31146 --||-- NODE 1 P. Write (T/s):      83503 --|
|-- NODE 0 Memory (MB/s):      174.65 --||-- NODE 1 Memory (MB/s):    15323.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7589.50                --|
            |--                System Write Throughput(MB/s):       7908.44                --|
            |--               System Memory Throughput(MB/s):      15497.94                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2a39
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     823 K       306 K   987 K   405 K    122 M    12     864  
 1     492          12      29 M   167 M    252       0     744 K
-----------------------------------------------------------------------
 *     823 K       306 K    30 M   168 M    122 M    12     745 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.34        Core1: 76.44        
Core2: 38.07        Core3: 86.12        
Core4: 34.31        Core5: 78.75        
Core6: 28.66        Core7: 80.66        
Core8: 30.07        Core9: 34.81        
Core10: 23.42        Core11: 70.21        
Core12: 16.63        Core13: 89.09        
Core14: 22.64        Core15: 85.92        
Core16: 23.49        Core17: 104.16        
Core18: 18.13        Core19: 79.10        
Core20: 34.84        Core21: 86.97        
Core22: 35.86        Core23: 80.65        
Core24: 34.37        Core25: 102.67        
Core26: 35.79        Core27: 83.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.72
Socket1: 83.15
DDR read Latency(ns)
Socket0: 26458.53
Socket1: 179.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.18        Core1: 78.75        
Core2: 21.15        Core3: 87.56        
Core4: 36.27        Core5: 79.93        
Core6: 40.93        Core7: 81.40        
Core8: 37.80        Core9: 36.13        
Core10: 37.63        Core11: 72.96        
Core12: 37.23        Core13: 88.33        
Core14: 26.53        Core15: 85.74        
Core16: 24.60        Core17: 101.38        
Core18: 9.87        Core19: 78.05        
Core20: 36.06        Core21: 88.16        
Core22: 23.42        Core23: 80.68        
Core24: 23.88        Core25: 101.79        
Core26: 20.93        Core27: 83.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.20
Socket1: 83.93
DDR read Latency(ns)
Socket0: 27040.82
Socket1: 185.69
irq_total: 151976.803417834
cpu_total: 20.80
cpu_0: 1.20
cpu_1: 49.20
cpu_2: 0.60
cpu_3: 65.56
cpu_4: 1.00
cpu_5: 62.10
cpu_6: 0.60
cpu_7: 24.27
cpu_8: 1.26
cpu_9: 15.03
cpu_10: 0.27
cpu_11: 53.32
cpu_12: 0.33
cpu_13: 43.82
cpu_14: 0.66
cpu_15: 38.30
cpu_16: 0.60
cpu_17: 25.66
cpu_18: 0.53
cpu_19: 48.14
cpu_20: 0.53
cpu_21: 61.64
cpu_22: 0.20
cpu_23: 37.43
cpu_24: 0.33
cpu_25: 27.46
cpu_26: 0.53
cpu_27: 22.47
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 177734
Total_tx_packets_phy: 177734
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8293191
Total_tx_bytes: 8293191
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 12128929
Total_tx_bytes_phy: 12128929
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 857859
Total_rx_packets_phy: 857859
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7709502951
Total_rx_bytes: 7709502951
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7736181869
Total_rx_bytes_phy: 7736181869
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 125654
Total_tx_packets: 125654
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 857856
Total_rx_packets: 857856


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.63        Core1: 79.91        
Core2: 24.36        Core3: 87.40        
Core4: 22.41        Core5: 81.51        
Core6: 28.03        Core7: 80.77        
Core8: 18.07        Core9: 35.19        
Core10: 24.40        Core11: 73.74        
Core12: 30.04        Core13: 90.70        
Core14: 22.55        Core15: 85.91        
Core16: 26.85        Core17: 105.46        
Core18: 25.52        Core19: 81.55        
Core20: 12.23        Core21: 88.36        
Core22: 24.17        Core23: 81.44        
Core24: 22.48        Core25: 104.27        
Core26: 22.63        Core27: 83.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.64
Socket1: 84.97
DDR read Latency(ns)
Socket0: 24404.24
Socket1: 189.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.27        Core1: 78.27        
Core2: 20.45        Core3: 87.21        
Core4: 39.23        Core5: 79.98        
Core6: 26.46        Core7: 80.70        
Core8: 40.81        Core9: 34.89        
Core10: 37.39        Core11: 72.52        
Core12: 24.23        Core13: 89.69        
Core14: 21.95        Core15: 85.90        
Core16: 33.17        Core17: 106.02        
Core18: 25.34        Core19: 78.57        
Core20: 24.08        Core21: 87.02        
Core22: 13.07        Core23: 80.39        
Core24: 22.10        Core25: 104.44        
Core26: 24.71        Core27: 84.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.98
Socket1: 84.05
DDR read Latency(ns)
Socket0: 25034.87
Socket1: 184.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.98        Core1: 77.33        
Core2: 22.92        Core3: 86.98        
Core4: 20.26        Core5: 79.84        
Core6: 23.11        Core7: 80.43        
Core8: 26.28        Core9: 34.33        
Core10: 33.65        Core11: 72.40        
Core12: 22.92        Core13: 88.80        
Core14: 27.98        Core15: 85.42        
Core16: 23.42        Core17: 105.40        
Core18: 29.75        Core19: 77.53        
Core20: 22.90        Core21: 88.10        
Core22: 18.05        Core23: 80.08        
Core24: 12.21        Core25: 105.84        
Core26: 22.21        Core27: 84.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.52
Socket1: 83.82
DDR read Latency(ns)
Socket0: 25584.27
Socket1: 183.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.63        Core1: 77.37        
Core2: 24.72        Core3: 86.83        
Core4: 24.49        Core5: 79.05        
Core6: 18.58        Core7: 80.73        
Core8: 36.21        Core9: 35.44        
Core10: 35.91        Core11: 71.17        
Core12: 35.56        Core13: 87.79        
Core14: 26.48        Core15: 85.55        
Core16: 28.22        Core17: 104.81        
Core18: 24.84        Core19: 77.62        
Core20: 27.66        Core21: 87.73        
Core22: 26.96        Core23: 80.64        
Core24: 10.76        Core25: 104.02        
Core26: 24.00        Core27: 84.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 83.52
DDR read Latency(ns)
Socket0: 26458.76
Socket1: 182.62
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11425
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413262566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413271214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206638506; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206638506; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206722077; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206722077; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005630729; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4299297; Consumed Joules: 262.41; Watts: 43.70; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 707254; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14413246742; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413250410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206773082; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206773082; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206632572; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206632572; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005661535; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5601133; Consumed Joules: 341.87; Watts: 56.93; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1664028; Consumed DRAM Joules: 25.46; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2dc7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.56   0.01    0.60     314 K    905 K    0.65    0.11    0.01    0.02     4368        3        2     70
   1    1     0.15   0.22   0.69    1.20      36 M     51 M    0.28    0.36    0.02    0.03     3640     3199       19     60
   2    0     0.01   1.20   0.01    0.93      60 K    273 K    0.78    0.56    0.00    0.00     3640        9        0     68
   3    1     0.13   0.15   0.89    1.20      64 M     83 M    0.23    0.28    0.05    0.06     5936     6336       11     59
   4    0     0.02   1.33   0.01    0.97      50 K    277 K    0.82    0.59    0.00    0.00     1792        7        1     69
   5    1     0.13   0.16   0.81    1.20      66 M     84 M    0.22    0.23    0.05    0.07     4872     4373       14     60
   6    0     0.01   1.64   0.00    0.62      45 K    147 K    0.69    0.43    0.00    0.00     1456        8        1     69
   7    1     0.07   0.39   0.18    0.61      18 M     24 M    0.26    0.23    0.03    0.04      392       36       41     60
   8    0     0.00   0.59   0.00    0.60      29 K    119 K    0.75    0.35    0.00    0.01     1176        2        0     69
   9    1     0.10   0.73   0.14    0.64    1598 K   5014 K    0.68    0.37    0.00    0.00        0       10       21     60
  10    0     0.00   0.96   0.00    0.61      38 K    136 K    0.72    0.33    0.00    0.00     1512        4        1     68
  11    1     0.19   0.41   0.46    0.94      26 M     38 M    0.30    0.25    0.01    0.02      448      141       18     60
  12    0     0.01   1.74   0.01    0.89     111 K    227 K    0.51    0.35    0.00    0.00     2520        6        5     69
  13    1     0.09   0.29   0.31    0.77      26 M     34 M    0.22    0.22    0.03    0.04      280       47       19     59
  14    0     0.00   1.18   0.00    0.60      26 K     84 K    0.69    0.33    0.00    0.00      616        2        0     69
  15    1     0.05   0.14   0.35    0.81      47 M     56 M    0.16    0.16    0.10    0.12     3584     2813        7     59
  16    0     0.00   0.53   0.00    0.60      30 K    115 K    0.74    0.31    0.00    0.01      896        2        4     69
  17    1     0.03   0.18   0.19    0.61      24 M     30 M    0.19    0.16    0.07    0.09      952      839        4     61
  18    0     0.00   0.84   0.00    0.60      32 K    101 K    0.68    0.26    0.00    0.01     1288        5        0     70
  19    1     0.19   0.37   0.50    0.99      25 M     36 M    0.30    0.33    0.01    0.02     2352     2032       14     61
  20    0     0.00   0.52   0.00    0.60      24 K     96 K    0.74    0.21    0.00    0.01     1680        3        0     70
  21    1     0.19   0.24   0.77    1.20      44 M     58 M    0.23    0.30    0.02    0.03     4480     4400        7     60
  22    0     0.00   0.41   0.00    0.60      21 K     99 K    0.78    0.20    0.00    0.01     1176        2        1     70
  23    1     0.07   0.20   0.32    0.79      47 M     54 M    0.12    0.16    0.07    0.08     5040     3514       80     61
  24    0     0.02   1.26   0.01    0.97      81 K    342 K    0.76    0.54    0.00    0.00     2576       10        1     70
  25    1     0.03   0.13   0.20    0.61      25 M     31 M    0.19    0.15    0.09    0.12      504      847        4     62
  26    0     0.02   1.41   0.01    1.06      74 K    304 K    0.76    0.56    0.00    0.00     2800       13        1     69
  27    1     0.06   0.35   0.17    0.60      16 M     20 M    0.19    0.36    0.03    0.03     1120     1181        9     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.80     940 K   3232 K    0.71    0.40    0.00    0.00    27496       76       16     61
 SKT    1     0.11   0.25   0.43    0.95     472 M    609 M    0.22    0.25    0.03    0.04    33600    29768      268     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.26   0.22    0.95     473 M    612 M    0.23    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   60 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.90 %

 C1 core residency: 26.57 %; C3 core residency: 2.40 %; C6 core residency: 48.13 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.26 => corresponds to 6.51 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6961 M   6884 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.27     220.50       9.02         185.18
 SKT   1    36.98    39.62     287.47      21.28         329.26
---------------------------------------------------------------------------------------------------------------
       *    37.53    39.89     507.97      30.30         329.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2fae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7332.94 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7901.33 --|
|-- Mem Ch  2: Reads (MB/s):    98.39 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    46.88 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    98.39 --||-- NODE 1 Mem Read (MB/s) :  7332.94 --|
|-- NODE 0 Mem Write(MB/s) :    46.88 --||-- NODE 1 Mem Write(MB/s) :  7901.33 --|
|-- NODE 0 P. Write (T/s):      31141 --||-- NODE 1 P. Write (T/s):      96694 --|
|-- NODE 0 Memory (MB/s):      145.27 --||-- NODE 1 Memory (MB/s):    15234.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7431.33                --|
            |--                System Write Throughput(MB/s):       7948.21                --|
            |--               System Memory Throughput(MB/s):      15379.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30ef
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     640 K       478 K  1279 K   424 K    122 M   120      36  
 1     492          12      25 M   160 M   3252      72     638 K
-----------------------------------------------------------------------
 *     640 K       478 K    26 M   160 M    122 M   192     638 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.83        Core1: 90.92        
Core2: 27.66        Core3: 95.58        
Core4: 22.04        Core5: 97.30        
Core6: 29.97        Core7: 79.94        
Core8: 24.93        Core9: 38.30        
Core10: 17.22        Core11: 78.81        
Core12: 11.72        Core13: 88.34        
Core14: 20.38        Core15: 78.08        
Core16: 27.26        Core17: 97.59        
Core18: 24.26        Core19: 79.63        
Core20: 37.89        Core21: 99.67        
Core22: 20.58        Core23: 98.31        
Core24: 26.60        Core25: 92.10        
Core26: 32.74        Core27: 83.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.16
Socket1: 87.88
DDR read Latency(ns)
Socket0: 28167.95
Socket1: 195.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.93        Core1: 90.59        
Core2: 27.73        Core3: 94.81        
Core4: 29.44        Core5: 96.68        
Core6: 32.43        Core7: 80.64        
Core8: 25.36        Core9: 36.74        
Core10: 26.19        Core11: 77.29        
Core12: 31.20        Core13: 87.36        
Core14: 33.96        Core15: 77.72        
Core16: 34.79        Core17: 95.45        
Core18: 35.23        Core19: 77.95        
Core20: 38.08        Core21: 99.71        
Core22: 33.99        Core23: 98.43        
Core24: 36.14        Core25: 91.55        
Core26: 37.94        Core27: 82.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 87.32
DDR read Latency(ns)
Socket0: 31442.80
Socket1: 192.85
irq_total: 135806.445688794
cpu_total: 20.23
cpu_0: 1.46
cpu_1: 59.47
cpu_2: 0.60
cpu_3: 44.58
cpu_4: 1.00
cpu_5: 46.91
cpu_6: 1.20
cpu_7: 54.55
cpu_8: 0.27
cpu_9: 18.94
cpu_10: 0.40
cpu_11: 36.28
cpu_12: 0.86
cpu_13: 41.73
cpu_14: 0.33
cpu_15: 54.42
cpu_16: 0.33
cpu_17: 26.05
cpu_18: 0.66
cpu_19: 33.36
cpu_20: 0.20
cpu_21: 33.89
cpu_22: 0.40
cpu_23: 31.96
cpu_24: 0.66
cpu_25: 36.41
cpu_26: 0.40
cpu_27: 39.27
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7781573153
Total_rx_bytes: 7781573153
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 98392
Total_tx_packets: 98392
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 147725
Total_tx_packets_phy: 147725
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7818284920
Total_rx_bytes_phy: 7818284920
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10044773
Total_tx_bytes_phy: 10044773
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 866948
Total_rx_packets: 866948
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 6493932
Total_tx_bytes: 6493932
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 866964
Total_rx_packets_phy: 866964


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.37        Core1: 91.88        
Core2: 31.73        Core3: 96.73        
Core4: 24.20        Core5: 94.98        
Core6: 30.90        Core7: 83.69        
Core8: 25.57        Core9: 37.69        
Core10: 24.08        Core11: 76.32        
Core12: 18.81        Core13: 90.09        
Core14: 29.11        Core15: 80.98        
Core16: 23.98        Core17: 94.74        
Core18: 12.23        Core19: 78.67        
Core20: 26.87        Core21: 99.82        
Core22: 23.35        Core23: 100.32        
Core24: 25.48        Core25: 90.93        
Core26: 27.18        Core27: 83.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.13
Socket1: 88.51
DDR read Latency(ns)
Socket0: 26867.60
Socket1: 195.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.68        Core1: 90.94        
Core2: 27.67        Core3: 95.19        
Core4: 29.14        Core5: 94.61        
Core6: 12.48        Core7: 80.58        
Core8: 24.57        Core9: 36.32        
Core10: 24.14        Core11: 75.24        
Core12: 20.37        Core13: 88.01        
Core14: 22.61        Core15: 79.06        
Core16: 23.80        Core17: 94.14        
Core18: 22.52        Core19: 78.87        
Core20: 36.87        Core21: 99.87        
Core22: 23.63        Core23: 100.58        
Core24: 35.19        Core25: 90.84        
Core26: 27.35        Core27: 82.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.67
Socket1: 87.32
DDR read Latency(ns)
Socket0: 27567.38
Socket1: 190.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.13        Core1: 91.03        
Core2: 26.02        Core3: 95.06        
Core4: 35.76        Core5: 96.47        
Core6: 29.64        Core7: 81.19        
Core8: 24.42        Core9: 36.34        
Core10: 23.23        Core11: 73.88        
Core12: 11.35        Core13: 88.01        
Core14: 20.27        Core15: 78.60        
Core16: 23.29        Core17: 96.11        
Core18: 28.84        Core19: 78.09        
Core20: 24.85        Core21: 99.23        
Core22: 28.30        Core23: 100.29        
Core24: 27.54        Core25: 91.24        
Core26: 40.08        Core27: 82.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.76
Socket1: 87.35
DDR read Latency(ns)
Socket0: 27619.32
Socket1: 193.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.92        Core1: 90.85        
Core2: 23.10        Core3: 95.10        
Core4: 17.97        Core5: 97.23        
Core6: 22.44        Core7: 82.48        
Core8: 35.21        Core9: 37.76        
Core10: 27.87        Core11: 75.49        
Core12: 29.17        Core13: 88.11        
Core14: 27.61        Core15: 79.44        
Core16: 11.58        Core17: 96.94        
Core18: 25.89        Core19: 82.33        
Core20: 23.66        Core21: 96.98        
Core22: 25.22        Core23: 100.42        
Core24: 22.78        Core25: 90.86        
Core26: 27.61        Core27: 84.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.99
Socket1: 88.09
DDR read Latency(ns)
Socket0: 28213.46
Socket1: 194.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13143
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414001946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414008542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207008203; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207008203; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207106916; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207106916; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005933665; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4324651; Consumed Joules: 263.96; Watts: 43.96; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 702529; Consumed DRAM Joules: 10.75; DRAM Watts: 1.79
S1P0; QPIClocks: 14414063942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414070270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207132810; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207132810; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207045173; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207045173; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005961999; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5516807; Consumed Joules: 336.72; Watts: 56.07; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1667953; Consumed DRAM Joules: 25.52; DRAM Watts: 4.25
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3483
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.17   0.01    0.65     295 K    857 K    0.66    0.18    0.00    0.00     3696        4        3     69
   1    1     0.11   0.14   0.75    1.20      56 M     69 M    0.20    0.21    0.05    0.06     3808     4247       12     60
   2    0     0.00   1.18   0.00    0.62      47 K    141 K    0.67    0.37    0.00    0.00     1064        3        0     68
   3    1     0.05   0.10   0.48    0.98      47 M     56 M    0.17    0.17    0.10    0.12     3192     3600       14     60
   4    0     0.00   1.30   0.00    0.60      36 K    111 K    0.68    0.41    0.00    0.00      784        2        2     69
   5    1     0.07   0.17   0.42    0.90      39 M     48 M    0.19    0.22    0.06    0.07     1680     1985       11     60
   6    0     0.00   0.56   0.00    0.60      33 K     96 K    0.66    0.34    0.00    0.01      896        3        0     69
   7    1     0.13   0.19   0.68    1.19      52 M     65 M    0.19    0.19    0.04    0.05     5152     4870       33     60
   8    0     0.00   0.52   0.00    0.60      40 K    110 K    0.63    0.29    0.00    0.01      784        3        1     68
   9    1     0.12   0.75   0.16    0.64    2258 K   6078 K    0.63    0.39    0.00    0.01      224       10       30     60
  10    0     0.00   0.65   0.00    0.60      50 K    134 K    0.62    0.27    0.00    0.01      896        3        1     67
  11    1     0.12   0.39   0.30    0.76      21 M     29 M    0.26    0.33    0.02    0.02     1120     2307        9     60
  12    0     0.00   0.57   0.00    0.60      45 K    113 K    0.60    0.28    0.00    0.01     1008        5        0     69
  13    1     0.11   0.31   0.35    0.83      30 M     38 M    0.21    0.20    0.03    0.04     2128     2573       16     60
  14    0     0.01   1.00   0.01    1.02      50 K    234 K    0.78    0.58    0.00    0.00     5376       14        0     69
  15    1     0.14   0.21   0.68    1.19      52 M     66 M    0.21    0.19    0.04    0.05     5600     4602       17     59
  16    0     0.00   0.51   0.00    0.60      16 K     75 K    0.79    0.31    0.00    0.01      560        2        0     69
  17    1     0.05   0.29   0.18    0.61      21 M     26 M    0.18    0.29    0.04    0.05      616     1054        6     61
  18    0     0.00   0.68   0.01    0.86      46 K    162 K    0.72    0.44    0.00    0.00     2520        8        0     69
  19    1     0.12   0.36   0.32    0.78      20 M     28 M    0.27    0.41    0.02    0.02     1568     2191       17     61
  20    0     0.02   1.03   0.02    1.04     122 K    460 K    0.73    0.59    0.00    0.00     7504       22        2     69
  21    1     0.05   0.18   0.26    0.70      30 M     36 M    0.17    0.23    0.06    0.08     1624     2154        6     62
  22    0     0.01   0.99   0.01    1.08      61 K    275 K    0.78    0.56    0.00    0.00     2352        7        2     70
  23    1     0.04   0.18   0.24    0.68      30 M     35 M    0.16    0.22    0.07    0.08     1904     2075       31     62
  24    0     0.00   0.59   0.00    0.60      42 K    129 K    0.67    0.33    0.00    0.01      448        3        1     70
  25    1     0.10   0.29   0.33    0.80      30 M     37 M    0.20    0.29    0.03    0.04     2800     3351        9     61
  26    0     0.01   1.35   0.00    0.62      57 K    166 K    0.65    0.36    0.00    0.00      448        2        2     69
  27    1     0.11   0.27   0.41    0.88      29 M     39 M    0.25    0.34    0.03    0.04     2184     3561       14     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.78     947 K   3069 K    0.69    0.42    0.00    0.00    28336       81       14     61
 SKT    1     0.09   0.24   0.40    0.91     463 M    583 M    0.21    0.25    0.04    0.04    33600    38580      225     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.25   0.20    0.91     464 M    586 M    0.21    0.25    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 22.23 %

 C1 core residency: 29.03 %; C3 core residency: 0.41 %; C6 core residency: 48.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.15 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.24 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1     6929 M   6854 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.49     0.24     220.15       8.98         177.88
 SKT   1    36.71    39.62     284.06      21.25         337.01
---------------------------------------------------------------------------------------------------------------
       *    37.20    39.86     504.20      30.23         336.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_nR_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3665
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7342.82 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7890.65 --|
|-- Mem Ch  2: Reads (MB/s):   114.55 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    60.31 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   114.55 --||-- NODE 1 Mem Read (MB/s) :  7342.82 --|
|-- NODE 0 Mem Write(MB/s) :    60.31 --||-- NODE 1 Mem Write(MB/s) :  7890.65 --|
|-- NODE 0 P. Write (T/s):      31166 --||-- NODE 1 P. Write (T/s):     151229 --|
|-- NODE 0 Memory (MB/s):      174.85 --||-- NODE 1 Memory (MB/s):    15233.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7457.36                --|
            |--                System Write Throughput(MB/s):       7950.95                --|
            |--               System Memory Throughput(MB/s):      15408.32                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 37a0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     721 K       408 K   759 K  1713 K    123 M    12      36  
 1     492          12      26 M   164 M    348       0     832 K
-----------------------------------------------------------------------
 *     721 K       408 K    27 M   165 M    123 M    12     832 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.48        Core1: 74.83        
Core2: 22.90        Core3: 84.46        
Core4: 34.89        Core5: 83.44        
Core6: 24.03        Core7: 79.74        
Core8: 25.88        Core9: 34.51        
Core10: 29.97        Core11: 91.09        
Core12: 22.58        Core13: 86.17        
Core14: 22.31        Core15: 102.83        
Core16: 11.73        Core17: 83.96        
Core18: 23.60        Core19: 83.03        
Core20: 25.16        Core21: 112.38        
Core22: 23.33        Core23: 98.20        
Core24: 28.82        Core25: 82.10        
Core26: 34.70        Core27: 89.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.35
Socket1: 85.76
DDR read Latency(ns)
Socket0: 24032.16
Socket1: 196.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.65        Core1: 74.20        
Core2: 24.00        Core3: 83.74        
Core4: 19.22        Core5: 84.05        
Core6: 33.02        Core7: 82.12        
Core8: 24.66        Core9: 35.31        
Core10: 29.56        Core11: 90.55        
Core12: 24.46        Core13: 85.30        
Core14: 23.88        Core15: 101.89        
Core16: 22.60        Core17: 82.10        
Core18: 15.59        Core19: 85.00        
Core20: 39.76        Core21: 111.56        
Core22: 28.22        Core23: 93.50        
Core24: 30.05        Core25: 82.68        
Core26: 24.18        Core27: 89.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.78
Socket1: 85.53
DDR read Latency(ns)
Socket0: 27549.65
Socket1: 197.70
irq_total: 159559.91735905
cpu_total: 20.82
cpu_0: 1.13
cpu_1: 73.87
cpu_2: 0.47
cpu_3: 69.35
cpu_4: 1.06
cpu_5: 47.01
cpu_6: 0.40
cpu_7: 48.14
cpu_8: 1.06
cpu_9: 11.37
cpu_10: 0.60
cpu_11: 38.30
cpu_12: 0.60
cpu_13: 23.40
cpu_14: 0.80
cpu_15: 38.36
cpu_16: 0.60
cpu_17: 33.58
cpu_18: 0.80
cpu_19: 45.61
cpu_20: 0.47
cpu_21: 32.51
cpu_22: 0.20
cpu_23: 26.60
cpu_24: 0.27
cpu_25: 34.04
cpu_26: 0.40
cpu_27: 52.06
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7311893
Total_tx_bytes: 7311893
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 864430
Total_rx_packets: 864430
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 10969849
Total_tx_bytes_phy: 10969849
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 161017
Total_tx_packets_phy: 161017
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 864427
Total_rx_packets_phy: 864427
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7795409275
Total_rx_bytes_phy: 7795409275
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 110786
Total_tx_packets: 110786
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7763147394
Total_rx_bytes: 7763147394


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.84        Core1: 74.92        
Core2: 21.55        Core3: 84.26        
Core4: 23.34        Core5: 83.28        
Core6: 21.30        Core7: 82.23        
Core8: 31.78        Core9: 35.44        
Core10: 32.49        Core11: 89.63        
Core12: 35.40        Core13: 86.24        
Core14: 21.29        Core15: 101.97        
Core16: 37.03        Core17: 82.51        
Core18: 12.04        Core19: 85.55        
Core20: 32.56        Core21: 111.89        
Core22: 25.90        Core23: 93.84        
Core24: 30.35        Core25: 84.18        
Core26: 23.61        Core27: 91.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.16
Socket1: 85.94
DDR read Latency(ns)
Socket0: 25591.36
Socket1: 198.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 73.78        
Core2: 23.29        Core3: 84.10        
Core4: 27.27        Core5: 83.55        
Core6: 19.16        Core7: 84.41        
Core8: 22.09        Core9: 33.89        
Core10: 22.59        Core11: 93.50        
Core12: 28.28        Core13: 86.54        
Core14: 32.05        Core15: 102.76        
Core16: 24.95        Core17: 82.94        
Core18: 27.74        Core19: 86.73        
Core20: 24.51        Core21: 113.07        
Core22: 12.28        Core23: 95.23        
Core24: 21.41        Core25: 84.07        
Core26: 23.90        Core27: 91.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.63
Socket1: 86.55
DDR read Latency(ns)
Socket0: 26846.57
Socket1: 203.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.97        Core1: 75.62        
Core2: 27.98        Core3: 85.26        
Core4: 23.19        Core5: 83.62        
Core6: 24.89        Core7: 84.90        
Core8: 24.85        Core9: 34.31        
Core10: 34.73        Core11: 94.17        
Core12: 26.11        Core13: 83.15        
Core14: 25.49        Core15: 103.42        
Core16: 26.96        Core17: 84.61        
Core18: 29.34        Core19: 86.61        
Core20: 26.56        Core21: 111.83        
Core22: 11.86        Core23: 94.41        
Core24: 21.72        Core25: 85.12        
Core26: 22.53        Core27: 91.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.22
Socket1: 87.07
DDR read Latency(ns)
Socket0: 26063.08
Socket1: 206.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.57        Core1: 75.45        
Core2: 25.80        Core3: 84.85        
Core4: 18.05        Core5: 83.59        
Core6: 23.77        Core7: 83.76        
Core8: 26.25        Core9: 35.63        
Core10: 24.94        Core11: 92.61        
Core12: 25.42        Core13: 84.60        
Core14: 30.57        Core15: 102.91        
Core16: 28.22        Core17: 81.86        
Core18: 11.26        Core19: 86.36        
Core20: 24.47        Core21: 111.57        
Core22: 27.91        Core23: 94.86        
Core24: 28.06        Core25: 84.64        
Core26: 29.72        Core27: 91.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.50
Socket1: 86.54
DDR read Latency(ns)
Socket0: 25652.32
Socket1: 201.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14856
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418639574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418644130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209324336; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209324336; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209424634; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209424634; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007869383; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4314665; Consumed Joules: 263.35; Watts: 43.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 704806; Consumed DRAM Joules: 10.78; DRAM Watts: 1.80
S1P0; QPIClocks: 14418738070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418742778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209473981; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209473981; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209384915; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209384915; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007925346; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5553192; Consumed Joules: 338.94; Watts: 56.42; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1664696; Consumed DRAM Joules: 25.47; DRAM Watts: 4.24
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b3e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.52   0.01    0.60     269 K    870 K    0.69    0.11    0.01    0.02     3024        3        1     70
   1    1     0.20   0.23   0.87    1.20      66 M     84 M    0.22    0.21    0.03    0.04     5712     5578       15     59
   2    0     0.00   0.51   0.00    0.60      48 K    155 K    0.69    0.26    0.00    0.01     1288        4        0     69
   3    1     0.08   0.10   0.79    1.20      72 M     88 M    0.18    0.19    0.09    0.11     3976     5120        9     60
   4    0     0.01   1.90   0.01    0.81      58 K    166 K    0.65    0.43    0.00    0.00     1792        4        2     69
   5    1     0.12   0.26   0.45    0.93      34 M     45 M    0.25    0.30    0.03    0.04     3416     3414       18     60
   6    0     0.00   0.97   0.00    0.60      42 K    133 K    0.68    0.28    0.00    0.00     3640        3        4     69
   7    1     0.13   0.19   0.71    1.20      48 M     61 M    0.21    0.19    0.04    0.05     4760     5629       55     59
   8    0     0.01   1.06   0.01    0.98      68 K    291 K    0.76    0.54    0.00    0.00     3080       13        1     68
   9    1     0.07   0.68   0.10    0.63    1182 K   3082 K    0.62    0.41    0.00    0.00      112       13       25     60
  10    0     0.01   1.00   0.01    0.95      53 K    288 K    0.81    0.57    0.00    0.00     2352        7        1     68
  11    1     0.12   0.34   0.35    0.82      27 M     34 M    0.19    0.26    0.02    0.03     1456     1534       18     60
  12    0     0.01   1.76   0.01    0.75      32 K    125 K    0.74    0.43    0.00    0.00     1344        2        1     69
  13    1     0.06   0.34   0.17    0.61      18 M     22 M    0.17    0.29    0.03    0.04     1848     1876       13     60
  14    0     0.02   1.05   0.02    1.08      74 K    408 K    0.82    0.61    0.00    0.00     3528       17        0     69
  15    1     0.09   0.28   0.31    0.77      26 M     32 M    0.19    0.23    0.03    0.04     2576     2532       20     60
  16    0     0.00   0.55   0.00    0.60      24 K     91 K    0.73    0.33    0.00    0.01      728        2        1     69
  17    1     0.07   0.17   0.40    0.88      51 M     61 M    0.16    0.16    0.08    0.09     4592     4232       10     61
  18    0     0.01   1.77   0.01    0.70      54 K    172 K    0.68    0.39    0.00    0.00     1232        5        2     70
  19    1     0.13   0.33   0.39    0.87      26 M     36 M    0.25    0.33    0.02    0.03     1904     2833       11     62
  20    0     0.00   0.52   0.00    0.60      32 K    131 K    0.76    0.30    0.00    0.01     1624        3        3     70
  21    1     0.04   0.16   0.23    0.66      26 M     31 M    0.17    0.21    0.07    0.09     1792     2570        5     62
  22    0     0.00   0.61   0.00    0.60      24 K    108 K    0.78    0.30    0.00    0.01     2688        3        1     70
  23    1     0.04   0.23   0.15    0.60      18 M     22 M    0.18    0.23    0.05    0.06      336      845       22     63
  24    0     0.00   0.44   0.00    0.60      20 K     87 K    0.77    0.25    0.00    0.01      336        1        0     70
  25    1     0.07   0.38   0.19    0.60      18 M     24 M    0.22    0.35    0.03    0.03     1288     1813        6     61
  26    0     0.00   0.60   0.00    0.60      27 K    106 K    0.74    0.21    0.00    0.01     1624        3        1     69
  27    1     0.08   0.25   0.31    0.77      28 M     36 M    0.21    0.22    0.04    0.05      616       18       15     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.07   0.01    0.78     833 K   3139 K    0.73    0.40    0.00    0.00    28280       70       18     61
 SKT    1     0.09   0.24   0.39    0.91     467 M    585 M    0.20    0.23    0.04    0.05    34384    38007      242     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.25   0.20    0.91     468 M    589 M    0.21    0.23    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   55 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 21.60 %

 C1 core residency: 29.76 %; C3 core residency: 0.24 %; C6 core residency: 48.41 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.20 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       29 G     28 G   |   30%    30%   
 SKT    1     7054 M   6975 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.51     0.26     219.80       8.99         180.35
 SKT   1    37.24    39.81     281.98      21.27         333.40
---------------------------------------------------------------------------------------------------------------
       *    37.75    40.06     501.78      30.26         333.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
