<profile>

<section name = "Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3'" level="0">
<item name = "Date">Thu Jan  5 05:21:23 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">AAHLS_Final_Project_deploy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.877 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5004, 5004, 50.040 us, 50.040 us, 5004, 5004, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_21_2_VITIS_LOOP_22_3">5002, 5002, 4, 1, 1, 5000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 538, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 307, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_3ns_8ns_8ns_11_4_1_U12">mac_muladd_3ns_8ns_8ns_11_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln21_1_fu_152_p2">+, 0, 0, 14, 13, 1</column>
<column name="add_ln21_fu_164_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln22_fu_236_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln21_fu_146_p2">icmp, 0, 0, 12, 13, 13</column>
<column name="icmp_ln22_fu_170_p2">icmp, 0, 0, 11, 10, 6</column>
<column name="select_ln21_1_fu_184_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln21_fu_176_p3">select, 0, 0, 10, 1, 1</column>
<column name="shl_ln24_1_fu_275_p2">shl, 0, 0, 35, 4, 16</column>
<column name="shl_ln24_fu_230_p2">shl, 0, 0, 423, 128, 128</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AM_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="AM_we0">9, 2, 16, 32</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 10, 20</column>
<column name="i_1_fu_90">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_94">9, 2, 13, 26</column>
<column name="j_fu_86">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_1_fu_90">3, 0, 3, 0</column>
<column name="indvar_flatten_fu_94">13, 0, 13, 0</column>
<column name="j_fu_86">10, 0, 10, 0</column>
<column name="lshr_ln_reg_326">8, 0, 8, 0</column>
<column name="lshr_ln_reg_326_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="shl_ln24_reg_331">128, 0, 128, 0</column>
<column name="trunc_ln24_reg_321">2, 0, 2, 0</column>
<column name="shl_ln24_reg_331">64, 32, 128, 0</column>
<column name="trunc_ln24_reg_321">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hdc_maxi_Pipeline_VITIS_LOOP_21_2_VITIS_LOOP_22_3, return value</column>
<column name="AM_out_TVALID">in, 1, axis, AM_out_V_data_V, pointer</column>
<column name="AM_out_TDATA">in, 32, axis, AM_out_V_data_V, pointer</column>
<column name="AM_out_TREADY">out, 1, axis, AM_out_V_dest_V, pointer</column>
<column name="AM_out_TDEST">in, 1, axis, AM_out_V_dest_V, pointer</column>
<column name="AM_out_TKEEP">in, 4, axis, AM_out_V_keep_V, pointer</column>
<column name="AM_out_TSTRB">in, 4, axis, AM_out_V_strb_V, pointer</column>
<column name="AM_out_TUSER">in, 1, axis, AM_out_V_user_V, pointer</column>
<column name="AM_out_TLAST">in, 1, axis, AM_out_V_last_V, pointer</column>
<column name="AM_out_TID">in, 1, axis, AM_out_V_id_V, pointer</column>
<column name="AM_address0">out, 11, ap_memory, AM, array</column>
<column name="AM_ce0">out, 1, ap_memory, AM, array</column>
<column name="AM_we0">out, 16, ap_memory, AM, array</column>
<column name="AM_d0">out, 128, ap_memory, AM, array</column>
</table>
</item>
</section>
</profile>
