<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `vals` mod in crate `rp2040_pac2`."><meta name="keywords" content="rust, rustlang, rust-lang, vals"><title>rp2040_pac2::i2c0::vals - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../rp2040_pac2/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a><p class="location">Module vals</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><p class="location"><a href="../../index.html">rp2040_pac2</a>::<wbr><a href="../index.html">i2c0</a></p><div id="sidebar-vars" data-name="vals" data-ty="mod" data-relpath="../"></div><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../index.html">rp2040_pac2</a>::<wbr><a href="../index.html">i2c0</a>::<wbr><a class="mod" href="">vals</a></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../src/rp2040_pac2/i2c0/vals.rs.html#1-1485" title="goto source code">[src]</a></span></h1><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.IcAckGeneralCallAckGenCall.html" title="rp2040_pac2::i2c0::vals::IcAckGeneralCallAckGenCall struct">IcAckGeneralCallAckGenCall</a></td><td class="docblock-short"><p>I2C ACK General Call Register The register controls whether DW_apb_i2c responds with a ACK or NACK when it receives an I2C General Call address. This register is applicable only when the DW_apb_i2c is in slave mode.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConIc10bitaddrMaster.html" title="rp2040_pac2::i2c0::vals::IcConIc10bitaddrMaster struct">IcConIc10bitaddrMaster</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConIc10bitaddrSlave.html" title="rp2040_pac2::i2c0::vals::IcConIc10bitaddrSlave struct">IcConIc10bitaddrSlave</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConIcRestartEn.html" title="rp2040_pac2::i2c0::vals::IcConIcRestartEn struct">IcConIcRestartEn</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConIcSlaveDisable.html" title="rp2040_pac2::i2c0::vals::IcConIcSlaveDisable struct">IcConIcSlaveDisable</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConMasterMode.html" title="rp2040_pac2::i2c0::vals::IcConMasterMode struct">IcConMasterMode</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConRxFifoFullHldCtrl.html" title="rp2040_pac2::i2c0::vals::IcConRxFifoFullHldCtrl struct">IcConRxFifoFullHldCtrl</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConSpeed.html" title="rp2040_pac2::i2c0::vals::IcConSpeed struct">IcConSpeed</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConStopDetIfaddressed.html" title="rp2040_pac2::i2c0::vals::IcConStopDetIfaddressed struct">IcConStopDetIfaddressed</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcConTxEmptyCtrl.html" title="rp2040_pac2::i2c0::vals::IcConTxEmptyCtrl struct">IcConTxEmptyCtrl</a></td><td class="docblock-short"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect. Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcDataCmdCmd.html" title="rp2040_pac2::i2c0::vals::IcDataCmdCmd struct">IcDataCmdCmd</a></td><td class="docblock-short"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO. The size of the register changes as follows: Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcDataCmdFirstDataByte.html" title="rp2040_pac2::i2c0::vals::IcDataCmdFirstDataByte struct">IcDataCmdFirstDataByte</a></td><td class="docblock-short"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO. The size of the register changes as follows: Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcDataCmdRestart.html" title="rp2040_pac2::i2c0::vals::IcDataCmdRestart struct">IcDataCmdRestart</a></td><td class="docblock-short"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO. The size of the register changes as follows: Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcDataCmdStop.html" title="rp2040_pac2::i2c0::vals::IcDataCmdStop struct">IcDataCmdStop</a></td><td class="docblock-short"><p>I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO. The size of the register changes as follows: Write: - 11 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=1 - 9 bits when IC_EMPTYFIFO_HOLD_MASTER_EN=0 Read: - 12 bits when IC_FIRST_DATA_BYTE_STATUS = 1 - 8 bits when IC_FIRST_DATA_BYTE_STATUS = 0 Note: In order for the DW_apb_i2c to continue acknowledging reads, a read command should be written for every byte that is to be received; otherwise the DW_apb_i2c will stop acknowledging.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcDmaCrRdmae.html" title="rp2040_pac2::i2c0::vals::IcDmaCrRdmae struct">IcDmaCrRdmae</a></td><td class="docblock-short"><p>DMA Control Register The register is used to enable the DMA Controller interface operation. There is a separate bit for transmit and receive. This can be programmed regardless of the state of IC_ENABLE.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcDmaCrTdmae.html" title="rp2040_pac2::i2c0::vals::IcDmaCrTdmae struct">IcDmaCrTdmae</a></td><td class="docblock-short"><p>DMA Control Register The register is used to enable the DMA Controller interface operation. There is a separate bit for transmit and receive. This can be programmed regardless of the state of IC_ENABLE.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcEnableAbort.html" title="rp2040_pac2::i2c0::vals::IcEnableAbort struct">IcEnableAbort</a></td><td class="docblock-short"><p>I2C Enable Register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcEnableEnable.html" title="rp2040_pac2::i2c0::vals::IcEnableEnable struct">IcEnableEnable</a></td><td class="docblock-short"><p>I2C Enable Register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcEnableStatusIcEn.html" title="rp2040_pac2::i2c0::vals::IcEnableStatusIcEn struct">IcEnableStatusIcEn</a></td><td class="docblock-short"><p>I2C Enable Status Register The register is used to report the DW_apb_i2c hardware status when the IC_ENABLE[0]
register is set from 1 to 0; that is, when DW_apb_i2c is disabled. If IC_ENABLE[0]
has been set to 1, bits 2:1 are forced to 0, and bit 0 is forced to 1. If IC_ENABLE[0]
has been set to 0, bits 2:1 is only be valid as soon as bit 0 is read as ‘0’. Note: When IC_ENABLE[0]
has been set to 0, a delay occurs for bit 0 to be read as 0 because disabling the DW_apb_i2c depends on I2C bus activities.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcEnableStatusSlvDisabledWhileBusy.html" title="rp2040_pac2::i2c0::vals::IcEnableStatusSlvDisabledWhileBusy struct">IcEnableStatusSlvDisabledWhileBusy</a></td><td class="docblock-short"><p>I2C Enable Status Register The register is used to report the DW_apb_i2c hardware status when the IC_ENABLE[0]
register is set from 1 to 0; that is, when DW_apb_i2c is disabled. If IC_ENABLE[0]
has been set to 1, bits 2:1 are forced to 0, and bit 0 is forced to 1. If IC_ENABLE[0]
has been set to 0, bits 2:1 is only be valid as soon as bit 0 is read as ‘0’. Note: When IC_ENABLE[0]
has been set to 0, a delay occurs for bit 0 to be read as 0 because disabling the DW_apb_i2c depends on I2C bus activities.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcEnableStatusSlvRxDataLost.html" title="rp2040_pac2::i2c0::vals::IcEnableStatusSlvRxDataLost struct">IcEnableStatusSlvRxDataLost</a></td><td class="docblock-short"><p>I2C Enable Status Register The register is used to report the DW_apb_i2c hardware status when the IC_ENABLE[0]
register is set from 1 to 0; that is, when DW_apb_i2c is disabled. If IC_ENABLE[0]
has been set to 1, bits 2:1 are forced to 0, and bit 0 is forced to 1. If IC_ENABLE[0]
has been set to 0, bits 2:1 is only be valid as soon as bit 0 is read as ‘0’. Note: When IC_ENABLE[0]
has been set to 0, a delay occurs for bit 0 to be read as 0 because disabling the DW_apb_i2c depends on I2C bus activities.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcEnableTxCmdBlock.html" title="rp2040_pac2::i2c0::vals::IcEnableTxCmdBlock struct">IcEnableTxCmdBlock</a></td><td class="docblock-short"><p>I2C Enable Register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMActivity.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMActivity struct">IcIntrMaskMActivity</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMGenCall.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMGenCall struct">IcIntrMaskMGenCall</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMMasterOnHoldReadOnly.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMMasterOnHoldReadOnly struct">IcIntrMaskMMasterOnHoldReadOnly</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMRdReq.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMRdReq struct">IcIntrMaskMRdReq</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMRestartDet.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMRestartDet struct">IcIntrMaskMRestartDet</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMRxDone.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMRxDone struct">IcIntrMaskMRxDone</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMRxFull.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMRxFull struct">IcIntrMaskMRxFull</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMRxOver.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMRxOver struct">IcIntrMaskMRxOver</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMRxUnder.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMRxUnder struct">IcIntrMaskMRxUnder</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMStartDet.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMStartDet struct">IcIntrMaskMStartDet</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMStopDet.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMStopDet struct">IcIntrMaskMStopDet</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMTxAbrt.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMTxAbrt struct">IcIntrMaskMTxAbrt</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMTxEmpty.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMTxEmpty struct">IcIntrMaskMTxEmpty</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrMaskMTxOver.html" title="rp2040_pac2::i2c0::vals::IcIntrMaskMTxOver struct">IcIntrMaskMTxOver</a></td><td class="docblock-short"><p>I2C Interrupt Mask Register. These bits mask their corresponding interrupt status bits. This register is active low; a value of 0 masks the interrupt, whereas a value of 1 unmasks the interrupt.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRActivity.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRActivity struct">IcIntrStatRActivity</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRGenCall.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRGenCall struct">IcIntrStatRGenCall</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRMasterOnHold.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRMasterOnHold struct">IcIntrStatRMasterOnHold</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRRdReq.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRRdReq struct">IcIntrStatRRdReq</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRRestartDet.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRRestartDet struct">IcIntrStatRRestartDet</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRRxDone.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRRxDone struct">IcIntrStatRRxDone</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRRxFull.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRRxFull struct">IcIntrStatRRxFull</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRRxOver.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRRxOver struct">IcIntrStatRRxOver</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRRxUnder.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRRxUnder struct">IcIntrStatRRxUnder</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRStartDet.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRStartDet struct">IcIntrStatRStartDet</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRStopDet.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRStopDet struct">IcIntrStatRStopDet</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRTxAbrt.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRTxAbrt struct">IcIntrStatRTxAbrt</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRTxEmpty.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRTxEmpty struct">IcIntrStatRTxEmpty</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcIntrStatRTxOver.html" title="rp2040_pac2::i2c0::vals::IcIntrStatRTxOver struct">IcIntrStatRTxOver</a></td><td class="docblock-short"><p>I2C Interrupt Status Register Each bit in this register has a corresponding mask bit in the IC_INTR_MASK register. These bits are cleared by reading the matching interrupt clear register. The unmasked raw versions of these bits are available in the IC_RAW_INTR_STAT register.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatActivity.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatActivity struct">IcRawIntrStatActivity</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatGenCall.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatGenCall struct">IcRawIntrStatGenCall</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatMasterOnHold.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatMasterOnHold struct">IcRawIntrStatMasterOnHold</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatRdReq.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatRdReq struct">IcRawIntrStatRdReq</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatRestartDet.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatRestartDet struct">IcRawIntrStatRestartDet</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatRxDone.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatRxDone struct">IcRawIntrStatRxDone</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatRxFull.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatRxFull struct">IcRawIntrStatRxFull</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatRxOver.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatRxOver struct">IcRawIntrStatRxOver</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatRxUnder.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatRxUnder struct">IcRawIntrStatRxUnder</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatStartDet.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatStartDet struct">IcRawIntrStatStartDet</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatStopDet.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatStopDet struct">IcRawIntrStatStopDet</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatTxAbrt.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatTxAbrt struct">IcRawIntrStatTxAbrt</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatTxEmpty.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatTxEmpty struct">IcRawIntrStatTxEmpty</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcRawIntrStatTxOver.html" title="rp2040_pac2::i2c0::vals::IcRawIntrStatTxOver struct">IcRawIntrStatTxOver</a></td><td class="docblock-short"><p>I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT register, these bits are not masked so they always show the true status of the DW_apb_i2c.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcSlvDataNackOnlyNack.html" title="rp2040_pac2::i2c0::vals::IcSlvDataNackOnlyNack struct">IcSlvDataNackOnlyNack</a></td><td class="docblock-short"><p>Generate Slave Data NACK Register The register is used to generate a NACK for the data part of a transfer when DW_apb_i2c is acting as a slave-receiver. This register only exists when the IC_SLV_DATA_NACK_ONLY parameter is set to 1. When this parameter disabled, this register does not exist and writing to the register’s address has no effect. A write can occur on this register if both of the following conditions are met: - DW_apb_i2c is disabled (IC_ENABLE[0]
= 0) - Slave part is inactive (IC_STATUS[6]
= 0) Note: The IC_STATUS[6]
is a register read-back location for the internal slv_activity signal; the user should poll this before writing the ic_slv_data_nack_only bit.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusActivity.html" title="rp2040_pac2::i2c0::vals::IcStatusActivity struct">IcStatusActivity</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusMstActivity.html" title="rp2040_pac2::i2c0::vals::IcStatusMstActivity struct">IcStatusMstActivity</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusRff.html" title="rp2040_pac2::i2c0::vals::IcStatusRff struct">IcStatusRff</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusRfne.html" title="rp2040_pac2::i2c0::vals::IcStatusRfne struct">IcStatusRfne</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusSlvActivity.html" title="rp2040_pac2::i2c0::vals::IcStatusSlvActivity struct">IcStatusSlvActivity</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusTfe.html" title="rp2040_pac2::i2c0::vals::IcStatusTfe struct">IcStatusTfe</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcStatusTfnf.html" title="rp2040_pac2::i2c0::vals::IcStatusTfnf struct">IcStatusTfnf</a></td><td class="docblock-short"><p>I2C Status Register This is a read-only register used to indicate the current transfer status and FIFO status. The status register may be read at any time. None of the bits in this register request an interrupt. When the I2C is disabled by writing 0 in bit 0 of the IC_ENABLE register: - Bits 1 and 2 are set to 1 - Bits 3 and 10 are set to 0 When the master or slave state machines goes to idle and ic_en=0: - Bits 5 and 6 are set to 0</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTarGcOrStart.html" title="rp2040_pac2::i2c0::vals::IcTarGcOrStart struct">IcTarGcOrStart</a></td><td class="docblock-short"><p>I2C Target Address Register This register is 12 bits wide, and bits 31:12 are reserved. This register can be written to only when IC_ENABLE[0]
is set to 0. Note: If the software or application is aware that the DW_apb_i2c is not using the TAR address for the pending commands in the Tx FIFO, then it is possible to update the TAR address even while the Tx FIFO has entries (IC_STATUS[2]= 0). - It is not necessary to perform any write to this register if DW_apb_i2c is enabled as an I2C slave only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTarSpecial.html" title="rp2040_pac2::i2c0::vals::IcTarSpecial struct">IcTarSpecial</a></td><td class="docblock-short"><p>I2C Target Address Register This register is 12 bits wide, and bits 31:12 are reserved. This register can be written to only when IC_ENABLE[0]
is set to 0. Note: If the software or application is aware that the DW_apb_i2c is not using the TAR address for the pending commands in the Tx FIFO, then it is possible to update the TAR address even while the Tx FIFO has entries (IC_STATUS[2]= 0). - It is not necessary to perform any write to this register if DW_apb_i2c is enabled as an I2C slave only.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrt7bAddrNoack.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrt7bAddrNoack struct">IcTxAbrtSourceAbrt7bAddrNoack</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrt10addr1Noack.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrt10addr1Noack struct">IcTxAbrtSourceAbrt10addr1Noack</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrt10addr2Noack.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrt10addr2Noack struct">IcTxAbrtSourceAbrt10addr2Noack</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrt10bRdNorstrt.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrt10bRdNorstrt struct">IcTxAbrtSourceAbrt10bRdNorstrt</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtGcallNoack.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtGcallNoack struct">IcTxAbrtSourceAbrtGcallNoack</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtGcallRead.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtGcallRead struct">IcTxAbrtSourceAbrtGcallRead</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtHsAckdet.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtHsAckdet struct">IcTxAbrtSourceAbrtHsAckdet</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtHsNorstrt.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtHsNorstrt struct">IcTxAbrtSourceAbrtHsNorstrt</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtMasterDis.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtMasterDis struct">IcTxAbrtSourceAbrtMasterDis</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtSbyteAckdet.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtSbyteAckdet struct">IcTxAbrtSourceAbrtSbyteAckdet</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtSbyteNorstrt.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtSbyteNorstrt struct">IcTxAbrtSourceAbrtSbyteNorstrt</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtSlvArblost.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtSlvArblost struct">IcTxAbrtSourceAbrtSlvArblost</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtSlvflushTxfifo.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtSlvflushTxfifo struct">IcTxAbrtSourceAbrtSlvflushTxfifo</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtSlvrdIntx.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtSlvrdIntx struct">IcTxAbrtSourceAbrtSlvrdIntx</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtTxdataNoack.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtTxdataNoack struct">IcTxAbrtSourceAbrtTxdataNoack</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceAbrtUserAbrt.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceAbrtUserAbrt struct">IcTxAbrtSourceAbrtUserAbrt</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.IcTxAbrtSourceArbLost.html" title="rp2040_pac2::i2c0::vals::IcTxAbrtSourceArbLost struct">IcTxAbrtSourceArbLost</a></td><td class="docblock-short"><p>I2C Transmit Abort Source Register This register has 32 bits that indicate the source of the TX_ABRT bit. Except for Bit 9, this register is cleared whenever the IC_CLR_TX_ABRT register or the IC_CLR_INTR register is read. To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must be fixed first; RESTART must be enabled (IC_CON[5]=1), the SPECIAL bit must be cleared (IC_TAR[11]), or the GC_OR_START bit must be cleared (IC_TAR[10]). Once the source of the ABRT_SBYTE_NORSTRT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the ABRT_SBYTE_NORSTRT is not fixed before attempting to clear this bit, Bit 9 clears for one cycle and is then re-asserted.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="rp2040_pac2" data-search-js="../../../search-index.js"></div>
    <script src="../../../main.js"></script></body></html>