{"vcs1":{"timestamp_begin":1698966492.167012601, "rt":0.36, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1698966492.579501001, "rt":0.47, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1698966493.083682080, "rt":0.26, "ut":0.08, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698966491.831868440}
{"VCS_COMP_START_TIME": 1698966491.831868440}
{"VCS_COMP_END_TIME": 1698966493.405891141}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222592}}
