#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 10 13:19:43 2022
# Process ID: 10556
# Current directory: C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1
# Command line: vivado.exe -log design_1_hud_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hud_gen_0_0.tcl
# Log file: C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1/design_1_hud_gen_0_0.vds
# Journal file: C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_hud_gen_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dev/CrowdSupplyWorkShop1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_hud_gen_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20144
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1006.148 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_hud_gen_0_0' [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_hud_gen_0_0/synth/design_1_hud_gen_0_0.vhd:90]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hud_gen' declared at 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen.vhd:12' bound to instance 'U0' of component 'hud_gen' [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_hud_gen_0_0/synth/design_1_hud_gen_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'hud_gen' [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen.vhd:49]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'hud_gen_AXILiteS_s_axi' declared at 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen_AXILiteS_s_axi.vhd:9' bound to instance 'hud_gen_AXILiteS_s_axi_U' of component 'hud_gen_AXILiteS_s_axi' [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen.vhd:366]
INFO: [Synth 8-638] synthesizing module 'hud_gen_AXILiteS_s_axi' [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen_AXILiteS_s_axi.vhd:95]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hud_gen_AXILiteS_s_axi' (1#1) [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen_AXILiteS_s_axi.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'hud_gen' (2#1) [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ipshared/1647/hdl/vhdl/hud_gen.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_hud_gen_0_0' (3#1) [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_hud_gen_0_0/synth/design_1_hud_gen_0_0.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1006.148 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1006.148 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1006.148 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_hud_gen_0_0/constraints/hud_gen_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_hud_gen_0_0/constraints/hud_gen_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1051.848 ; gain = 12.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.848 ; gain = 45.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.848 ; gain = 45.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1051.848 ; gain = 45.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hud_gen_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hud_gen_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hud_gen_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hud_gen_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1051.848 ; gain = 45.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	               31 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 30    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	  13 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP bound_fu_254_p2, operation Mode is: A2*B.
DSP Report: register bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: Generating DSP bound_reg_871_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound_reg_871_reg is absorbed into DSP bound_reg_871_reg.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_reg_871_reg.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_reg_871_reg.
DSP Report: Generating DSP bound_fu_254_p2, operation Mode is: A2*B2.
DSP Report: register bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: register bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_fu_254_p2.
DSP Report: Generating DSP bound_reg_871_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register bound_reg_871_reg is absorbed into DSP bound_reg_871_reg.
DSP Report: register bound_reg_871_reg is absorbed into DSP bound_reg_871_reg.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_reg_871_reg.
DSP Report: operator bound_fu_254_p2 is absorbed into DSP bound_reg_871_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1051.848 ; gain = 45.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hud_gen     | A2*B            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hud_gen     | (PCIN>>17)+A*B  | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hud_gen     | A2*B2           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hud_gen     | (PCIN>>17)+A2*B | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1067.422 ; gain = 61.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1180.805 ; gain = 174.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   181|
|2     |DSP48E1 |     4|
|4     |LUT1    |   126|
|5     |LUT2    |   280|
|6     |LUT3    |   319|
|7     |LUT4    |   211|
|8     |LUT5    |   289|
|9     |LUT6    |   284|
|10    |FDRE    |  1096|
|11    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1190.902 ; gain = 184.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1190.902 ; gain = 139.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1190.902 ; gain = 184.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1193.750 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1193.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1193.750 ; gain = 187.602
INFO: [Common 17-1381] The checkpoint 'C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1/design_1_hud_gen_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hud_gen_0_0, cache-ID = 29520c8f89997a8e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/FPGAProjects/CS1/CS1.runs/design_1_hud_gen_0_0_synth_1/design_1_hud_gen_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hud_gen_0_0_utilization_synth.rpt -pb design_1_hud_gen_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 10 13:21:22 2022...
