OpenROAD 353633e018e57e35041db2841116ba382830b97b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      39992.7 u
average displacement        1.3 u
max displacement            7.6 u
original HPWL          186929.2 u
legalized HPWL         228691.5 u
delta HPWL                   22 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 31010 cells, 365 terminals, 31023 edges and 99555 pins.
[INFO DPO-0109] Network stats: inst 31375, edges 31023, pins 99555
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 1114 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 30261 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (703760, 702800)
[INFO DPO-0310] Assigned 30261 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 4.612457e+08.
[INFO DPO-0302] End of matching; objective is 4.589359e+08, improvement is 0.50 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 4.386357e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 4.339496e+08.
[INFO DPO-0306] Pass   3 of global swaps; hpwl is 4.324646e+08.
[INFO DPO-0307] End of global swaps; objective is 4.324646e+08, improvement is 5.77 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 4.299451e+08.
[INFO DPO-0309] End of vertical swaps; objective is 4.299451e+08, improvement is 0.58 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 4.273440e+08.
[INFO DPO-0305] End of reordering; objective is 4.273440e+08, improvement is 0.60 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 605220 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 605220, swaps 94280, moves 159717 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.213170e+08, Scratch cost 4.130608e+08, Incremental cost 4.130608e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.130608e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.96 percent.
[INFO DPO-0332] End of pass, Generator displacement called 605220 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1210440, swaps 184814, moves 320126 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 4.130608e+08, Scratch cost 4.098856e+08, Incremental cost 4.098856e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 4.098856e+08.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.77 percent.
[INFO DPO-0328] End of random improver; improvement is 2.713253 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 14908 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9945 cell flips.
[INFO DPO-0384] End of flipping; objective is 4.078505e+08, improvement is 1.94 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           228691.5 u
Final HPWL              200487.9 u
Delta HPWL                 -12.3 %

[INFO DPL-0020] Mirrored 729 instances
[INFO DPL-0021] HPWL before          200487.9 u
[INFO DPL-0022] HPWL after           200390.5 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2439_/G ^
   0.30
gen_encoder_units[1].encoder_unit/_454_/CK ^
   0.00      0.00       0.30


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_504_
          (removal check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.43    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_504_/RN (DFFR_X1)
                                  0.68   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/_504_/CK (DFFR_X1)
                          0.71    0.71   library removal time
                                  0.71   data required time
-----------------------------------------------------------------------------
                                  0.71   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                 -0.03   slack (VIOLATED)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2746_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2408_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2746_/GN (DLL_X1)
                  0.01    0.04    1.54 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2746_/Q (DLL_X1)
     1    1.05                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[1].cg_i.en_latch (net)
                  0.01    0.00    1.54 ^ gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2408_/A2 (AND2_X1)
                                  1.54   data arrival time

                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                          0.00    1.50   clock reconvergence pessimism
                                  1.50 v gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2408_/A1 (AND2_X1)
                          0.00    1.50   clock gating hold time
                                  1.50   data required time
-----------------------------------------------------------------------------
                                  1.50   data required time
                                 -1.54   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/_454_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_455_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/_454_/CK (DFFR_X1)
                  0.01    0.07    0.07 ^ gen_encoder_units[3].encoder_unit/_454_/QN (DFFR_X1)
     2    2.78                           gen_encoder_units[3].encoder_unit/_001_ (net)
                  0.01    0.00    0.07 ^ gen_encoder_units[3].encoder_unit/_381_/A2 (OR2_X1)
                  0.01    0.03    0.09 ^ gen_encoder_units[3].encoder_unit/_381_/ZN (OR2_X1)
     1    1.73                           gen_encoder_units[3].encoder_unit/_118_ (net)
                  0.01    0.00    0.09 ^ gen_encoder_units[3].encoder_unit/_382_/A (INV_X1)
                  0.00    0.01    0.10 v gen_encoder_units[3].encoder_unit/_382_/ZN (INV_X1)
     1    1.20                           gen_encoder_units[3].encoder_unit/k_addr_n[2] (net)
                  0.00    0.00    0.10 v gen_encoder_units[3].encoder_unit/_455_/D (DFFR_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/_455_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_504_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.43    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_504_/RN (DFFR_X1)
                                  0.68   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[3].encoder_unit/_504_/CK (DFFR_X1)
                         -0.04    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2924_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2924_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2924_/Q (DLL_X1)
     1    1.75                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2510_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    71  118.27                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[6] (net)
                  0.13    0.01    0.26 ^ max_cap417/A (BUF_X16)
                  0.01    0.03    0.29 ^ max_cap417/Z (BUF_X16)
    59   85.44                           net417 (net)
                  0.04    0.03    0.32 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2510_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2510_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.32
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_504_
          (recovery check against rising-edge clock clk_i)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.30    0.30 ^ input external delay
                  0.00    0.00    0.30 ^ rst_ni (in)
     1   27.13                           rst_ni (net)
                  0.00    0.00    0.30 ^ input258/A (BUF_X32)
                  0.02    0.03    0.33 ^ input258/Z (BUF_X32)
   407  983.35                           net258 (net)
                  0.43    0.35    0.68 ^ gen_encoder_units[3].encoder_unit/_504_/RN (DFFR_X1)
                                  0.68   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[3].encoder_unit/_504_/CK (DFFR_X1)
                         -0.04    2.96   library recovery time
                                  2.96   data required time
-----------------------------------------------------------------------------
                                  2.96   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  2.27   slack (MET)


Startpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2924_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.50    1.50   clock clk_i (fall edge)
                          0.00    1.50   clock network delay (ideal)
                  0.00    0.00    1.50 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2924_/GN (DLL_X1)
                  0.01    0.07    1.57 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2924_/Q (DLL_X1)
     1    1.75                           gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/cg_we_global.en_latch (net)
                  0.01    0.00    1.57 v gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A2 (NAND2_X1)
                                  1.57   data arrival time

                  0.00    3.00    3.00   clock clk_i (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_encoder_units[1].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2398_/A1 (NAND2_X1)
                          0.00    3.00   clock gating setup time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                  1.43   slack (MET)


Startpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_151_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2510_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_151_/CK (DFFR_X2)
                  0.13    0.25    0.25 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_151_/Q (DFFR_X2)
    71  118.27                           gen_encoder_units[3].encoder_unit/threshold_memory/wdata_a_q[6] (net)
                  0.13    0.01    0.26 ^ max_cap417/A (BUF_X16)
                  0.01    0.03    0.29 ^ max_cap417/Z (BUF_X16)
    59   85.44                           net417 (net)
                  0.04    0.03    0.32 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2510_/D (DLH_X1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[2].sub_unit_i/_2510_/G (DLH_X1)
                          0.32    0.32   time borrowed from endpoint
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                       1.50
library setup time                     -0.02
--------------------------------------------
max time borrow                         1.48
actual time borrow                      0.32
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
gen_encoder_units[1].encoder_unit/threshold_memory/_152_/Q  120.85  124.62   -3.77 (VIOLATED)
gen_encoder_units[1].encoder_unit/threshold_memory/_159_/Q  120.85  123.09   -2.24 (VIOLATED)
gen_encoder_units[0].encoder_unit/threshold_memory/_153_/Q  120.85  122.44   -1.59 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06255657225847244

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3151

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-3.7694456577301025

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0312

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3188

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.51e-03   7.22e-04   3.96e-04   4.63e-03  46.2%
Combinational          1.83e-03   3.05e-03   5.12e-04   5.39e-03  53.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.34e-03   3.77e-03   9.08e-04   1.00e-02 100.0%
                          53.3%      37.6%       9.1%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 47322 u^2 39% utilization.

Elapsed time: 0:27.83[h:]min:sec. CPU time: user 27.63 sys 0.18 (99%). Peak memory: 235836KB.
