module ring_john_tb;
 parameter WIDTH = 4;
 reg clk;
 reg rstn;
 reg rj;
 wire [WIDTH-1:0] y;
ring_john u0 (.clk (clk),
 .rstn (rstn),
 .rj(rj),
 .y (y));
 always #10 clk = ~clk;
 initial begin
 clk=0;
 rstn = 1;
 rj=1;
 repeat (2) @(posedge clk);
 rstn <= 0;
 repeat (15) @(posedge clk);
 rj=0;
 repeat (2) @(posedge clk);
 rstn <= 0;
 repeat (15) @(posedge clk);
 $finish;
 end
endmodule
