{
  "module_name": "r200",
  "hash_id": "a1f35e8d3fa4d38d6459b0d98a6639e1df25eeec612a73ec7c6de7a64f5cd378",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/reg_srcs/r200",
  "human_readable_source": "r200 0x3294\n0x1434 SRC_Y_X\n0x1438 DST_Y_X\n0x143C DST_HEIGHT_WIDTH\n0x146C DP_GUI_MASTER_CNTL\n0x1474 BRUSH_Y_X\n0x1478 DP_BRUSH_BKGD_CLR\n0x147C DP_BRUSH_FRGD_CLR\n0x1480 BRUSH_DATA0\n0x1484 BRUSH_DATA1\n0x1598 DST_WIDTH_HEIGHT\n0x15C0 CLR_CMP_CNTL\n0x15C4 CLR_CMP_CLR_SRC\n0x15C8 CLR_CMP_CLR_DST\n0x15CC CLR_CMP_MSK\n0x15D8 DP_SRC_FRGD_CLR\n0x15DC DP_SRC_BKGD_CLR\n0x1600 DST_LINE_START\n0x1604 DST_LINE_END\n0x1608 DST_LINE_PATCOUNT\n0x16C0 DP_CNTL\n0x16CC DP_WRITE_MSK\n0x16D0 DP_CNTL_XDIR_YDIR_YMAJOR\n0x16E8 DEFAULT_SC_BOTTOM_RIGHT\n0x16EC SC_TOP_LEFT\n0x16F0 SC_BOTTOM_RIGHT\n0x16F4 SRC_SC_BOTTOM_RIGHT\n0x1714 DSTCACHE_CTLSTAT\n0x1720 WAIT_UNTIL\n0x172C RBBM_GUICNTL\n0x1c14 PP_MISC\n0x1c18 PP_FOG_COLOR\n0x1c1c RE_SOLID_COLOR\n0x1c20 RB3D_BLENDCNTL\n0x1c4c SE_CNTL\n0x1c50 RE_CNTL\n0x1cc8 RE_STIPPLE_ADDR\n0x1ccc RE_STIPPLE_DATA\n0x1cd0 RE_LINE_PATTERN\n0x1cd4 RE_LINE_STATE\n0x1cd8 RE_SCISSOR_TL_0\n0x1cdc RE_SCISSOR_BR_0\n0x1ce0 RE_SCISSOR_TL_1\n0x1ce4 RE_SCISSOR_BR_1\n0x1ce8 RE_SCISSOR_TL_2\n0x1cec RE_SCISSOR_BR_2\n0x1d60 RB3D_DEPTHXY_OFFSET\n0x1d7c RB3D_STENCILREFMASK\n0x1d80 RB3D_ROPCNTL\n0x1d84 RB3D_PLANEMASK\n0x1d98 VAP_VPORT_XSCALE\n0x1d9c VAP_VPORT_XOFFSET\n0x1da0 VAP_VPORT_YSCALE\n0x1da4 VAP_VPORT_YOFFSET\n0x1da8 VAP_VPORT_ZSCALE\n0x1dac VAP_VPORT_ZOFFSET\n0x1db0 SE_ZBIAS_FACTOR\n0x1db4 SE_ZBIAS_CONSTANT\n0x1db8 SE_LINE_WIDTH\n0x2080 SE_VAP_CNTL\n0x2090 SE_TCL_OUTPUT_VTX_FMT_0\n0x2094 SE_TCL_OUTPUT_VTX_FMT_1\n0x20b0 SE_VTE_CNTL\n0x2140 SE_CNTL_STATUS\n0x2180 SE_VTX_STATE_CNTL\n0x2200 SE_TCL_VECTOR_INDX_REG\n0x2204 SE_TCL_VECTOR_DATA_REG\n0x2208 SE_TCL_SCALAR_INDX_REG\n0x220c SE_TCL_SCALAR_DATA_REG\n0x2230 SE_TCL_MATRIX_SEL_0\n0x2234 SE_TCL_MATRIX_SEL_1\n0x2238 SE_TCL_MATRIX_SEL_2\n0x223c SE_TCL_MATRIX_SEL_3\n0x2240 SE_TCL_MATRIX_SEL_4\n0x2250 SE_TCL_OUTPUT_VTX_COMP_SEL\n0x2254 SE_TCL_INPUT_VTX_VECTOR_ADDR_0\n0x2258 SE_TCL_INPUT_VTX_VECTOR_ADDR_1\n0x225c SE_TCL_INPUT_VTX_VECTOR_ADDR_2\n0x2260 SE_TCL_INPUT_VTX_VECTOR_ADDR_3\n0x2268 SE_TCL_LIGHT_MODEL_CTL_0\n0x226c SE_TCL_LIGHT_MODEL_CTL_1\n0x2270 SE_TCL_PER_LIGHT_CTL_0\n0x2274 SE_TCL_PER_LIGHT_CTL_1\n0x2278 SE_TCL_PER_LIGHT_CTL_2\n0x227c SE_TCL_PER_LIGHT_CTL_3\n0x2284 VAP_PVS_STATE_FLUSH_REG\n0x22a8 SE_TCL_TEX_PROC_CTL_2\n0x22ac SE_TCL_TEX_PROC_CTL_3\n0x22b0 SE_TCL_TEX_PROC_CTL_0\n0x22b4 SE_TCL_TEX_PROC_CTL_1\n0x22b8 SE_TCL_TEX_CYL_WRAP_CTL\n0x22c0 SE_TCL_UCP_VERT_BLEND_CNTL\n0x22c4 SE_TCL_POINT_SPRITE_CNTL\n0x22d0 SE_PVS_CNTL\n0x22d4 SE_PVS_CONST_CNTL\n0x2648 RE_POINTSIZE\n0x26c0 RE_TOP_LEFT\n0x26c4 RE_MISC\n0x26f0 RE_AUX_SCISSOR_CNTL\n0x2c14 PP_BORDER_COLOR_0\n0x2c34 PP_BORDER_COLOR_1\n0x2c54 PP_BORDER_COLOR_2\n0x2c74 PP_BORDER_COLOR_3\n0x2c94 PP_BORDER_COLOR_4\n0x2cb4 PP_BORDER_COLOR_5\n0x2cc4 PP_CNTL_X\n0x2cf8 PP_TRI_PERF\n0x2cfc PP_PERF_CNTL\n0x2d9c PP_TAM_DEBUG3\n0x2ee0 PP_TFACTOR_0\n0x2ee4 PP_TFACTOR_1\n0x2ee8 PP_TFACTOR_2\n0x2eec PP_TFACTOR_3\n0x2ef0 PP_TFACTOR_4\n0x2ef4 PP_TFACTOR_5\n0x2ef8 PP_TFACTOR_6\n0x2efc PP_TFACTOR_7\n0x2f00 PP_TXCBLEND_0\n0x2f04 PP_TXCBLEND2_0\n0x2f08 PP_TXABLEND_0\n0x2f0c PP_TXABLEND2_0\n0x2f10 PP_TXCBLEND_1\n0x2f14 PP_TXCBLEND2_1\n0x2f18 PP_TXABLEND_1\n0x2f1c PP_TXABLEND2_1\n0x2f20 PP_TXCBLEND_2\n0x2f24 PP_TXCBLEND2_2\n0x2f28 PP_TXABLEND_2\n0x2f2c PP_TXABLEND2_2\n0x2f30 PP_TXCBLEND_3\n0x2f34 PP_TXCBLEND2_3\n0x2f38 PP_TXABLEND_3\n0x2f3c PP_TXABLEND2_3\n0x2f40 PP_TXCBLEND_4\n0x2f44 PP_TXCBLEND2_4\n0x2f48 PP_TXABLEND_4\n0x2f4c PP_TXABLEND2_4\n0x2f50 PP_TXCBLEND_5\n0x2f54 PP_TXCBLEND2_5\n0x2f58 PP_TXABLEND_5\n0x2f5c PP_TXABLEND2_5\n0x2f60 PP_TXCBLEND_6\n0x2f64 PP_TXCBLEND2_6\n0x2f68 PP_TXABLEND_6\n0x2f6c PP_TXABLEND2_6\n0x2f70 PP_TXCBLEND_7\n0x2f74 PP_TXCBLEND2_7\n0x2f78 PP_TXABLEND_7\n0x2f7c PP_TXABLEND2_7\n0x2f80 PP_TXCBLEND_8\n0x2f84 PP_TXCBLEND2_8\n0x2f88 PP_TXABLEND_8\n0x2f8c PP_TXABLEND2_8\n0x2f90 PP_TXCBLEND_9\n0x2f94 PP_TXCBLEND2_9\n0x2f98 PP_TXABLEND_9\n0x2f9c PP_TXABLEND2_9\n0x2fa0 PP_TXCBLEND_10\n0x2fa4 PP_TXCBLEND2_10\n0x2fa8 PP_TXABLEND_10\n0x2fac PP_TXABLEND2_10\n0x2fb0 PP_TXCBLEND_11\n0x2fb4 PP_TXCBLEND2_11\n0x2fb8 PP_TXABLEND_11\n0x2fbc PP_TXABLEND2_11\n0x2fc0 PP_TXCBLEND_12\n0x2fc4 PP_TXCBLEND2_12\n0x2fc8 PP_TXABLEND_12\n0x2fcc PP_TXABLEND2_12\n0x2fd0 PP_TXCBLEND_13\n0x2fd4 PP_TXCBLEND2_13\n0x2fd8 PP_TXABLEND_13\n0x2fdc PP_TXABLEND2_13\n0x2fe0 PP_TXCBLEND_14\n0x2fe4 PP_TXCBLEND2_14\n0x2fe8 PP_TXABLEND_14\n0x2fec PP_TXABLEND2_14\n0x2ff0 PP_TXCBLEND_15\n0x2ff4 PP_TXCBLEND2_15\n0x2ff8 PP_TXABLEND_15\n0x2ffc PP_TXABLEND2_15\n0x3218 RB3D_BLENCOLOR\n0x321c RB3D_ABLENDCNTL\n0x3220 RB3D_CBLENDCNTL\n0x3290 RB3D_ZPASS_DATA\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}