
---------- Begin Simulation Statistics ----------
final_tick                               81939832390500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49868                       # Simulator instruction rate (inst/s)
host_mem_usage                                 791504                       # Number of bytes of host memory used
host_op_rate                                    79986                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   200.53                       # Real time elapsed on the host
host_tick_rate                               13784262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002764                       # Number of seconds simulated
sim_ticks                                  2764133000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       638854                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20504                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       861896                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499723                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       638854                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       139131                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          945253                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40863                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2707                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14093014                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120758                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20531                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1267110                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1248854                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5349224                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.998466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.121506                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1083302     20.25%     20.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1875806     35.07%     55.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       421122      7.87%     63.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       200546      3.75%     66.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       149811      2.80%     69.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       167479      3.13%     72.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       142077      2.66%     75.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        41971      0.78%     76.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1267110     23.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5349224                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.552825                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.552825                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2611473                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17637762                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           557660                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1563592                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20760                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        763180                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3694285                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    70                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411763                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   104                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              945253                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            856405                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4624305                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10962356                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41520                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.170986                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       871417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540586                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.982972                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5516673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.240939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.543098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2706693     49.06%     49.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           134798      2.44%     51.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104825      1.90%     53.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           151634      2.75%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179951      3.26%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           338479      6.14%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170412      3.09%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           193867      3.51%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1536014     27.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5516673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2746292                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1368819                       # number of floating regfile writes
system.switch_cpus.idleCycles                   11572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34019                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           781770                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.035387                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100559                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411763                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          153652                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3721605                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          683                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1429202                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17288390                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3688796                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34653                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16780363                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         47678                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20760                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         47928                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          160                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       381571                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       115976                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31002                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          266                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5489                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26954263                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16763025                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498478                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13436103                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.032251                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16770090                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29044173                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13099251                       # number of integer regfile writes
system.switch_cpus.ipc                       1.808892                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.808892                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100181      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10412184     61.92%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86886      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35030      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342870      2.04%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129271      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161097      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63360      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138989      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           46      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176561      1.05%     69.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23335      0.14%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13153      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3417255     20.32%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413396      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279824      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          493      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16815023                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1586691                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3151234                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1546969                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1899442                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              198479                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011804                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          118368     59.64%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            128      0.06%     59.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3369      1.70%     61.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            34      0.02%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2793      1.41%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9903      4.99%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56863     28.65%     96.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           546      0.28%     96.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         6474      3.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15326630                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36269301                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15216056                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16638030                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17288378                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16815023                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1248819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75344                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1765129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5516673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.048037                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.285585                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       961332     17.43%     17.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       621381     11.26%     28.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       900604     16.33%     45.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       831714     15.08%     60.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       739423     13.40%     73.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       604934     10.97%     84.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       346009      6.27%     90.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       251332      4.56%     95.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       259944      4.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5516673                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.041657                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              856433                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       383171                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       285182                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3721605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1429202                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6735804                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5528245                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          267866                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         148406                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           870092                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         577257                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3129                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54966693                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17521121                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22491535                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2003687                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1384716                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20760                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2354260                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1758820                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3013511                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30062771                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4104784                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21370434                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34744791                       # The number of ROB writes
system.switch_cpus.timesIdled                     178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2114                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50540                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2114                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2066                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1099                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3701                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3701                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       476416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       476416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  476416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5378                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18192500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28543250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2764133000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21036                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          267                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19321                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           392                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6131                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        42176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2843008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4885                       # Total snoops (count)
system.tol2bus.snoopTraffic                    132224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068793                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.253105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28616     93.12%     93.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2114      6.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30730                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44503500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38169499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            587498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          234                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        20232                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20466                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          234                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        20232                       # number of overall hits
system.l2.overall_hits::total                   20466                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          157                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         5215                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5379                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          157                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         5215                       # number of overall misses
system.l2.overall_misses::total                  5379                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    408232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        421594000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13361500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    408232500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       421594000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25447                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25845                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25447                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25845                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.401535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.204936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208125                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.401535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.204936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208125                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85105.095541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78280.441035                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78377.765384                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85105.095541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78280.441035                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78377.765384                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2066                       # number of writebacks
system.l2.writebacks::total                      2066                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         5215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5372                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         5215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5372                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    356092500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    367884000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    356092500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    367884000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.401535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.204936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.207855                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.401535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.204936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.207855                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75105.095541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68282.358581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68481.757260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75105.095541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68282.358581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68481.757260                       # average overall mshr miss latency
system.l2.replacements                           4885                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18970                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          267                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              267                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          267                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          394                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           394                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15620                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15620                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         3701                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3702                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    279393500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     279393500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19321                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19322                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.191553                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.191595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75491.353688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75470.961642                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3701                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    242393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    242393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.191553                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.191543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65494.055661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65494.055661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                234                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            392                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.401535                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.403061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85105.095541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84566.455696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11791500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.401535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.400510                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75105.095541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75105.095541                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1519                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    128839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    128839000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6126                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6131                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.247143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.247757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85098.414795                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84818.301514                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1514                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    113699000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    113699000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.247143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.246942                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75098.414795                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75098.414795                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1856.674255                       # Cycle average of tags in use
system.l2.tags.total_refs                       24187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.951279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     239.995795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.146439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         4.438974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    28.021266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1584.071780                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.117185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.773473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.906579                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1210                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    411243                       # Number of tag accesses
system.l2.tags.data_accesses                   411243                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       333696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             344192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       132224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          132224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         5214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2066                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2066                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             23154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            138922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3635136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    120723569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124520781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        23154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3635136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3658290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47835614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47835614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47835614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            23154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           138922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3635136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    120723569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            172356395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001015068500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12691                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1907                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5371                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2066                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5371                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              101                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     56208000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   25130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               150445500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11183.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29933.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3512                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1654                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5371                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2066                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.676939                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.208151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.634351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          622     33.05%     33.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          629     33.42%     66.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          250     13.28%     79.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          151      8.02%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           64      3.40%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      1.86%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      1.38%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      1.81%     96.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1882                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.452174                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.178830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    179.814878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            111     96.52%     96.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3      2.61%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.582609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.552781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30     26.09%     26.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.87%     26.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               73     63.48%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      7.83%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 321664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  129408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               132224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       116.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2763811000                       # Total gap between requests
system.mem_ctrls.avgGap                     371629.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       311616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       129408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3635136.225355291739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 112735530.453852966428                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46816849.985149048269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         5214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2066                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5318750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    145126750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  58323162750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33877.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27834.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28229991.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6147540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3267495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13223280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2641320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     217582560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        616415670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        542314080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1401591945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.063859                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1403933250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     92040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1268149250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7289940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3874695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22662360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            7913520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     217582560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        599988840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        556148160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1415460075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.081030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1440434750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     92040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1231647750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2764122500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       855960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           855975                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       855960                       # number of overall hits
system.cpu.icache.overall_hits::total          855975                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            446                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           446                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     18699000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18699000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     18699000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18699000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       856405                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       856421                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       856405                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       856421                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000521                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42020.224719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41926.008969                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42020.224719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41926.008969                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          267                       # number of writebacks
system.cpu.icache.writebacks::total               267                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           54                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           54                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     16420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     16420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     16420000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     16420000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 41994.884910                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41994.884910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 41994.884910                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41994.884910                       # average overall mshr miss latency
system.cpu.icache.replacements                    267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       855960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          855975                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           446                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     18699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       856405                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       856421                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42020.224719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41926.008969                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           54                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           54                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     16420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     16420000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 41994.884910                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41994.884910                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003959                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42575                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            159.456929                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003925                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1713234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1713234                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4684200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4684201                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4684200                       # number of overall hits
system.cpu.dcache.overall_hits::total         4684201                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26628                       # number of overall misses
system.cpu.dcache.overall_misses::total         26634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    710212999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    710212999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    710212999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    710212999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4710828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4710835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4710828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4710835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26671.661371                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26665.652887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26671.661371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26665.652887                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3982                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.957895                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18970                       # number of writebacks
system.cpu.dcache.writebacks::total             18970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25447                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25447                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25447                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    659902999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    659902999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    659902999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    659902999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005402                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005402                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25932.447793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25932.447793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25932.447793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25932.447793                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24428                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    218440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    218440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3312656                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3312661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29898.781823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29878.334017                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1180                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6126                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    187488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    187488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 30605.288932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30605.288932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    491772499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    491772499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25451.428372                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25450.111215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    472414999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    472414999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24450.856529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24450.856529                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939832390500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.033248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2381542                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.492304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.033143                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000032                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9447122                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9447122                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947932158000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65270                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793208                       # Number of bytes of host memory used
host_op_rate                                   104697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   612.84                       # Real time elapsed on the host
host_tick_rate                               13216778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008100                       # Number of seconds simulated
sim_ticks                                  8099767500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1752614                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57278                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2587253                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1495467                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1752614                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       257147                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2827265                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118402                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6300                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42278458                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21357566                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57278                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3822431                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3618042                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15709765                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.063245                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.135398                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2959254     18.84%     18.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5644021     35.93%     54.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1215039      7.73%     62.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       574435      3.66%     66.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444461      2.83%     68.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       474222      3.02%     72.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       434255      2.76%     74.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       141647      0.90%     75.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3822431     24.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15709765                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.539984                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.539984                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       7534763                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52740968                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1659962                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4557311                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          57926                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2382945                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11060437                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   113                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4225853                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   290                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2827265                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2540940                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13562479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32771600                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          115852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.174528                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2572502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1613869                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.022996                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     16192907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.299199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.544892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7779590     48.04%     48.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           408408      2.52%     50.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           323545      2.00%     52.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           446293      2.76%     55.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           552432      3.41%     58.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1017717      6.28%     65.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           504994      3.12%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           578455      3.57%     71.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4581473     28.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     16192907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8241183                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4103833                       # number of floating regfile writes
system.switch_cpus.idleCycles                    6628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        97966                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2342292                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.102088                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15269361                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4225853                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          450483                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11137678                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4270346                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51740804                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11043508                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        92712                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50252389                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            606                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        104555                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          57926                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        105572                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          465                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1179903                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          751                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       324164                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        78426                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          751                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83052                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80939914                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50204351                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497573                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40273508                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.099123                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50224409                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86987713                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39224160                       # number of integer regfile writes
system.switch_cpus.ipc                       1.851905                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.851905                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299364      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31175164     61.92%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259989      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103952      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1025093      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       388517      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       483144      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189809      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419817      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          148      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531161      1.06%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69567      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38833      0.08%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10225345     20.31%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4229580      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       841093      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1274      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50345098                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4758484                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9451943                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4641519                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5688370                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              581996                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011560                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          349522     60.06%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            343      0.06%     60.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10224      1.76%     61.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            69      0.01%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            5      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         6718      1.15%     63.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30203      5.19%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         164449     28.26%     96.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1310      0.23%     96.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        19153      3.29%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45869246                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108247380                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45562832                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49671166                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51740782                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50345098                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           22                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3617990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       234221                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5202815                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16192907                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.109083                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.282914                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2667635     16.47%     16.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1811185     11.19%     27.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2571004     15.88%     43.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2537678     15.67%     59.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2178954     13.46%     72.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1825621     11.27%     83.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1051859      6.50%     90.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       767972      4.74%     95.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       780999      4.82%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16192907                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.107811                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2540940                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1022729                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       812734                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11137678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4270346                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20164906                       # number of misc regfile reads
system.switch_cpus.numCycles                 16199535                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          732003                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         382306                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2619525                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1235823                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10548                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164551869                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52407358                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67322764                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5948620                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4391910                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          57926                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6834833                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5120732                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9038083                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89911927                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12765681                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63628241                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103966643                       # The number of ROB writes
system.switch_cpus.timesIdled                     239                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160266                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7577                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9203                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3828                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8813                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        39169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        39169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1425408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1425408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1425408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13069                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13069    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13069                       # Request fanout histogram
system.membus.reqLayer2.occupancy            66505000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           69467500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8099767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19160                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60979                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           686                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18474                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9091328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9178432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           19150                       # Total snoops (count)
system.tol2bus.snoopTraffic                    588992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99288                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076313                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.265500                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  91711     92.37%     92.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7577      7.63%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99288                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143407000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119179999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1030996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          588                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        66482                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67070                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          588                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        66482                       # number of overall hits
system.l2.overall_hits::total                   67070                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           98                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12970                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13068                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           98                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12970                       # number of overall misses
system.l2.overall_misses::total                 13068                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      9198000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1012071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1021269000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      9198000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1012071000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1021269000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          686                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          686                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.163243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.163069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.163243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.163069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93857.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78031.688512                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78150.367309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93857.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78031.688512                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78150.367309                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                9203                       # number of writebacks
system.l2.writebacks::total                      9203                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           98                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13068                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           98                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13068                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      8218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    882361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    890579000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      8218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    882361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    890579000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.163243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.163069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.163243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.163069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 83857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68030.917502                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68149.602081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 83857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68030.917502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68149.602081                       # average overall mshr miss latency
system.l2.replacements                          19150                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62599                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62599                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62599                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          675                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              675                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          675                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          675                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1458                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1458                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        52166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 52166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    664265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     664265000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.144511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.144511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75381.865638                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75381.865638                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    576135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    576135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.144511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.144511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65380.730822                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65380.730822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                588                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               98                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      9198000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9198000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.142857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.142857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93857.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93857.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           98                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           98                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      8218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8218000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.142857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 83857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83857.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         4158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    347806000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    347806000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.225073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.225073                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83647.426647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83647.426647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    306226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    306226000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.225073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225073                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73647.426647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73647.426647                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.927676                       # Cycle average of tags in use
system.l2.tags.total_refs                      184767                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.716247                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     573.794723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.610944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1469.498673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.280173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.717529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          692                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1301288                       # Number of tag accesses
system.l2.tags.data_accesses                  1301288                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8099767500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         6272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       830144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             836416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         6272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          6272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       588992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          588992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           98                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        12971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         9203                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9203                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       774343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    102489855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103264199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       774343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           774343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       72717149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             72717149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       72717149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       774343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    102489855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            175981348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      9174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        98.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     11740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000894701750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               34403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8665                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9203                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9203                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1231                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    29                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              461                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    143521000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               365483500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12123.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30873.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7493                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.819339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.730142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.553706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1833     32.40%     32.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1809     31.98%     64.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          918     16.23%     80.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          402      7.11%     87.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          236      4.17%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      2.62%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           92      1.63%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      1.24%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          149      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.573333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.826804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.098740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3               1      0.19%      0.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               7      1.33%      1.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             29      5.52%      7.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            64     12.19%     19.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           115     21.90%     41.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           115     21.90%     63.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            73     13.90%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            37      7.05%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            37      7.05%     91.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      3.62%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            14      2.67%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             6      1.14%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.57%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.57%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.491429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.460504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              150     28.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      4.19%     32.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              306     58.29%     91.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               40      7.62%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 757632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   78784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  587712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  836416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               588992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        93.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        72.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8082932000                       # Total gap between requests
system.mem_ctrls.avgGap                     362919.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         6272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       751360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       587712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 774343.214172505541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 92763156.473318517208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 72559119.752511411905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           98                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        12971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         9203                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4153500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    361330000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191453864250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     42382.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27856.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20803418.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16864680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8963790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32815440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12324420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     639840240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1684011990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1692195360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4087015920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.584350                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4383596750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    270660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3445510750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             23526300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             12504525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            51707880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           35610840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     639840240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1928852640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1486013760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4178056185                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.824212                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3845527000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    270660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3983580500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10863890000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3396146                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3396161                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3396146                       # number of overall hits
system.cpu.icache.overall_hits::total         3396161                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1199                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1199                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     37864000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37864000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     37864000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37864000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3397345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3397361                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3397345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3397361                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000353                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000353                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31579.649708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31553.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31579.649708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31553.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          942                       # number of writebacks
system.cpu.icache.writebacks::total               942                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1077                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1077                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1077                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1077                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     32852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     32852500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32852500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000317                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000317                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 30503.714020                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30503.714020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 30503.714020                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30503.714020                       # average overall mshr miss latency
system.cpu.icache.replacements                    942                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3396146                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3396161                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1199                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     37864000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37864000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3397345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3397361                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31579.649708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31553.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1077                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     32852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32852500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000317                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 30503.714020                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30503.714020                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.016916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3397239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1078                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3151.427644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.016784                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000033                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6795800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6795800                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18674253                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18674254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18674253                       # number of overall hits
system.cpu.dcache.overall_hits::total        18674254                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108863                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108869                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108863                       # number of overall misses
system.cpu.dcache.overall_misses::total        108869                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   2688788495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2688788495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   2688788495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2688788495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18783116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18783123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18783116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18783123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24698.827839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24697.466634                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24698.827839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24697.466634                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15152                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               753                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.122178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81569                       # number of writebacks
system.cpu.dcache.writebacks::total             81569                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3964                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3964                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3964                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104899                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2492457495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2492457495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2492457495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2492457495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23760.545811                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23760.545811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23760.545811                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23760.545811                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13164464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13164464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28563                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28568                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    832467500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    832467500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13193027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13193032                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 29144.960263                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29139.859283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3963                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24600                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    716473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    716473000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001865                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 29124.918699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29124.918699                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80300                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1856320995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1856320995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014365                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 23117.322478                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23117.034595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1775984495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1775984495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 22117.143364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22117.143364                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947932158000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.134458                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18779159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.011096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.134056                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000131                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37671151                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37671151                       # Number of data accesses

---------- End Simulation Statistics   ----------
