#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b18f1dd8010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b18f1dd78c0 .scope module, "pc_testbench" "pc_testbench" 3 1;
 .timescale 0 0;
v0x5b18f1e181d0_1 .array/port v0x5b18f1e181d0, 1;
L_0x5b18f1df71c0 .functor BUFZ 32, v0x5b18f1e181d0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b18f1e181d0_4 .array/port v0x5b18f1e181d0, 4;
L_0x5b18f1e1b370 .functor BUFZ 32, v0x5b18f1e181d0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b18f1e181d0_5 .array/port v0x5b18f1e181d0, 5;
L_0x5b18f1e1b3e0 .functor BUFZ 32, v0x5b18f1e181d0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b18f1e1b450 .functor OR 1, L_0x5b18f1e2bfe0, L_0x5b18f1e2c6f0, C4<0>, C4<0>;
L_0x5b18f1e1b610 .functor AND 1, L_0x5b18f1e2bbe0, L_0x5b18f1e2bd20, C4<1>, C4<1>;
L_0x5b18f1e2bfe0 .functor AND 1, L_0x5b18f1e1b610, L_0x5b18f1e2bef0, C4<1>, C4<1>;
L_0x5b18f1e2c400 .functor AND 1, L_0x5b18f1e2c130, L_0x5b18f1e2c2c0, C4<1>, C4<1>;
L_0x5b18f1e2c6f0 .functor AND 1, L_0x5b18f1e2c400, L_0x5b18f1e2c5a0, C4<1>, C4<1>;
v0x5b18f1e18cb0_0 .net *"_ivl_11", 31 0, L_0x5b18f1e1b570;  1 drivers
v0x5b18f1e18db0_0 .net *"_ivl_13", 31 0, L_0x5b18f1e1b6b0;  1 drivers
L_0x7c3a48e9d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e18e90_0 .net/2u *"_ivl_15", 31 0, L_0x7c3a48e9d0a8;  1 drivers
v0x5b18f1e18f50_0 .net *"_ivl_17", 31 0, L_0x5b18f1e2b8b0;  1 drivers
L_0x7c3a48e9d0f0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e19030_0 .net/2u *"_ivl_21", 6 0, L_0x7c3a48e9d0f0;  1 drivers
v0x5b18f1e19110_0 .net *"_ivl_23", 0 0, L_0x5b18f1e2bbe0;  1 drivers
L_0x7c3a48e9d138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e191d0_0 .net/2u *"_ivl_25", 2 0, L_0x7c3a48e9d138;  1 drivers
v0x5b18f1e192b0_0 .net *"_ivl_27", 0 0, L_0x5b18f1e2bd20;  1 drivers
v0x5b18f1e19370_0 .net *"_ivl_30", 0 0, L_0x5b18f1e1b610;  1 drivers
L_0x7c3a48e9d180 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e19430_0 .net/2u *"_ivl_31", 6 0, L_0x7c3a48e9d180;  1 drivers
v0x5b18f1e19510_0 .net *"_ivl_33", 0 0, L_0x5b18f1e2bef0;  1 drivers
L_0x7c3a48e9d1c8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e195d0_0 .net/2u *"_ivl_37", 6 0, L_0x7c3a48e9d1c8;  1 drivers
v0x5b18f1e196b0_0 .net *"_ivl_39", 0 0, L_0x5b18f1e2c130;  1 drivers
L_0x7c3a48e9d210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e19770_0 .net/2u *"_ivl_41", 2 0, L_0x7c3a48e9d210;  1 drivers
v0x5b18f1e19850_0 .net *"_ivl_43", 0 0, L_0x5b18f1e2c2c0;  1 drivers
v0x5b18f1e19910_0 .net *"_ivl_46", 0 0, L_0x5b18f1e2c400;  1 drivers
L_0x7c3a48e9d258 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e199d0_0 .net/2u *"_ivl_47", 6 0, L_0x7c3a48e9d258;  1 drivers
v0x5b18f1e19ab0_0 .net *"_ivl_49", 0 0, L_0x5b18f1e2c5a0;  1 drivers
v0x5b18f1e19b70_0 .net "alu_result", 31 0, L_0x5b18f1e2b9d0;  1 drivers
v0x5b18f1e19c30_0 .var "clock", 0 0;
v0x5b18f1e19cd0_0 .net "data", 31 0, L_0x5b18f1e2c9e0;  1 drivers
v0x5b18f1e19d70_0 .net "func3", 2 0, L_0x5b18f1e2cca0;  1 drivers
v0x5b18f1e19e50_0 .net "func7", 6 0, L_0x5b18f1e2cd40;  1 drivers
v0x5b18f1e19f30_0 .net "instruction", 31 0, v0x5b18f1df73c0_0;  1 drivers
v0x5b18f1e19ff0_0 .net "is_add", 0 0, L_0x5b18f1e2bfe0;  1 drivers
v0x5b18f1e1a090_0 .net "is_sub", 0 0, L_0x5b18f1e2c6f0;  1 drivers
v0x5b18f1e1a150_0 .net "opcode", 6 0, L_0x5b18f1e2c800;  1 drivers
v0x5b18f1e1a230_0 .net "pc_value", 31 0, v0x5b18f1e17660_0;  1 drivers
v0x5b18f1e1a340_0 .net "rd", 4 0, L_0x5b18f1e2c8f0;  1 drivers
v0x5b18f1e1a400_0 .net "reg_we", 0 0, L_0x5b18f1e1b450;  1 drivers
v0x5b18f1e1a4a0_0 .var "reset", 0 0;
v0x5b18f1e1a570_0 .net "rs1", 4 0, L_0x5b18f1e2ca50;  1 drivers
v0x5b18f1e1a640_0 .net "rs1_data", 31 0, L_0x5b18f1dd6510;  1 drivers
v0x5b18f1e1a920_0 .net "rs2", 4 0, L_0x5b18f1e2cb80;  1 drivers
v0x5b18f1e1a9f0_0 .net "rs2_data", 31 0, L_0x5b18f1ddffd0;  1 drivers
v0x5b18f1e1aac0_0 .net "x1_value", 31 0, L_0x5b18f1df71c0;  1 drivers
v0x5b18f1e1ab60_0 .net "x4_value", 31 0, L_0x5b18f1e1b370;  1 drivers
v0x5b18f1e1ac20_0 .net "x5_value", 31 0, L_0x5b18f1e1b3e0;  1 drivers
L_0x5b18f1e1b570 .arith/sum 32, L_0x5b18f1dd6510, L_0x5b18f1ddffd0;
L_0x5b18f1e1b6b0 .arith/sub 32, L_0x5b18f1dd6510, L_0x5b18f1ddffd0;
L_0x5b18f1e2b8b0 .functor MUXZ 32, L_0x7c3a48e9d0a8, L_0x5b18f1e1b6b0, L_0x5b18f1e2c6f0, C4<>;
L_0x5b18f1e2b9d0 .functor MUXZ 32, L_0x5b18f1e2b8b0, L_0x5b18f1e1b570, L_0x5b18f1e2bfe0, C4<>;
L_0x5b18f1e2bbe0 .cmp/eq 7, L_0x5b18f1e2c800, L_0x7c3a48e9d0f0;
L_0x5b18f1e2bd20 .cmp/eq 3, L_0x5b18f1e2cca0, L_0x7c3a48e9d138;
L_0x5b18f1e2bef0 .cmp/eq 7, L_0x5b18f1e2cd40, L_0x7c3a48e9d180;
L_0x5b18f1e2c130 .cmp/eq 7, L_0x5b18f1e2c800, L_0x7c3a48e9d1c8;
L_0x5b18f1e2c2c0 .cmp/eq 3, L_0x5b18f1e2cca0, L_0x7c3a48e9d210;
L_0x5b18f1e2c5a0 .cmp/eq 7, L_0x5b18f1e2cd40, L_0x7c3a48e9d258;
L_0x5b18f1e2c800 .part v0x5b18f1df73c0_0, 0, 7;
L_0x5b18f1e2c8f0 .part v0x5b18f1df73c0_0, 7, 5;
L_0x5b18f1e2ca50 .part v0x5b18f1df73c0_0, 15, 5;
L_0x5b18f1e2cb80 .part v0x5b18f1df73c0_0, 20, 5;
L_0x5b18f1e2cca0 .part v0x5b18f1df73c0_0, 12, 3;
L_0x5b18f1e2cd40 .part v0x5b18f1df73c0_0, 25, 7;
S_0x5b18f1dde0d0 .scope module, "ir" "instruction_register" 3 73, 4 1 0, S_0x5b18f1dd78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "instruction_in";
    .port_info 2 /OUTPUT 32 "instruction_out";
v0x5b18f1dd6630_0 .net "clock", 0 0, v0x5b18f1e19c30_0;  1 drivers
v0x5b18f1de0170_0 .net "instruction_in", 31 0, L_0x5b18f1e2c9e0;  alias, 1 drivers
v0x5b18f1df73c0_0 .var "instruction_out", 31 0;
E_0x5b18f1df0850 .event posedge, v0x5b18f1dd6630_0;
S_0x5b18f1e16c30 .scope module, "memory" "simple_memory" 3 87, 5 1 0, S_0x5b18f1dd78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0x5b18f1e2c9e0 .functor BUFZ 32, L_0x5b18f1e2ce70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b18f1df7460_0 .net *"_ivl_0", 31 0, L_0x5b18f1e2ce70;  1 drivers
v0x5b18f1e16e20_0 .net *"_ivl_2", 31 0, L_0x5b18f1e2cfb0;  1 drivers
v0x5b18f1e16f00_0 .net *"_ivl_4", 29 0, L_0x5b18f1e2cf10;  1 drivers
L_0x7c3a48e9d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e16fc0_0 .net *"_ivl_6", 1 0, L_0x7c3a48e9d2a0;  1 drivers
v0x5b18f1e170a0_0 .net "address", 31 0, v0x5b18f1e17660_0;  alias, 1 drivers
v0x5b18f1e171d0_0 .net "data", 31 0, L_0x5b18f1e2c9e0;  alias, 1 drivers
v0x5b18f1e17290 .array "memory", 15 0, 31 0;
L_0x5b18f1e2ce70 .array/port v0x5b18f1e17290, L_0x5b18f1e2cfb0;
L_0x5b18f1e2cf10 .part v0x5b18f1e17660_0, 2, 30;
L_0x5b18f1e2cfb0 .concat [ 30 2 0 0], L_0x5b18f1e2cf10, L_0x7c3a48e9d2a0;
S_0x5b18f1e17390 .scope module, "pc" "program_counter" 3 80, 6 1 0, S_0x5b18f1dd78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "program_counter_value";
v0x5b18f1e175c0_0 .net "clock", 0 0, v0x5b18f1e19c30_0;  alias, 1 drivers
v0x5b18f1e17660_0 .var "program_counter_value", 31 0;
v0x5b18f1e17700_0 .net "reset", 0 0, v0x5b18f1e1a4a0_0;  1 drivers
S_0x5b18f1e17830 .scope module, "rf1" "register_file" 3 32, 7 1 0, S_0x5b18f1dd78c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "rs1_data";
    .port_info 7 /OUTPUT 32 "rs2_data";
L_0x5b18f1dd6510 .functor BUFZ 32, L_0x5b18f1e1ad00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5b18f1ddffd0 .functor BUFZ 32, L_0x5b18f1e1b070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5b18f1e17a60_0 .net *"_ivl_0", 31 0, L_0x5b18f1e1ad00;  1 drivers
v0x5b18f1e17b40_0 .net *"_ivl_10", 6 0, L_0x5b18f1e1b110;  1 drivers
L_0x7c3a48e9d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e17c20_0 .net *"_ivl_13", 1 0, L_0x7c3a48e9d060;  1 drivers
v0x5b18f1e17d10_0 .net *"_ivl_2", 6 0, L_0x5b18f1e1ae20;  1 drivers
L_0x7c3a48e9d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b18f1e17df0_0 .net *"_ivl_5", 1 0, L_0x7c3a48e9d018;  1 drivers
v0x5b18f1e17f20_0 .net *"_ivl_8", 31 0, L_0x5b18f1e1b070;  1 drivers
v0x5b18f1e18000_0 .net "clock", 0 0, v0x5b18f1e19c30_0;  alias, 1 drivers
v0x5b18f1e180f0_0 .net "rd", 4 0, L_0x5b18f1e2c8f0;  alias, 1 drivers
v0x5b18f1e181d0 .array "registers", 31 0, 31 0;
v0x5b18f1e18690_0 .net "rs1", 4 0, L_0x5b18f1e2ca50;  alias, 1 drivers
v0x5b18f1e18770_0 .net "rs1_data", 31 0, L_0x5b18f1dd6510;  alias, 1 drivers
v0x5b18f1e18850_0 .net "rs2", 4 0, L_0x5b18f1e2cb80;  alias, 1 drivers
v0x5b18f1e18930_0 .net "rs2_data", 31 0, L_0x5b18f1ddffd0;  alias, 1 drivers
v0x5b18f1e18a10_0 .net "we", 0 0, L_0x5b18f1e1b450;  alias, 1 drivers
v0x5b18f1e18ad0_0 .net "write_data", 31 0, L_0x5b18f1e2b9d0;  alias, 1 drivers
L_0x5b18f1e1ad00 .array/port v0x5b18f1e181d0, L_0x5b18f1e1ae20;
L_0x5b18f1e1ae20 .concat [ 5 2 0 0], L_0x5b18f1e2ca50, L_0x7c3a48e9d018;
L_0x5b18f1e1b070 .array/port v0x5b18f1e181d0, L_0x5b18f1e1b110;
L_0x5b18f1e1b110 .concat [ 5 2 0 0], L_0x5b18f1e2cb80, L_0x7c3a48e9d060;
    .scope S_0x5b18f1e17830;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b18f1e181d0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b18f1e181d0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b18f1e181d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5b18f1e17830;
T_1 ;
    %wait E_0x5b18f1df0850;
    %load/vec4 v0x5b18f1e18a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x5b18f1e180f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5b18f1e18ad0_0;
    %load/vec4 v0x5b18f1e180f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b18f1e181d0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5b18f1dde0d0;
T_2 ;
    %wait E_0x5b18f1df0850;
    %load/vec4 v0x5b18f1de0170_0;
    %assign/vec4 v0x5b18f1df73c0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b18f1e17390;
T_3 ;
    %wait E_0x5b18f1df0850;
    %load/vec4 v0x5b18f1e17700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b18f1e17660_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b18f1e17660_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5b18f1e17660_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b18f1e16c30;
T_4 ;
    %pushi/vec4 3211443, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b18f1e17290, 4, 0;
    %pushi/vec4 3179059, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b18f1e17290, 4, 0;
    %pushi/vec4 1074922163, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b18f1e17290, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5b18f1dd78c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b18f1e19c30_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5b18f1dd78c0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x5b18f1e19c30_0;
    %inv;
    %store/vec4 v0x5b18f1e19c30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b18f1dd78c0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b18f1e1a4a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b18f1e1a4a0_0, 0, 1;
    %delay 50, 0;
    %vpi_call/w 3 105 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5b18f1dd78c0;
T_8 ;
    %vpi_call/w 3 111 "$monitor", "time=%0t PC= %0d Instruction = %0d Opcode = %07b rd = %0d rs1 = %0d rs2 = %0d func3 = %03b func7 = %07b is_add=%0d rs1_value = %0d, rs2_value = %0d, alu_result = %0d, x1=%0d x4 = %0d x5 = %0d", $time, v0x5b18f1e1a230_0, v0x5b18f1e19f30_0, v0x5b18f1e1a150_0, v0x5b18f1e1a340_0, v0x5b18f1e1a570_0, v0x5b18f1e1a920_0, v0x5b18f1e19d70_0, v0x5b18f1e19e50_0, v0x5b18f1e19ff0_0, v0x5b18f1e1a640_0, v0x5b18f1e1a9f0_0, v0x5b18f1e19b70_0, v0x5b18f1e1aac0_0, v0x5b18f1e1ab60_0, v0x5b18f1e1ac20_0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "program_counter_testbench.sv";
    "instruction_register.sv";
    "simple_mem.sv";
    "program_counter.sv";
    "register_file.sv";
