--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml pcModule.twx pcModule.ncd -o pcModule.twr pcModule.pcf

Design file:              pcModule.ncd
Physical constraint file: pcModule.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
jump_adress<0>|    1.952(R)|   -0.263(R)|clk_BUFGP         |   0.000|
jump_adress<1>|    4.208(R)|   -0.380(R)|clk_BUFGP         |   0.000|
jump_adress<2>|    4.273(R)|   -0.120(R)|clk_BUFGP         |   0.000|
jump_adress<3>|    4.997(R)|   -0.403(R)|clk_BUFGP         |   0.000|
jump_adress<4>|    3.981(R)|   -0.301(R)|clk_BUFGP         |   0.000|
jump_adress<5>|    2.990(R)|   -0.118(R)|clk_BUFGP         |   0.000|
jump_adress<6>|    3.705(R)|   -0.887(R)|clk_BUFGP         |   0.000|
jump_adress<7>|    3.420(R)|   -0.527(R)|clk_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
pc_out2<0>  |    6.028(R)|clk_BUFGP         |   0.000|
pc_out2<1>  |    6.035(R)|clk_BUFGP         |   0.000|
pc_out2<2>  |    6.034(R)|clk_BUFGP         |   0.000|
pc_out2<3>  |    6.034(R)|clk_BUFGP         |   0.000|
pc_out2<4>  |    6.037(R)|clk_BUFGP         |   0.000|
pc_out2<5>  |    6.022(R)|clk_BUFGP         |   0.000|
pc_out2<6>  |    6.024(R)|clk_BUFGP         |   0.000|
pc_out2<7>  |    6.031(R)|clk_BUFGP         |   0.000|
pc_out<0>   |    6.028(R)|clk_BUFGP         |   0.000|
pc_out<1>   |    6.035(R)|clk_BUFGP         |   0.000|
pc_out<2>   |    6.022(R)|clk_BUFGP         |   0.000|
pc_out<3>   |    6.024(R)|clk_BUFGP         |   0.000|
pc_out<4>   |    6.031(R)|clk_BUFGP         |   0.000|
pc_out<5>   |    6.024(R)|clk_BUFGP         |   0.000|
pc_out<6>   |    6.025(R)|clk_BUFGP         |   0.000|
pc_out<7>   |    6.022(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
select         |    6.971|    5.974|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock select
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
select         |    3.254|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 22 17:35:10 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4500 MB



