Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 20 21:35:19 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.002        0.000                      0                38743        0.094        0.000                      0                38743        3.950        0.000                       0                  4841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.002        0.000                      0                38177        0.094        0.000                      0                38177        3.950        0.000                       0                  4841  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             11.703        0.000                      0                  566        0.125        0.000                      0                  566  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.485ns  (logic 2.007ns (13.856%)  route 12.478ns (86.144%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 24.148 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         1.652    14.659    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X24Y206        LUT2 (Prop_lut2_I1_O)        0.097    14.756 f  core_0/h2_0/ram_reg_896_1023_0_0_i_3/O
                         net (fo=7, routed)           0.327    15.084    core_0/h2_0/ram_reg_896_1023_0_0_i_3_n_0
    SLICE_X24Y205        LUT6 (Prop_lut6_I3_O)        0.239    15.323 r  core_0/h2_0/ram_reg_4992_5119_0_0_i_1/O
                         net (fo=64, routed)          3.560    18.882    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WE
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.306    24.148    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WCLK
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.HIGH/CLK
                         clock pessimism              0.155    24.303    
                         clock uncertainty           -0.035    24.268    
    SLICE_X2Y123         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.884    core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.485ns  (logic 2.007ns (13.856%)  route 12.478ns (86.144%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 24.148 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         1.652    14.659    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X24Y206        LUT2 (Prop_lut2_I1_O)        0.097    14.756 f  core_0/h2_0/ram_reg_896_1023_0_0_i_3/O
                         net (fo=7, routed)           0.327    15.084    core_0/h2_0/ram_reg_896_1023_0_0_i_3_n_0
    SLICE_X24Y205        LUT6 (Prop_lut6_I3_O)        0.239    15.323 r  core_0/h2_0/ram_reg_4992_5119_0_0_i_1/O
                         net (fo=64, routed)          3.560    18.882    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WE
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.306    24.148    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WCLK
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.LOW/CLK
                         clock pessimism              0.155    24.303    
                         clock uncertainty           -0.035    24.268    
    SLICE_X2Y123         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.884    core_0/mem_h2_0/ram_reg_4992_5119_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.485ns  (logic 2.007ns (13.856%)  route 12.478ns (86.144%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 24.148 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         1.652    14.659    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X24Y206        LUT2 (Prop_lut2_I1_O)        0.097    14.756 f  core_0/h2_0/ram_reg_896_1023_0_0_i_3/O
                         net (fo=7, routed)           0.327    15.084    core_0/h2_0/ram_reg_896_1023_0_0_i_3_n_0
    SLICE_X24Y205        LUT6 (Prop_lut6_I3_O)        0.239    15.323 r  core_0/h2_0/ram_reg_4992_5119_0_0_i_1/O
                         net (fo=64, routed)          3.560    18.882    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WE
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.306    24.148    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WCLK
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.HIGH/CLK
                         clock pessimism              0.155    24.303    
                         clock uncertainty           -0.035    24.268    
    SLICE_X2Y123         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.884    core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.002ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.485ns  (logic 2.007ns (13.856%)  route 12.478ns (86.144%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.148ns = ( 24.148 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         1.652    14.659    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X24Y206        LUT2 (Prop_lut2_I1_O)        0.097    14.756 f  core_0/h2_0/ram_reg_896_1023_0_0_i_3/O
                         net (fo=7, routed)           0.327    15.084    core_0/h2_0/ram_reg_896_1023_0_0_i_3_n_0
    SLICE_X24Y205        LUT6 (Prop_lut6_I3_O)        0.239    15.323 r  core_0/h2_0/ram_reg_4992_5119_0_0_i_1/O
                         net (fo=64, routed)          3.560    18.882    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WE
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.306    24.148    core_0/mem_h2_0/ram_reg_4992_5119_0_0/WCLK
    SLICE_X2Y123         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.LOW/CLK
                         clock pessimism              0.155    24.303    
                         clock uncertainty           -0.035    24.268    
    SLICE_X2Y123         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.884    core_0/mem_h2_0/ram_reg_4992_5119_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         23.884    
                         arrival time                         -18.882    
  -------------------------------------------------------------------
                         slack                                  5.002    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.932ns  (logic 2.175ns (14.566%)  route 12.757ns (85.434%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.134ns = ( 24.134 - 20.000 ) 
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.317     4.314    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y180        FDCE                                         r  core_0/h2_0/tos_c_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y180        FDCE (Prop_fdce_C_Q)         0.341     4.655 f  core_0/h2_0/tos_c_reg[15]/Q
                         net (fo=23, routed)          1.733     6.388    core_0/h2_0/tos_c_reg_n_0_[15]
    SLICE_X4Y182         LUT2 (Prop_lut2_I0_O)        0.097     6.485 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=21, routed)          1.581     8.066    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X37Y177        LUT6 (Prop_lut6_I0_O)        0.097     8.163 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.484     8.647    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X37Y177        LUT3 (Prop_lut3_I0_O)        0.111     8.758 r  core_0/h2_0/tos_c[15]_i_9/O
                         net (fo=11, routed)          0.940     9.698    core_0/h2_0/tos_c[15]_i_9_n_0
    SLICE_X11Y171        LUT6 (Prop_lut6_I1_O)        0.239     9.937 f  core_0/h2_0/tos_c[1]_i_8/O
                         net (fo=1, routed)           0.312    10.249    core_0/h2_0/tos_c[1]_i_8_n_0
    SLICE_X9Y173         LUT6 (Prop_lut6_I2_O)        0.097    10.346 r  core_0/h2_0/tos_c[1]_i_5/O
                         net (fo=1, routed)           0.681    11.027    core_0/h2_0/tos_c[1]_i_5_n_0
    SLICE_X5Y176         LUT6 (Prop_lut6_I5_O)        0.097    11.124 r  core_0/h2_0/tos_c[1]_i_1/O
                         net (fo=33, routed)          2.197    13.321    core_0/h2_0/tos_n[1]
    SLICE_X37Y146        LUT3 (Prop_lut3_I0_O)        0.097    13.418 r  core_0/h2_0/ram_reg_0_127_4_4_i_7/O
                         net (fo=192, routed)         1.915    15.333    core_0/mem_h2_0/ram_reg_384_511_4_4/A0
    SLICE_X18Y124        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    15.430 r  core_0/mem_h2_0/ram_reg_384_511_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    15.430    core_0/mem_h2_0/ram_reg_384_511_4_4/SPO0
    SLICE_X18Y124        MUXF7 (Prop_muxf7_I0_O)      0.182    15.612 r  core_0/mem_h2_0/ram_reg_384_511_4_4/F7.SP/O
                         net (fo=1, routed)           0.902    16.514    core_0/mem_h2_0/ram_reg_384_511_4_4_n_1
    SLICE_X21Y132        LUT6 (Prop_lut6_I0_O)        0.215    16.729 r  core_0/mem_h2_0/b_dout[4]_i_26/O
                         net (fo=1, routed)           0.000    16.729    core_0/mem_h2_0/b_dout[4]_i_26_n_0
    SLICE_X21Y132        MUXF7 (Prop_muxf7_I0_O)      0.181    16.910 r  core_0/mem_h2_0/b_dout_reg[4]_i_11/O
                         net (fo=1, routed)           0.498    17.408    core_0/mem_h2_0/b_dout_reg[4]_i_11_n_0
    SLICE_X21Y138        LUT6 (Prop_lut6_I5_O)        0.227    17.635 r  core_0/mem_h2_0/b_dout[4]_i_3/O
                         net (fo=1, routed)           1.514    19.149    core_0/h2_0/b_dout_reg[4]_0
    SLICE_X7Y170         LUT5 (Prop_lut5_I4_O)        0.097    19.246 r  core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    19.246    core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X7Y170         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.292    24.134    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X7Y170         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.215    24.349    
                         clock uncertainty           -0.035    24.314    
    SLICE_X7Y170         FDRE (Setup_fdre_C_D)        0.030    24.344    core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.344    
                         arrival time                         -19.246    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.454ns  (logic 1.768ns (12.232%)  route 12.686ns (87.768%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 24.224 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         2.908    15.915    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X5Y159         LUT6 (Prop_lut6_I3_O)        0.097    16.012 r  core_0/h2_0/ram_reg_8064_8191_0_0_i_1/O
                         net (fo=64, routed)          2.839    18.851    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WE
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.382    24.224    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WCLK
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.HIGH/CLK
                         clock pessimism              0.161    24.386    
                         clock uncertainty           -0.035    24.350    
    SLICE_X16Y221        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.966    core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                         23.966    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.454ns  (logic 1.768ns (12.232%)  route 12.686ns (87.768%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 24.224 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         2.908    15.915    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X5Y159         LUT6 (Prop_lut6_I3_O)        0.097    16.012 r  core_0/h2_0/ram_reg_8064_8191_0_0_i_1/O
                         net (fo=64, routed)          2.839    18.851    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WE
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.382    24.224    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WCLK
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.LOW/CLK
                         clock pessimism              0.161    24.386    
                         clock uncertainty           -0.035    24.350    
    SLICE_X16Y221        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.966    core_0/mem_h2_0/ram_reg_8064_8191_9_9/DP.LOW
  -------------------------------------------------------------------
                         required time                         23.966    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.454ns  (logic 1.768ns (12.232%)  route 12.686ns (87.768%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 24.224 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         2.908    15.915    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X5Y159         LUT6 (Prop_lut6_I3_O)        0.097    16.012 r  core_0/h2_0/ram_reg_8064_8191_0_0_i_1/O
                         net (fo=64, routed)          2.839    18.851    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WE
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.382    24.224    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WCLK
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.HIGH/CLK
                         clock pessimism              0.161    24.386    
                         clock uncertainty           -0.035    24.350    
    SLICE_X16Y221        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.966    core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.HIGH
  -------------------------------------------------------------------
                         required time                         23.966    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.454ns  (logic 1.768ns (12.232%)  route 12.686ns (87.768%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns = ( 24.224 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         2.908    15.915    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X5Y159         LUT6 (Prop_lut6_I3_O)        0.097    16.012 r  core_0/h2_0/ram_reg_8064_8191_0_0_i_1/O
                         net (fo=64, routed)          2.839    18.851    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WE
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.382    24.224    core_0/mem_h2_0/ram_reg_8064_8191_9_9/WCLK
    SLICE_X16Y221        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.LOW/CLK
                         clock pessimism              0.161    24.386    
                         clock uncertainty           -0.035    24.350    
    SLICE_X16Y221        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.966    core_0/mem_h2_0/ram_reg_8064_8191_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         23.966    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 core_0/h2_0/irq_c_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_2944_3071_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.260ns  (logic 2.007ns (14.075%)  route 12.253ns (85.925%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 24.091 - 20.000 ) 
    Source Clock Delay      (SCD):    4.397ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.400     4.397    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X1Y186         FDCE                                         r  core_0/h2_0/irq_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y186         FDCE (Prop_fdce_C_Q)         0.341     4.738 f  core_0/h2_0/irq_c_reg/Q
                         net (fo=27, routed)          2.215     6.953    core_0/mem_h2_0/irq_c
    SLICE_X39Y176        LUT6 (Prop_lut6_I1_O)        0.097     7.050 f  core_0/mem_h2_0/vstk_ram_reg_0_63_0_2_i_2/O
                         net (fo=42, routed)          0.344     7.394    core_0/h2_0/pc_c_reg[4]_0
    SLICE_X37Y176        LUT6 (Prop_lut6_I5_O)        0.097     7.491 r  core_0/h2_0/tos_c[15]_i_4/O
                         net (fo=56, routed)          1.261     8.752    core_0/h2_0/tos_c[15]_i_4_n_0
    SLICE_X9Y176         LUT3 (Prop_lut3_I0_O)        0.097     8.849 r  core_0/h2_0/i__carry_i_2/O
                         net (fo=1, routed)           0.000     8.849    core_0/h2_0/i__carry_i_2_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     9.150 r  core_0/h2_0/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.150    core_0/h2_0/_inferred__2/i__carry_n_0
    SLICE_X9Y177         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.239 r  core_0/h2_0/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.239    core_0/h2_0/_inferred__2/i__carry__0_n_0
    SLICE_X9Y178         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.469 r  core_0/h2_0/_inferred__2/i__carry__1/O[1]
                         net (fo=2, routed)           1.077    10.546    core_0/h2_0/data14[9]
    SLICE_X37Y177        LUT4 (Prop_lut4_I0_O)        0.225    10.771 r  core_0/h2_0/tos_c[9]_i_8/O
                         net (fo=2, routed)           1.166    11.937    core_0/h2_0/tos_c[9]_i_8_n_0
    SLICE_X10Y179        LUT6 (Prop_lut6_I2_O)        0.097    12.034 r  core_0/h2_0/ram_reg_0_127_0_0_i_17/O
                         net (fo=1, routed)           0.877    12.910    core_0/h2_0/ram_reg_0_127_0_0_i_17_n_0
    SLICE_X38Y179        LUT6 (Prop_lut6_I0_O)        0.097    13.007 r  core_0/h2_0/ram_reg_0_127_0_0_i_13/O
                         net (fo=308, routed)         1.652    14.659    core_0/h2_0/tos_c_reg[12]_0[8]
    SLICE_X24Y206        LUT2 (Prop_lut2_I1_O)        0.097    14.756 f  core_0/h2_0/ram_reg_896_1023_0_0_i_3/O
                         net (fo=7, routed)           0.453    15.210    core_0/h2_0/ram_reg_896_1023_0_0_i_3_n_0
    SLICE_X28Y204        LUT6 (Prop_lut6_I3_O)        0.239    15.449 r  core_0/h2_0/ram_reg_2944_3071_0_0_i_1/O
                         net (fo=64, routed)          3.208    18.657    core_0/mem_h2_0/ram_reg_2944_3071_0_0/WE
    SLICE_X8Y129         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2944_3071_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.249    24.091    core_0/mem_h2_0/ram_reg_2944_3071_0_0/WCLK
    SLICE_X8Y129         RAMD64E                                      r  core_0/mem_h2_0/ram_reg_2944_3071_0_0/DP.HIGH/CLK
                         clock pessimism              0.155    24.246    
                         clock uncertainty           -0.035    24.211    
    SLICE_X8Y129         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    23.827    core_0/mem_h2_0/ram_reg_2944_3071_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         23.827    
                         arrival time                         -18.657    
  -------------------------------------------------------------------
                         slack                                  5.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/rx_0/rx_c_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.916%)  route 0.136ns (49.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X4Y169         FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[4]/Q
                         net (fo=3, routed)           0.136     1.866    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/DIC0
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.482     1.628    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.772    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/rx_0/rx_c_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.381%)  route 0.139ns (49.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X4Y169         FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[2]/Q
                         net (fo=3, routed)           0.139     1.869    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/DIB0
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.482     1.628    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.774    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/rx_0/rx_c_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.193%)  route 0.140ns (49.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X4Y169         FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y169         FDCE (Prop_fdce_C_Q)         0.141     1.730 r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[6]/Q
                         net (fo=3, routed)           0.140     1.870    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/DIA0
    SLICE_X2Y170         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.915     2.109    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/WCLK
    SLICE_X2Y170         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.482     1.627    
    SLICE_X2Y170         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.774    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart_fifo_0/uart_core_0/rx_0/rx_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.921%)  route 0.131ns (48.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.646     1.591    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X3Y168         FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDCE (Prop_fdce_C_Q)         0.141     1.732 r  uart_fifo_0/uart_core_0/rx_0/rx_c_reg[0]/Q
                         net (fo=3, routed)           0.131     1.862    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/DIA0
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.751    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.206     1.923    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.805    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.206     1.923    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.805    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.206     1.923    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.805    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.206     1.923    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.805    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.206     1.923    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.805    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.295%)  route 0.206ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.644     1.589    uart_fifo_0/ugen1.uart_fifo_rx_0/clk_IBUF_BUFG
    SLICE_X3Y170         FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDCE (Prop_fdce_C_Q)         0.128     1.717 r  uart_fifo_0/ugen1.uart_fifo_rx_0/windex_reg[2]/Q
                         net (fo=17, routed)          0.206     1.923    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/ADDRD2
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.916     2.110    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/WCLK
    SLICE_X2Y169         RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X2Y169         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.805    uart_fifo_0/ugen1.uart_fifo_rx_0/data_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y214   button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X3Y216   button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y214   button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X5Y214   button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X3Y197   dpad_changed.state_changed_reg/r_c_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X1Y184   ram_interface_0/mem_control_reg/r_c_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X1Y184   ram_interface_0/mem_control_reg/r_c_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X0Y172   ram_interface_0/mem_data_i_reg/r_c_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X1Y182   ram_interface_0/mem_data_i_reg/r_c_reg[10]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X6Y178   core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X6Y178   core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X6Y178   core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X6Y177   core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X6Y177   core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X6Y177   core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X20Y197  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X20Y197  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X18Y220  core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         15.000      13.950     SLICE_X18Y220  core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y197  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y197  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y155  core_0/mem_h2_0/ram_reg_1536_1663_6_6/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X20Y155  core_0/mem_h2_0/ram_reg_1536_1663_6_6/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X36Y148  core_0/mem_h2_0/ram_reg_2176_2303_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X36Y148  core_0/mem_h2_0/ram_reg_2176_2303_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X22Y160  core_0/mem_h2_0/ram_reg_2176_2303_2_2/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X22Y160  core_0/mem_h2_0/ram_reg_2176_2303_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X22Y160  core_0/mem_h2_0/ram_reg_2176_2303_2_2/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X8Y135   core_0/mem_h2_0/ram_reg_3328_3455_0_0/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       11.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.703ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 0.535ns (6.815%)  route 7.316ns (93.185%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns = ( 24.069 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         6.313    12.253    core_0/h2_0/rst
    SLICE_X37Y197        FDCE                                         f  core_0/h2_0/tos_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.227    24.069    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y197        FDCE                                         r  core_0/h2_0/tos_c_reg[5]/C
                         clock pessimism              0.215    24.284    
                         clock uncertainty           -0.035    24.249    
    SLICE_X37Y197        FDCE (Recov_fdce_C_CLR)     -0.293    23.956    core_0/h2_0/tos_c_reg[5]
  -------------------------------------------------------------------
                         required time                         23.956    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 11.703    

Slack (MET) :             12.194ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.535ns (7.205%)  route 6.891ns (92.795%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns = ( 24.069 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.888    11.828    core_0/h2_0/rst
    SLICE_X36Y194        FDCE                                         f  core_0/h2_0/tos_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.227    24.069    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X36Y194        FDCE                                         r  core_0/h2_0/tos_c_reg[7]/C
                         clock pessimism              0.215    24.284    
                         clock uncertainty           -0.035    24.249    
    SLICE_X36Y194        FDCE (Recov_fdce_C_CLR)     -0.227    24.022    core_0/h2_0/tos_c_reg[7]
  -------------------------------------------------------------------
                         required time                         24.022    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                 12.194    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.121ns  (logic 0.535ns (7.513%)  route 6.586ns (92.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 24.055 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.583    11.523    core_0/h2_0/rst
    SLICE_X37Y176        FDCE                                         f  core_0/h2_0/tos_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.213    24.055    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y176        FDCE                                         r  core_0/h2_0/tos_c_reg[10]/C
                         clock pessimism              0.215    24.270    
                         clock uncertainty           -0.035    24.235    
    SLICE_X37Y176        FDCE (Recov_fdce_C_CLR)     -0.293    23.942    core_0/h2_0/tos_c_reg[10]
  -------------------------------------------------------------------
                         required time                         23.942    
                         arrival time                         -11.523    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.541ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.535ns (7.641%)  route 6.466ns (92.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 24.058 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.464    11.404    core_0/h2_0/rst
    SLICE_X38Y180        FDCE                                         f  core_0/h2_0/tos_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.216    24.058    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X38Y180        FDCE                                         r  core_0/h2_0/tos_c_reg[11]/C
                         clock pessimism              0.215    24.273    
                         clock uncertainty           -0.035    24.238    
    SLICE_X38Y180        FDCE (Recov_fdce_C_CLR)     -0.293    23.945    core_0/h2_0/tos_c_reg[11]
  -------------------------------------------------------------------
                         required time                         23.945    
                         arrival time                         -11.404    
  -------------------------------------------------------------------
                         slack                                 12.541    

Slack (MET) :             12.545ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.998ns  (logic 0.535ns (7.645%)  route 6.463ns (92.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 24.058 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.461    11.400    core_0/h2_0/rst
    SLICE_X39Y180        FDCE                                         f  core_0/h2_0/tos_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.216    24.058    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X39Y180        FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
                         clock pessimism              0.215    24.273    
                         clock uncertainty           -0.035    24.238    
    SLICE_X39Y180        FDCE (Recov_fdce_C_CLR)     -0.293    23.945    core_0/h2_0/tos_c_reg[14]
  -------------------------------------------------------------------
                         required time                         23.945    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 12.545    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.535ns (7.659%)  route 6.450ns (92.341%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.066ns = ( 24.066 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.448    11.388    core_0/h2_0/rst
    SLICE_X37Y161        FDCE                                         f  core_0/h2_0/tos_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.224    24.066    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y161        FDCE                                         r  core_0/h2_0/tos_c_reg[4]/C
                         clock pessimism              0.215    24.281    
                         clock uncertainty           -0.035    24.246    
    SLICE_X37Y161        FDCE (Recov_fdce_C_CLR)     -0.293    23.953    core_0/h2_0/tos_c_reg[4]
  -------------------------------------------------------------------
                         required time                         23.953    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.646ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.535ns (7.755%)  route 6.364ns (92.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 24.060 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.361    11.301    core_0/h2_0/rst
    SLICE_X37Y180        FDCE                                         f  core_0/h2_0/tos_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.218    24.060    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y180        FDCE                                         r  core_0/h2_0/tos_c_reg[12]/C
                         clock pessimism              0.215    24.275    
                         clock uncertainty           -0.035    24.240    
    SLICE_X37Y180        FDCE (Recov_fdce_C_CLR)     -0.293    23.947    core_0/h2_0/tos_c_reg[12]
  -------------------------------------------------------------------
                         required time                         23.947    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 12.646    

Slack (MET) :             12.646ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.535ns (7.755%)  route 6.364ns (92.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 24.060 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.361    11.301    core_0/h2_0/rst
    SLICE_X37Y180        FDCE                                         f  core_0/h2_0/tos_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.218    24.060    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y180        FDCE                                         r  core_0/h2_0/tos_c_reg[13]/C
                         clock pessimism              0.215    24.275    
                         clock uncertainty           -0.035    24.240    
    SLICE_X37Y180        FDCE (Recov_fdce_C_CLR)     -0.293    23.947    core_0/h2_0/tos_c_reg[13]
  -------------------------------------------------------------------
                         required time                         23.947    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 12.646    

Slack (MET) :             12.646ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/tos_c_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.899ns  (logic 0.535ns (7.755%)  route 6.364ns (92.245%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns = ( 24.060 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.361    11.301    core_0/h2_0/rst
    SLICE_X37Y180        FDCE                                         f  core_0/h2_0/tos_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.218    24.060    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y180        FDCE                                         r  core_0/h2_0/tos_c_reg[15]/C
                         clock pessimism              0.215    24.275    
                         clock uncertainty           -0.035    24.240    
    SLICE_X37Y180        FDCE (Recov_fdce_C_CLR)     -0.293    23.947    core_0/h2_0/tos_c_reg[15]
  -------------------------------------------------------------------
                         required time                         23.947    
                         arrival time                         -11.301    
  -------------------------------------------------------------------
                         slack                                 12.646    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            core_0/h2_0/pc_c_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.535ns (7.885%)  route 6.250ns (92.115%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.054ns = ( 24.054 - 20.000 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.405     4.402    system_reset/clk_IBUF_BUFG
    SLICE_X0Y198         FDRE                                         r  system_reset/c_c_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y198         FDRE (Prop_fdre_C_Q)         0.341     4.743 r  system_reset/c_c_reg[13]/Q
                         net (fo=2, routed)           0.605     5.349    system_reset/c_c_reg[13]
    SLICE_X1Y196         LUT4 (Prop_lut4_I0_O)        0.097     5.446 f  system_reset/tos_c[15]_i_18/O
                         net (fo=1, routed)           0.397     5.843    system_reset/tos_c[15]_i_18_n_0
    SLICE_X1Y197         LUT6 (Prop_lut6_I1_O)        0.097     5.940 f  system_reset/tos_c[15]_i_8/O
                         net (fo=309, routed)         5.248    11.188    core_0/h2_0/rst
    SLICE_X37Y174        FDCE                                         f  core_0/h2_0/pc_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.212    24.054    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X37Y174        FDCE                                         r  core_0/h2_0/pc_c_reg[11]/C
                         clock pessimism              0.215    24.269    
                         clock uncertainty           -0.035    24.234    
    SLICE_X37Y174        FDCE (Recov_fdce_C_CLR)     -0.293    23.941    core_0/h2_0/pc_c_reg[11]
  -------------------------------------------------------------------
                         required time                         23.941    
                         arrival time                         -11.188    
  -------------------------------------------------------------------
                         slack                                 12.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.536%)  route 0.213ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.213     1.940    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y200         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.021     2.215    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y200         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[0]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X0Y200         FDCE (Remov_fdce_C_CLR)     -0.146     1.815    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.536%)  route 0.213ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.213     1.940    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y200         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.021     2.215    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y200         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X0Y200         FDCE (Remov_fdce_C_CLR)     -0.146     1.815    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.536%)  route 0.213ns (62.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.213     1.940    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y200         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.021     2.215    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y200         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[2]/C
                         clock pessimism             -0.253     1.961    
    SLICE_X0Y200         FDCE (Remov_fdce_C_CLR)     -0.146     1.815    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.979%)  route 0.170ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[1].d_instance/clk_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.170     1.897    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X3Y145         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.929     2.122    sw_debouncer/debouncer[1].d_instance/timer/clk_IBUF_BUFG
    SLICE_X3Y145         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]/C
                         clock pessimism             -0.248     1.874    
    SLICE_X3Y145         FDCE (Remov_fdce_C_CLR)     -0.146     1.728    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[1].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.979%)  route 0.170ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[1].d_instance/clk_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  sw_debouncer/debouncer[1].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[1].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.170     1.897    sw_debouncer/debouncer[1].d_instance/timer/AR[0]
    SLICE_X3Y145         FDCE                                         f  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.929     2.122    sw_debouncer/debouncer[1].d_instance/timer/clk_IBUF_BUFG
    SLICE_X3Y145         FDCE                                         r  sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]/C
                         clock pessimism             -0.248     1.874    
    SLICE_X3Y145         FDCE (Remov_fdce_C_CLR)     -0.146     1.728    sw_debouncer/debouncer[1].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.477%)  route 0.266ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.266     1.993    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y203         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.020     2.214    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y203         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[10]/C
                         clock pessimism             -0.253     1.960    
    SLICE_X0Y203         FDCE (Remov_fdce_C_CLR)     -0.146     1.814    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.477%)  route 0.266ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.266     1.993    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y203         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.020     2.214    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y203         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[12]/C
                         clock pessimism             -0.253     1.960    
    SLICE_X0Y203         FDCE (Remov_fdce_C_CLR)     -0.146     1.814    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.477%)  route 0.266ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.266     1.993    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y203         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.020     2.214    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y203         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]/C
                         clock pessimism             -0.253     1.960    
    SLICE_X0Y203         FDCE (Remov_fdce_C_CLR)     -0.146     1.814    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.477%)  route 0.266ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.266     1.993    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y203         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.020     2.214    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y203         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[15]/C
                         clock pessimism             -0.253     1.960    
    SLICE_X0Y203         FDCE (Remov_fdce_C_CLR)     -0.146     1.814    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.477%)  route 0.266ns (67.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        0.654     1.599    sw_debouncer/debouncer[7].d_instance/clk_IBUF_BUFG
    SLICE_X0Y199         FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y199         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[7].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.266     1.993    sw_debouncer/debouncer[7].d_instance/timer/AR[0]
    SLICE_X0Y203         FDCE                                         f  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4840, routed)        1.020     2.214    sw_debouncer/debouncer[7].d_instance/timer/clk_IBUF_BUFG
    SLICE_X0Y203         FDCE                                         r  sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[17]/C
                         clock pessimism             -0.253     1.960    
    SLICE_X0Y203         FDCE (Remov_fdce_C_CLR)     -0.146     1.814    sw_debouncer/debouncer[7].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.179    





