{
    "version": "2.0.0",
    "tasks": [
        {
            "label": "Run Verilog Simulation",
            "type": "shell",
            "command": "iverilog -o sim.out -I ./inc/ ./src/*.v ${file}; vvp sim.out;",
            "group": {
                "kind": "build",
                "isDefault": true
            },
            "problemMatcher": []
        }
    ]
}
