{"Source Block": ["oh/elink/dv/elink_e16_model.v@6029:6039@HdlStmAssign", "     if(reset)\n       out_reg <= 1'b0;\n     else\n       out_reg <= in;\n      \n   assign out = in ^ out_reg;\n\nendmodule \n\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[6034, "   assign out = in ^ out_reg;\n"]], "Add": []}}