v 20140308 2
C 43200 46500 1 0 0 header10-2.sym
{
T 43200 48500 5 10 0 1 0 0 1
device=HEADER10
T 43700 48600 5 10 1 1 0 0 1
refdes=JTAG1
T 43200 46500 5 10 0 0 0 0 1
footprint=HEADER10_2
}
N 43200 48300 41100 48300 4
N 43200 47500 41100 47500 4
N 43200 46700 41100 46700 4
C 44900 48000 1 0 0 gnd-1.sym
N 44600 48300 45000 48300 4
N 43200 47900 41100 47900 4
C 44600 47000 1 0 0 nc-right-1.sym
{
T 44700 47500 5 10 0 0 0 0 1
value=NoConnection
T 44700 47700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 42700 47000 1 0 0 nc-left-1.sym
{
T 42700 47400 5 10 0 0 0 0 1
value=NoConnection
T 42700 47800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 44900 46400 1 0 0 gnd-1.sym
N 44600 46700 45000 46700 4
N 44600 47500 45400 47500 4
N 45400 47500 45400 48400 4
C 34900 46600 1 0 0 M25P16.sym
{
T 37200 49000 5 10 0 0 0 0 1
footprint=SO8
T 37200 49200 5 10 0 0 0 0 1
device=M25P16
T 36200 47900 5 10 1 1 0 3 1
refdes=FLASH1
}
C 37800 49300 1 0 0 3.3V-plus-1.sym
C 34800 46700 1 0 0 gnd-1.sym
N 34900 47300 34900 47000 4
C 32500 48600 1 0 0 3.3V-plus-1.sym
C 32800 47700 1 90 0 resistor-1.sym
{
T 32400 48000 5 10 0 0 90 0 1
device=RESISTOR
T 32900 48400 5 10 0 1 0 0 1
footprint=RESC2012L
T 32500 48000 5 10 1 1 90 0 1
refdes=R71
T 32900 48100 5 10 1 1 0 0 1
value=10k
}
N 34900 47700 32700 47700 4
C 38400 48200 1 90 0 resistor-1.sym
{
T 38000 48500 5 10 0 0 90 0 1
device=RESISTOR
T 38500 48900 5 10 0 1 0 0 1
footprint=RESC2012L
T 38100 48500 5 10 1 1 90 0 1
refdes=R72
T 38500 48600 5 10 1 1 0 0 1
value=10k
}
N 37700 48500 37700 49300 4
N 37700 49300 38300 49300 4
N 38300 49300 38300 49100 4
N 37500 48100 38300 48100 4
N 38300 48100 38300 48200 4
C 45200 48400 1 0 0 generic-power.sym
{
T 45400 48650 5 10 1 1 0 3 1
net=VCCA:1
}
N 44600 47900 45400 47900 4
C 33500 48400 1 0 0 input-2.sym
{
T 33500 48700 5 10 0 0 0 0 1
net=nCSO:1
T 34100 49100 5 10 0 0 0 0 1
device=none
T 34000 48500 5 10 1 1 0 7 1
value=nCSO
}
C 41500 48600 1 90 0 resistor-1.sym
{
T 41100 48900 5 10 0 0 90 0 1
device=RESISTOR
T 41200 48800 5 10 1 1 90 0 1
refdes=R73
T 41500 48600 5 10 1 1 0 0 1
value=10k
T 41500 48600 5 10 0 1 0 0 1
footprint=RESC2012L
}
C 42100 48600 1 90 0 resistor-1.sym
{
T 41700 48900 5 10 0 0 90 0 1
device=RESISTOR
T 41800 48800 5 10 1 1 90 0 1
refdes=R74
T 42100 48600 5 10 1 1 0 0 1
value=10k
T 42100 48600 5 10 0 1 0 0 1
footprint=RESC2012L
}
C 42700 45500 1 90 0 resistor-1.sym
{
T 42300 45800 5 10 0 0 90 0 1
device=RESISTOR
T 42700 45500 5 10 0 1 0 0 1
footprint=RESC2012L
T 42400 45700 5 10 1 1 90 0 1
refdes=R75
T 42700 45500 5 10 1 1 0 0 1
value=1k
}
C 42500 45100 1 0 0 gnd-1.sym
N 42600 45500 42600 45400 4
N 41400 48600 41400 46700 4
N 42000 47500 42000 48600 4
N 42600 48300 42600 46400 4
C 39700 47800 1 0 0 input-2.sym
{
T 39700 48100 5 10 0 0 0 0 1
net=TDO:1
T 40300 48500 5 10 0 0 0 0 1
device=none
T 40200 47900 5 10 1 1 0 7 1
value=TDO
}
C 41100 48400 1 180 0 output-2.sym
{
T 40300 48200 5 10 0 0 180 0 1
net=TCK:1
T 40900 47700 5 10 0 0 180 0 1
device=none
T 40200 48300 5 10 1 1 180 1 1
value=TCK
}
C 41100 47600 1 180 0 output-2.sym
{
T 40300 47400 5 10 0 0 180 0 1
net=TMS:1
T 40900 46900 5 10 0 0 180 0 1
device=none
T 40200 47500 5 10 1 1 180 1 1
value=TMS
}
C 41100 46800 1 180 0 output-2.sym
{
T 40300 46600 5 10 0 0 180 0 1
net=TDI:1
T 40900 46100 5 10 0 0 180 0 1
device=none
T 40200 46700 5 10 1 1 180 1 1
value=TDI
}
N 37500 48500 37700 48500 4
C 41500 49500 1 0 0 generic-power.sym
{
T 41700 49750 5 10 1 1 0 3 1
net=VCCA:1
}
N 41400 49500 42000 49500 4
C 34900 48200 1 180 0 output-2.sym
{
T 34100 48000 5 10 0 0 180 0 1
net=DATA0:1
T 34700 47500 5 10 0 0 180 0 1
device=none
T 34000 48100 5 10 1 1 180 1 1
value=DATA0
}
C 38900 47800 1 180 0 input-2.sym
{
T 38900 47500 5 10 0 0 180 0 1
net=DCLK:1
T 38300 47100 5 10 0 0 180 0 1
device=none
T 38400 47700 5 10 1 1 180 7 1
value=DCLK
}
C 38900 47400 1 180 0 input-2.sym
{
T 38900 47100 5 10 0 0 180 0 1
net=ASDO:1
T 38300 46700 5 10 0 0 180 0 1
device=none
T 38400 47300 5 10 1 1 180 7 1
value=ASDO
}
C 34800 51600 1 180 0 output-2.sym
{
T 34000 51400 5 10 0 0 180 0 1
net=MSEL0:1
T 34600 50900 5 10 0 0 180 0 1
device=none
T 33900 51500 5 10 1 1 180 1 1
value=MSEL0
}
C 34800 51400 1 180 0 output-2.sym
{
T 34000 51200 5 10 0 0 180 0 1
net=MSEL1:1
T 34600 50700 5 10 0 0 180 0 1
device=none
T 33900 51300 5 10 1 1 180 1 1
value=MSEL1
}
C 34800 51200 1 180 0 output-2.sym
{
T 34000 51000 5 10 0 0 180 0 1
net=MSEL2:1
T 34600 50500 5 10 0 0 180 0 1
device=none
T 33900 51100 5 10 1 1 180 1 1
value=MSEL2
}
C 35400 51700 1 90 0 resistor-1.sym
{
T 35000 52000 5 10 0 0 90 0 1
device=RESISTOR
T 35500 52400 5 10 0 1 0 0 1
footprint=RESC2012L
T 35100 52000 5 10 1 1 90 0 1
refdes=R76
T 35400 51700 5 10 0 0 0 0 1
value=121
}
C 35900 51700 1 90 0 resistor-1.sym
{
T 35500 52000 5 10 0 0 90 0 1
device=RESISTOR
T 36000 52400 5 10 0 1 0 0 1
footprint=RESC2012L
T 35600 52000 5 10 1 1 90 0 1
refdes=R77
T 35900 51700 5 10 0 0 0 0 1
value=121
}
C 36400 51700 1 90 0 resistor-1.sym
{
T 36000 52000 5 10 0 0 90 0 1
device=RESISTOR
T 36500 52400 5 10 0 1 0 0 1
footprint=RESC2012L
T 36100 52000 5 10 1 1 90 0 1
refdes=R78
T 36400 51700 5 10 0 0 0 0 1
value=121
}
C 36700 50200 1 90 0 resistor-1.sym
{
T 36300 50500 5 10 0 0 90 0 1
device=RESISTOR
T 36800 50900 5 10 0 1 0 0 1
footprint=RESC2012L
T 36400 50500 5 10 1 1 90 0 1
refdes=R79
T 36700 50200 5 10 0 0 0 0 1
value=121
}
C 37200 50200 1 90 0 resistor-1.sym
{
T 36800 50500 5 10 0 0 90 0 1
device=RESISTOR
T 37300 50900 5 10 0 1 0 0 1
footprint=RESC2012L
T 36900 50500 5 10 1 1 90 0 1
refdes=R80
T 37200 50200 5 10 0 0 0 0 1
value=121
}
C 37700 50200 1 90 0 resistor-1.sym
{
T 37300 50500 5 10 0 0 90 0 1
device=RESISTOR
T 37800 50900 5 10 0 1 0 0 1
footprint=RESC2012L
T 37400 50500 5 10 1 1 90 0 1
refdes=R81
T 37700 50200 5 10 0 0 0 0 1
value=121
}
N 34800 51100 36600 51100 4
N 34800 51300 37100 51300 4
N 37100 51300 37100 51100 4
N 34800 51500 37600 51500 4
N 37600 51500 37600 51100 4
N 35300 51700 35300 51500 4
N 35800 51700 35800 51300 4
N 36300 51700 36300 51100 4
N 36600 50000 37600 50000 4
C 37000 49700 1 0 0 gnd-1.sym
N 35300 52800 36300 52800 4
C 35600 52800 1 0 0 generic-power.sym
{
T 35800 53050 5 10 1 1 0 3 1
net=VCCA:1
}
N 37100 50000 37100 50200 4
N 36600 50200 36600 50000 4
N 37600 50200 37600 50000 4
N 35800 52800 35800 52600 4
N 35300 52800 35300 52600 4
N 36300 52800 36300 52600 4
