// Seed: 1528016731
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_21;
  assign id_20 = 1;
  wire id_22;
  wire id_23;
  wire id_24;
  initial $display(1);
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri id_2,
    output tri id_3,
    input wire id_4,
    output uwire id_5,
    input wor id_6,
    output wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input uwire id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor id_20,
    output tri1 id_21,
    input supply1 id_22,
    output uwire id_23,
    input wor id_24,
    output wor id_25,
    input wand id_26,
    input supply1 id_27,
    input wor id_28
);
  always @(posedge id_10) id_25 = 1;
  wire id_30;
  supply1 id_31 = 1;
  module_0(
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_31,
      id_31,
      id_31,
      id_30,
      id_31,
      id_30,
      id_31,
      id_31,
      id_30,
      id_31,
      id_30
  );
  wire id_32;
  wire id_33;
  wire id_34;
  or (
      id_23,
      id_4,
      id_20,
      id_30,
      id_16,
      id_10,
      id_31,
      id_24,
      id_9,
      id_14,
      id_28,
      id_6,
      id_19,
      id_27,
      id_22,
      id_2,
      id_13
  );
endmodule
