// Seed: 3462350706
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output logic id_5,
    output logic id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    input id_12,
    output logic id_13,
    input logic id_14,
    output id_15,
    output reg id_16,
    input id_17,
    output id_18,
    input id_19
);
  type_0 id_20 (
      1'b0,
      1
  );
  logic id_21;
  always @(negedge 1) begin
    id_16 <= 1;
    id_18 = id_4;
  end
  logic id_22 = 1;
  logic id_23;
endmodule
