// Seed: 2904846811
module module_0;
  always @(*) id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_5 = {1{id_3}} * id_5 - 1;
  module_0();
endmodule
module module_2 (
    output logic id_0,
    inout  tri0  id_1,
    output tri1  id_2,
    input  tri   id_3
);
  always @(posedge 1) begin
    id_0 = #id_5 id_5;
  end
  notif0 (id_0, id_1, id_3);
  module_0();
endmodule
