#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Jan  5 16:57:05 2022
# Process ID: 79096
# Current directory: C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65104 C:\Users\HYH\Desktop\CO-lab-material-CQU-2021\test\func_test_v0.01_n4ddr\soc_sram_func\run_vivado\project_1\project_1.xpr
# Log file: C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/vivado.log
# Journal file: C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1\vivado.jou
# Running On: LAPTOP-PVUKIF02, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.527 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2307 ns] Error!!!
    reference: PC = 0x9fc00704, wb_rf_wnum = 0x1f, wb_rf_wdata = 0x9fc0070c
    mycpu    : PC = 0x9fc41b10, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2347 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2237 ns] Error!!!
    reference: PC = 0xbfc006f4, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x20000000
    mycpu    : PC = 0xbfc006f4, wb_rf_wnum = 0x09, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2277 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
        [16002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 19636 KB (Peak: 19636 KB), Simulation CPU Usage: 11577 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [14992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [15992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [16992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [17992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [18992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [19992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [20992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
        [21302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [21632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: xsimkernel Simulation Memory Usage: 19664 KB (Peak: 19664 KB), Simulation CPU Usage: 13561 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  32000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  42000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  52000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  62000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  72000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  82000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [  92000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [ 992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [1992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [2992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [3992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [4992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [5992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [6992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [7992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [8992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [9992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [10992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [11992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
        [12462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12532000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12542000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12552000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12562000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12572000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12582000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12592000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12602000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12612000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12622000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12632000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12642000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12652000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12662000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12672000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12682000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12692000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12702000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12712000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12722000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12732000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12742000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12752000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12762000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12772000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12782000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12792000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12802000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12812000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12822000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12832000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12842000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12852000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12862000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12872000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12882000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12892000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12902000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12912000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12922000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12932000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12942000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12952000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12962000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12972000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12982000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [12992000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13002000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13012000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13022000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13032000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13042000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13052000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13062000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13072000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13082000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13092000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13102000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13112000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13122000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13132000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13142000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13152000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13162000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13172000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13182000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13192000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13202000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13212000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13222000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13232000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13242000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13252000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13262000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13272000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13282000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13292000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13302000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13312000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13322000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13332000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13342000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13352000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13362000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13372000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13382000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13392000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13402000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13412000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13422000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13432000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13442000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13452000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13462000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13472000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13482000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13492000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13502000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13512000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
        [13522000 ns] Test is running, debug_wb_pc = 0xxxxxxxxx
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2307 ns] Error!!!
    reference: PC = 0x9fc00704, wb_rf_wnum = 0x1f, wb_rf_wdata = 0x9fc0070c
    mycpu    : PC = 0x9fc41b10, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2347 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2307 ns] Error!!!
    reference: PC = 0x9fc00704, wb_rf_wnum = 0x1f, wb_rf_wdata = 0x9fc0070c
    mycpu    : PC = 0x9fc41b10, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2347 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2307 ns] Error!!!
    reference: PC = 0x9fc06b50, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x9fc41b10, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2347 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2307 ns] Error!!!
    reference: PC = 0x9fc01770, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x9fc41b10, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2347 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc41b38, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc42368, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2307 ns] Error!!!
    reference: PC = 0x9fc06b50, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x9fc41b10, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
--------------------------------------------------------------
$finish called at time : 2347 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func_part/obj_1/data_ram.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func_part/obj_1/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../soft/func_part/obj_1/inst_ram.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func_part/obj_1/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../soft/func_part/obj_1/inst_ram.coe'
delete_ip_run [get_files -of_objects [get_fileset inst_ram] C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.runs/inst_ram_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci' from fileset 'inst_ram' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
generate_target all [get_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.527 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
$finish called at time : 2107 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
file mkdir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v w ]
add_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:68]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:81]
ERROR: [VRFC 10-2865] module 'hazard' ignored due to previous errors [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:68]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:81]
ERROR: [VRFC 10-2865] module 'hazard' ignored due to previous errors [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:56]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:57]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardaD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:68]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:75]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register forwardbD is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:81]
ERROR: [VRFC 10-2865] module 'hazard' ignored due to previous errors [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2367 ns] Error!!!
    reference: PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc06b68, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfc00704
--------------------------------------------------------------
$finish called at time : 2407 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2407 ns] Error!!!
    reference: PC = 0x9fc06b78, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0x9fc07d98, wb_rf_wnum = 0x09, wb_rf_wdata = 0x01000000
--------------------------------------------------------------
--------------------------------------------------------------
[   2435 ns] Error(  0)!!! Occurred in number 8'd01 Functional Test Point!
--------------------------------------------------------------
$finish called at time : 2447 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.527 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14107 ns] Error!!!
    reference: PC = 0x9fc00ab4, wb_rf_wnum = 0x09, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab4, wb_rf_wnum = 0x08, wb_rf_wdata = 0xbfaff02c
--------------------------------------------------------------
$finish called at time : 14147 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x09, wb_rf_wdata = 0x0000aaaa
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[  14045 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[  14117 ns] Error!!!
    reference: PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00ab8, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 14157 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../soft/func/obj/inst_ram.coe'
set_property generate_synth_checkpoint true [get_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
generate_target all [get_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.527 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = 667d6358f11b27b2; cache size = 7.945 MB.
export_ip_user_files -of_objects [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7685 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[   7757 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 7797 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe
export_ip_user_files -of_objects  [get_files c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe] -no_script -reset -force -quiet
remove_files  c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func_part/obj_1/inst_ram.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../../soft/func/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soft/func/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../soft/func/obj/inst_ram.coe'
set_property generate_synth_checkpoint false [get_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
generate_target all [get_files  C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1573.527 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7685 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[   7757 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 7797 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushF, assumed default net type wire [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/datapath.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mmu
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=20)
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux3(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=64)
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 123. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.527 ; gain = 0.000
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1573.527 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7685 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[   7757 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 7797 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7685 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[   7757 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 7797 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_top'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:92]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 20 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:93]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:106]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/controller.v:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/rtl/soc_lite_top.v:168]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.527 ; gain = 0.000
run all
==============================================================
Test begin!
----[   7685 ns] Number 8'd01 Functional Test Point PASS!!!
--------------------------------------------------------------
[   7757 ns] Error!!!
    reference: PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x0000aaaa
    mycpu    : PC = 0x9fc00d58, wb_rf_wnum = 0x0a, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 7797 ns : File "C:/Users/HYH/Desktop/CO-lab-material-CQU-2021/test/func_test_v0.01_n4ddr/soc_sram_func/testbench/mycpu_tb.v" Line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan  6 03:32:00 2022...
