// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Jun 11 13:10:09 2020
// Host        : DESKTOP-TDQ0LC4 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/Jason/Step2V1.3/Step2V1.3.srcs/sources_1/bd/TOP/ip/TOP_LED_IO_0_0/TOP_LED_IO_0_0_stub.v
// Design      : TOP_LED_IO_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "LED_IO,Vivado 2019.2" *)
module TOP_LED_IO_0_0(PHLED00, PHLED01, PHLED02, PHLED03, PHLED04, 
  PHLED05, PHLED06, PHLED07, PHLED08, PHLED09, PHLED0a, PHLED0b, PHLED0c, PHLED0d, PHLED0e, PHLED0f, 
  INTLED00, INTLED01, INTLED02, INTLED03, INTLED04, INTLED05, INTLED06, INTLED07, INTLED08, INTLED09, 
  INTLED0a, INTLED0b, INTLED0c, INTLED0d, INTLED0e, INTLED0f)
/* synthesis syn_black_box black_box_pad_pin="PHLED00,PHLED01,PHLED02,PHLED03,PHLED04,PHLED05,PHLED06,PHLED07,PHLED08,PHLED09,PHLED0a,PHLED0b,PHLED0c,PHLED0d,PHLED0e,PHLED0f,INTLED00,INTLED01,INTLED02,INTLED03,INTLED04,INTLED05,INTLED06,INTLED07,INTLED08,INTLED09,INTLED0a,INTLED0b,INTLED0c,INTLED0d,INTLED0e,INTLED0f" */;
  output PHLED00;
  output PHLED01;
  output PHLED02;
  output PHLED03;
  output PHLED04;
  output PHLED05;
  output PHLED06;
  output PHLED07;
  output PHLED08;
  output PHLED09;
  output PHLED0a;
  output PHLED0b;
  output PHLED0c;
  output PHLED0d;
  output PHLED0e;
  output PHLED0f;
  input INTLED00;
  input INTLED01;
  input INTLED02;
  input INTLED03;
  input INTLED04;
  input INTLED05;
  input INTLED06;
  input INTLED07;
  input INTLED08;
  input INTLED09;
  input INTLED0a;
  input INTLED0b;
  input INTLED0c;
  input INTLED0d;
  input INTLED0e;
  input INTLED0f;
endmodule
