// Seed: 74179670
module module_0 (
    input tri1 id_0,
    input wand id_1,
    input supply1 id_2
);
  supply0 id_4;
  wire id_5;
  wire id_6;
  assign id_4 = id_0 - 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    output wor  id_2,
    output wand id_3,
    input  wor  id_4
);
  assign id_3 = 1;
  module_0(
      id_4, id_4, id_4
  );
  wire id_6, id_7;
  wire id_8;
endmodule
module module_2 (
    input logic id_0,
    inout logic id_1,
    input uwire id_2
);
  module_0(
      id_2, id_2, id_2
  );
  always @(id_1 or id_0) if (id_2) id_1 <= 1;
endmodule
