module or(input wire[31:0] A, B input wire[31:0] result);

	result = A | B;


endmodule