$date
    Oct 18, 2022  14:05:57
$end
$version
    TOOL:	ncsim	15.20-s039
$end
$timescale
    1 ps
$end

$scope module Multi_Bank_Memory_t $end
$var reg       1 !    clk  $end
$var reg       1 "    ren  $end
$var reg       1 #    wen  $end
$var reg      11 $    waddr [10:0] $end
$var reg      11 %    radder [10:0] $end
$var reg       8 &    din [7:0] $end
$var wire      1 '    dout [7] $end
$var wire      1 (    dout [6] $end
$var wire      1 )    dout [5] $end
$var wire      1 *    dout [4] $end
$var wire      1 +    dout [3] $end
$var wire      1 ,    dout [2] $end
$var wire      1 -    dout [1] $end
$var wire      1 .    dout [0] $end
$var parameter 32 /    cyc  $end

$scope module mem $end
$var wire      1 0    clk  $end
$var wire      1 1    ren  $end
$var wire      1 2    wen  $end
$var wire     11 3    waddr [10:0] $end
$var wire     11 4    raddr [10:0] $end
$var wire      8 5    din [7:0] $end
$var wire      1 '    dout [7] $end
$var wire      1 (    dout [6] $end
$var wire      1 )    dout [5] $end
$var wire      1 *    dout [4] $end
$var wire      1 +    dout [3] $end
$var wire      1 ,    dout [2] $end
$var wire      1 -    dout [1] $end
$var wire      1 .    dout [0] $end

$scope module BB $end
$var wire      1 0    clk  $end
$var wire      1 1    ren  $end
$var wire      1 2    wen  $end
$var wire     11 4    raddr [10:0] $end
$var wire     11 3    waddr [10:0] $end
$var wire      8 5    din [7:0] $end
$var wire      1 '    dout [7] $end
$var wire      1 (    dout [6] $end
$var wire      1 )    dout [5] $end
$var wire      1 *    dout [4] $end
$var wire      1 +    dout [3] $end
$var wire      1 ,    dout [2] $end
$var wire      1 -    dout [1] $end
$var wire      1 .    dout [0] $end
$var reg       1 6    b0w  $end
$var reg       1 7    b0r  $end
$var reg       1 8    b1w  $end
$var reg       1 9    b1r  $end
$var reg       1 :    b2w  $end
$var reg       1 ;    b2r  $end
$var reg       1 <    b3w  $end
$var reg       1 =    b3r  $end
$var wire      1 >    Aout [7] $end
$var wire      1 ?    Aout [6] $end
$var wire      1 @    Aout [5] $end
$var wire      1 A    Aout [4] $end
$var wire      1 B    Aout [3] $end
$var wire      1 C    Aout [2] $end
$var wire      1 D    Aout [1] $end
$var wire      1 E    Aout [0] $end
$var wire      1 F    Bout [7] $end
$var wire      1 G    Bout [6] $end
$var wire      1 H    Bout [5] $end
$var wire      1 I    Bout [4] $end
$var wire      1 J    Bout [3] $end
$var wire      1 K    Bout [2] $end
$var wire      1 L    Bout [1] $end
$var wire      1 M    Bout [0] $end
$var wire      1 N    Cout [7] $end
$var wire      1 O    Cout [6] $end
$var wire      1 P    Cout [5] $end
$var wire      1 Q    Cout [4] $end
$var wire      1 R    Cout [3] $end
$var wire      1 S    Cout [2] $end
$var wire      1 T    Cout [1] $end
$var wire      1 U    Cout [0] $end
$var wire      1 V    Dout [7] $end
$var wire      1 W    Dout [6] $end
$var wire      1 X    Dout [5] $end
$var wire      1 Y    Dout [4] $end
$var wire      1 Z    Dout [3] $end
$var wire      1 [    Dout [2] $end
$var wire      1 \    Dout [1] $end
$var wire      1 ]    Dout [0] $end

$scope module B0 $end
$var wire      1 0    clk  $end
$var wire      1 ^    ren  $end
$var wire      1 _    wen  $end
$var wire      9 `    raddr [8:0] $end
$var wire      9 a    waddr [8:0] $end
$var wire      8 5    din [7:0] $end
$var wire      1 >    dout [7] $end
$var wire      1 ?    dout [6] $end
$var wire      1 @    dout [5] $end
$var wire      1 A    dout [4] $end
$var wire      1 B    dout [3] $end
$var wire      1 C    dout [2] $end
$var wire      1 D    dout [1] $end
$var wire      1 E    dout [0] $end
$var reg       1 b    aw  $end
$var reg       1 c    bw  $end
$var reg       1 d    cw  $end
$var reg       1 e    dw  $end
$var reg       1 f    ar  $end
$var reg       1 g    br  $end
$var reg       1 h    cr  $end
$var reg       1 i    dr  $end
$var reg       7 j    Aaddr [6:0] $end
$var reg       7 k    Baddr [6:0] $end
$var reg       7 l    Caddr [6:0] $end
$var reg       7 m    Daddr [6:0] $end
$var wire      1 n    Aout [7] $end
$var wire      1 o    Aout [6] $end
$var wire      1 p    Aout [5] $end
$var wire      1 q    Aout [4] $end
$var wire      1 r    Aout [3] $end
$var wire      1 s    Aout [2] $end
$var wire      1 t    Aout [1] $end
$var wire      1 u    Aout [0] $end
$var wire      1 v    Bout [7] $end
$var wire      1 w    Bout [6] $end
$var wire      1 x    Bout [5] $end
$var wire      1 y    Bout [4] $end
$var wire      1 z    Bout [3] $end
$var wire      1 {    Bout [2] $end
$var wire      1 |    Bout [1] $end
$var wire      1 }    Bout [0] $end
$var wire      1 ~    Cout [7] $end
$var wire      1 !!   Cout [6] $end
$var wire      1 "!   Cout [5] $end
$var wire      1 #!   Cout [4] $end
$var wire      1 $!   Cout [3] $end
$var wire      1 %!   Cout [2] $end
$var wire      1 &!   Cout [1] $end
$var wire      1 '!   Cout [0] $end
$var wire      1 (!   Dout [7] $end
$var wire      1 )!   Dout [6] $end
$var wire      1 *!   Dout [5] $end
$var wire      1 +!   Dout [4] $end
$var wire      1 ,!   Dout [3] $end
$var wire      1 -!   Dout [2] $end
$var wire      1 .!   Dout [1] $end
$var wire      1 /!   Dout [0] $end

$scope module M0 $end
$var wire      1 0    clk  $end
$var wire      1 0!   ren  $end
$var wire      1 1!   wen  $end
$var wire      7 2!   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 3!   dout [7:0] $end
$upscope $end


$scope module M1 $end
$var wire      1 0    clk  $end
$var wire      1 4!   ren  $end
$var wire      1 5!   wen  $end
$var wire      7 6!   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 7!   dout [7:0] $end
$upscope $end


$scope module M2 $end
$var wire      1 0    clk  $end
$var wire      1 8!   ren  $end
$var wire      1 9!   wen  $end
$var wire      7 :!   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 ;!   dout [7:0] $end
$upscope $end


$scope module M3 $end
$var wire      1 0    clk  $end
$var wire      1 <!   ren  $end
$var wire      1 =!   wen  $end
$var wire      7 >!   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 ?!   dout [7:0] $end
$upscope $end


$scope module oo $end
$var wire      1 n    a [7] $end
$var wire      1 o    a [6] $end
$var wire      1 p    a [5] $end
$var wire      1 q    a [4] $end
$var wire      1 r    a [3] $end
$var wire      1 s    a [2] $end
$var wire      1 t    a [1] $end
$var wire      1 u    a [0] $end
$var wire      1 v    b [7] $end
$var wire      1 w    b [6] $end
$var wire      1 x    b [5] $end
$var wire      1 y    b [4] $end
$var wire      1 z    b [3] $end
$var wire      1 {    b [2] $end
$var wire      1 |    b [1] $end
$var wire      1 }    b [0] $end
$var wire      1 ~    c [7] $end
$var wire      1 !!   c [6] $end
$var wire      1 "!   c [5] $end
$var wire      1 #!   c [4] $end
$var wire      1 $!   c [3] $end
$var wire      1 %!   c [2] $end
$var wire      1 &!   c [1] $end
$var wire      1 '!   c [0] $end
$var wire      1 (!   d [7] $end
$var wire      1 )!   d [6] $end
$var wire      1 *!   d [5] $end
$var wire      1 +!   d [4] $end
$var wire      1 ,!   d [3] $end
$var wire      1 -!   d [2] $end
$var wire      1 .!   d [1] $end
$var wire      1 /!   d [0] $end
$var wire      1 >    out [7] $end
$var wire      1 ?    out [6] $end
$var wire      1 @    out [5] $end
$var wire      1 A    out [4] $end
$var wire      1 B    out [3] $end
$var wire      1 C    out [2] $end
$var wire      1 D    out [1] $end
$var wire      1 E    out [0] $end

$scope module o0 $end
$var wire      1 u    a  $end
$var wire      1 }    b  $end
$var wire      1 '!   c  $end
$var wire      1 /!   d  $end
$var wire      1 E    out  $end
$var wire      1 @!   tmp1  $end
$var wire      1 A!   tmp2  $end
$upscope $end


$scope module o1 $end
$var wire      1 t    a  $end
$var wire      1 |    b  $end
$var wire      1 &!   c  $end
$var wire      1 .!   d  $end
$var wire      1 D    out  $end
$var wire      1 B!   tmp1  $end
$var wire      1 C!   tmp2  $end
$upscope $end


$scope module o2 $end
$var wire      1 s    a  $end
$var wire      1 {    b  $end
$var wire      1 %!   c  $end
$var wire      1 -!   d  $end
$var wire      1 C    out  $end
$var wire      1 D!   tmp1  $end
$var wire      1 E!   tmp2  $end
$upscope $end


$scope module o3 $end
$var wire      1 r    a  $end
$var wire      1 z    b  $end
$var wire      1 $!   c  $end
$var wire      1 ,!   d  $end
$var wire      1 B    out  $end
$var wire      1 F!   tmp1  $end
$var wire      1 G!   tmp2  $end
$upscope $end


$scope module o4 $end
$var wire      1 q    a  $end
$var wire      1 y    b  $end
$var wire      1 #!   c  $end
$var wire      1 +!   d  $end
$var wire      1 A    out  $end
$var wire      1 H!   tmp1  $end
$var wire      1 I!   tmp2  $end
$upscope $end


$scope module o5 $end
$var wire      1 p    a  $end
$var wire      1 x    b  $end
$var wire      1 "!   c  $end
$var wire      1 *!   d  $end
$var wire      1 @    out  $end
$var wire      1 J!   tmp1  $end
$var wire      1 K!   tmp2  $end
$upscope $end


$scope module o6 $end
$var wire      1 o    a  $end
$var wire      1 w    b  $end
$var wire      1 !!   c  $end
$var wire      1 )!   d  $end
$var wire      1 ?    out  $end
$var wire      1 L!   tmp1  $end
$var wire      1 M!   tmp2  $end
$upscope $end


$scope module o7 $end
$var wire      1 n    a  $end
$var wire      1 v    b  $end
$var wire      1 ~    c  $end
$var wire      1 (!   d  $end
$var wire      1 >    out  $end
$var wire      1 N!   tmp1  $end
$var wire      1 O!   tmp2  $end
$upscope $end

$upscope $end

$upscope $end


$scope module B1 $end
$var wire      1 0    clk  $end
$var wire      1 P!   ren  $end
$var wire      1 Q!   wen  $end
$var wire      9 `    raddr [8:0] $end
$var wire      9 a    waddr [8:0] $end
$var wire      8 5    din [7:0] $end
$var wire      1 F    dout [7] $end
$var wire      1 G    dout [6] $end
$var wire      1 H    dout [5] $end
$var wire      1 I    dout [4] $end
$var wire      1 J    dout [3] $end
$var wire      1 K    dout [2] $end
$var wire      1 L    dout [1] $end
$var wire      1 M    dout [0] $end
$var reg       1 R!   aw  $end
$var reg       1 S!   bw  $end
$var reg       1 T!   cw  $end
$var reg       1 U!   dw  $end
$var reg       1 V!   ar  $end
$var reg       1 W!   br  $end
$var reg       1 X!   cr  $end
$var reg       1 Y!   dr  $end
$var reg       7 Z!   Aaddr [6:0] $end
$var reg       7 [!   Baddr [6:0] $end
$var reg       7 \!   Caddr [6:0] $end
$var reg       7 ]!   Daddr [6:0] $end
$var wire      1 ^!   Aout [7] $end
$var wire      1 _!   Aout [6] $end
$var wire      1 `!   Aout [5] $end
$var wire      1 a!   Aout [4] $end
$var wire      1 b!   Aout [3] $end
$var wire      1 c!   Aout [2] $end
$var wire      1 d!   Aout [1] $end
$var wire      1 e!   Aout [0] $end
$var wire      1 f!   Bout [7] $end
$var wire      1 g!   Bout [6] $end
$var wire      1 h!   Bout [5] $end
$var wire      1 i!   Bout [4] $end
$var wire      1 j!   Bout [3] $end
$var wire      1 k!   Bout [2] $end
$var wire      1 l!   Bout [1] $end
$var wire      1 m!   Bout [0] $end
$var wire      1 n!   Cout [7] $end
$var wire      1 o!   Cout [6] $end
$var wire      1 p!   Cout [5] $end
$var wire      1 q!   Cout [4] $end
$var wire      1 r!   Cout [3] $end
$var wire      1 s!   Cout [2] $end
$var wire      1 t!   Cout [1] $end
$var wire      1 u!   Cout [0] $end
$var wire      1 v!   Dout [7] $end
$var wire      1 w!   Dout [6] $end
$var wire      1 x!   Dout [5] $end
$var wire      1 y!   Dout [4] $end
$var wire      1 z!   Dout [3] $end
$var wire      1 {!   Dout [2] $end
$var wire      1 |!   Dout [1] $end
$var wire      1 }!   Dout [0] $end

$scope module M0 $end
$var wire      1 0    clk  $end
$var wire      1 ~!   ren  $end
$var wire      1 !"   wen  $end
$var wire      7 ""   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 #"   dout [7:0] $end
$upscope $end


$scope module M1 $end
$var wire      1 0    clk  $end
$var wire      1 $"   ren  $end
$var wire      1 %"   wen  $end
$var wire      7 &"   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 '"   dout [7:0] $end
$upscope $end


$scope module M2 $end
$var wire      1 0    clk  $end
$var wire      1 ("   ren  $end
$var wire      1 )"   wen  $end
$var wire      7 *"   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 +"   dout [7:0] $end
$upscope $end


$scope module M3 $end
$var wire      1 0    clk  $end
$var wire      1 ,"   ren  $end
$var wire      1 -"   wen  $end
$var wire      7 ."   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 /"   dout [7:0] $end
$upscope $end


$scope module oo $end
$var wire      1 ^!   a [7] $end
$var wire      1 _!   a [6] $end
$var wire      1 `!   a [5] $end
$var wire      1 a!   a [4] $end
$var wire      1 b!   a [3] $end
$var wire      1 c!   a [2] $end
$var wire      1 d!   a [1] $end
$var wire      1 e!   a [0] $end
$var wire      1 f!   b [7] $end
$var wire      1 g!   b [6] $end
$var wire      1 h!   b [5] $end
$var wire      1 i!   b [4] $end
$var wire      1 j!   b [3] $end
$var wire      1 k!   b [2] $end
$var wire      1 l!   b [1] $end
$var wire      1 m!   b [0] $end
$var wire      1 n!   c [7] $end
$var wire      1 o!   c [6] $end
$var wire      1 p!   c [5] $end
$var wire      1 q!   c [4] $end
$var wire      1 r!   c [3] $end
$var wire      1 s!   c [2] $end
$var wire      1 t!   c [1] $end
$var wire      1 u!   c [0] $end
$var wire      1 v!   d [7] $end
$var wire      1 w!   d [6] $end
$var wire      1 x!   d [5] $end
$var wire      1 y!   d [4] $end
$var wire      1 z!   d [3] $end
$var wire      1 {!   d [2] $end
$var wire      1 |!   d [1] $end
$var wire      1 }!   d [0] $end
$var wire      1 F    out [7] $end
$var wire      1 G    out [6] $end
$var wire      1 H    out [5] $end
$var wire      1 I    out [4] $end
$var wire      1 J    out [3] $end
$var wire      1 K    out [2] $end
$var wire      1 L    out [1] $end
$var wire      1 M    out [0] $end

$scope module o0 $end
$var wire      1 e!   a  $end
$var wire      1 m!   b  $end
$var wire      1 u!   c  $end
$var wire      1 }!   d  $end
$var wire      1 M    out  $end
$var wire      1 0"   tmp1  $end
$var wire      1 1"   tmp2  $end
$upscope $end


$scope module o1 $end
$var wire      1 d!   a  $end
$var wire      1 l!   b  $end
$var wire      1 t!   c  $end
$var wire      1 |!   d  $end
$var wire      1 L    out  $end
$var wire      1 2"   tmp1  $end
$var wire      1 3"   tmp2  $end
$upscope $end


$scope module o2 $end
$var wire      1 c!   a  $end
$var wire      1 k!   b  $end
$var wire      1 s!   c  $end
$var wire      1 {!   d  $end
$var wire      1 K    out  $end
$var wire      1 4"   tmp1  $end
$var wire      1 5"   tmp2  $end
$upscope $end


$scope module o3 $end
$var wire      1 b!   a  $end
$var wire      1 j!   b  $end
$var wire      1 r!   c  $end
$var wire      1 z!   d  $end
$var wire      1 J    out  $end
$var wire      1 6"   tmp1  $end
$var wire      1 7"   tmp2  $end
$upscope $end


$scope module o4 $end
$var wire      1 a!   a  $end
$var wire      1 i!   b  $end
$var wire      1 q!   c  $end
$var wire      1 y!   d  $end
$var wire      1 I    out  $end
$var wire      1 8"   tmp1  $end
$var wire      1 9"   tmp2  $end
$upscope $end


$scope module o5 $end
$var wire      1 `!   a  $end
$var wire      1 h!   b  $end
$var wire      1 p!   c  $end
$var wire      1 x!   d  $end
$var wire      1 H    out  $end
$var wire      1 :"   tmp1  $end
$var wire      1 ;"   tmp2  $end
$upscope $end


$scope module o6 $end
$var wire      1 _!   a  $end
$var wire      1 g!   b  $end
$var wire      1 o!   c  $end
$var wire      1 w!   d  $end
$var wire      1 G    out  $end
$var wire      1 <"   tmp1  $end
$var wire      1 ="   tmp2  $end
$upscope $end


$scope module o7 $end
$var wire      1 ^!   a  $end
$var wire      1 f!   b  $end
$var wire      1 n!   c  $end
$var wire      1 v!   d  $end
$var wire      1 F    out  $end
$var wire      1 >"   tmp1  $end
$var wire      1 ?"   tmp2  $end
$upscope $end

$upscope $end

$upscope $end


$scope module B2 $end
$var wire      1 0    clk  $end
$var wire      1 @"   ren  $end
$var wire      1 A"   wen  $end
$var wire      9 `    raddr [8:0] $end
$var wire      9 a    waddr [8:0] $end
$var wire      8 5    din [7:0] $end
$var wire      1 N    dout [7] $end
$var wire      1 O    dout [6] $end
$var wire      1 P    dout [5] $end
$var wire      1 Q    dout [4] $end
$var wire      1 R    dout [3] $end
$var wire      1 S    dout [2] $end
$var wire      1 T    dout [1] $end
$var wire      1 U    dout [0] $end
$var reg       1 B"   aw  $end
$var reg       1 C"   bw  $end
$var reg       1 D"   cw  $end
$var reg       1 E"   dw  $end
$var reg       1 F"   ar  $end
$var reg       1 G"   br  $end
$var reg       1 H"   cr  $end
$var reg       1 I"   dr  $end
$var reg       7 J"   Aaddr [6:0] $end
$var reg       7 K"   Baddr [6:0] $end
$var reg       7 L"   Caddr [6:0] $end
$var reg       7 M"   Daddr [6:0] $end
$var wire      1 N"   Aout [7] $end
$var wire      1 O"   Aout [6] $end
$var wire      1 P"   Aout [5] $end
$var wire      1 Q"   Aout [4] $end
$var wire      1 R"   Aout [3] $end
$var wire      1 S"   Aout [2] $end
$var wire      1 T"   Aout [1] $end
$var wire      1 U"   Aout [0] $end
$var wire      1 V"   Bout [7] $end
$var wire      1 W"   Bout [6] $end
$var wire      1 X"   Bout [5] $end
$var wire      1 Y"   Bout [4] $end
$var wire      1 Z"   Bout [3] $end
$var wire      1 ["   Bout [2] $end
$var wire      1 \"   Bout [1] $end
$var wire      1 ]"   Bout [0] $end
$var wire      1 ^"   Cout [7] $end
$var wire      1 _"   Cout [6] $end
$var wire      1 `"   Cout [5] $end
$var wire      1 a"   Cout [4] $end
$var wire      1 b"   Cout [3] $end
$var wire      1 c"   Cout [2] $end
$var wire      1 d"   Cout [1] $end
$var wire      1 e"   Cout [0] $end
$var wire      1 f"   Dout [7] $end
$var wire      1 g"   Dout [6] $end
$var wire      1 h"   Dout [5] $end
$var wire      1 i"   Dout [4] $end
$var wire      1 j"   Dout [3] $end
$var wire      1 k"   Dout [2] $end
$var wire      1 l"   Dout [1] $end
$var wire      1 m"   Dout [0] $end

$scope module M0 $end
$var wire      1 0    clk  $end
$var wire      1 n"   ren  $end
$var wire      1 o"   wen  $end
$var wire      7 p"   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 q"   dout [7:0] $end
$upscope $end


$scope module M1 $end
$var wire      1 0    clk  $end
$var wire      1 r"   ren  $end
$var wire      1 s"   wen  $end
$var wire      7 t"   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 u"   dout [7:0] $end
$upscope $end


$scope module M2 $end
$var wire      1 0    clk  $end
$var wire      1 v"   ren  $end
$var wire      1 w"   wen  $end
$var wire      7 x"   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 y"   dout [7:0] $end
$upscope $end


$scope module M3 $end
$var wire      1 0    clk  $end
$var wire      1 z"   ren  $end
$var wire      1 {"   wen  $end
$var wire      7 |"   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 }"   dout [7:0] $end
$upscope $end


$scope module oo $end
$var wire      1 N"   a [7] $end
$var wire      1 O"   a [6] $end
$var wire      1 P"   a [5] $end
$var wire      1 Q"   a [4] $end
$var wire      1 R"   a [3] $end
$var wire      1 S"   a [2] $end
$var wire      1 T"   a [1] $end
$var wire      1 U"   a [0] $end
$var wire      1 V"   b [7] $end
$var wire      1 W"   b [6] $end
$var wire      1 X"   b [5] $end
$var wire      1 Y"   b [4] $end
$var wire      1 Z"   b [3] $end
$var wire      1 ["   b [2] $end
$var wire      1 \"   b [1] $end
$var wire      1 ]"   b [0] $end
$var wire      1 ^"   c [7] $end
$var wire      1 _"   c [6] $end
$var wire      1 `"   c [5] $end
$var wire      1 a"   c [4] $end
$var wire      1 b"   c [3] $end
$var wire      1 c"   c [2] $end
$var wire      1 d"   c [1] $end
$var wire      1 e"   c [0] $end
$var wire      1 f"   d [7] $end
$var wire      1 g"   d [6] $end
$var wire      1 h"   d [5] $end
$var wire      1 i"   d [4] $end
$var wire      1 j"   d [3] $end
$var wire      1 k"   d [2] $end
$var wire      1 l"   d [1] $end
$var wire      1 m"   d [0] $end
$var wire      1 N    out [7] $end
$var wire      1 O    out [6] $end
$var wire      1 P    out [5] $end
$var wire      1 Q    out [4] $end
$var wire      1 R    out [3] $end
$var wire      1 S    out [2] $end
$var wire      1 T    out [1] $end
$var wire      1 U    out [0] $end

$scope module o0 $end
$var wire      1 U"   a  $end
$var wire      1 ]"   b  $end
$var wire      1 e"   c  $end
$var wire      1 m"   d  $end
$var wire      1 U    out  $end
$var wire      1 ~"   tmp1  $end
$var wire      1 !#   tmp2  $end
$upscope $end


$scope module o1 $end
$var wire      1 T"   a  $end
$var wire      1 \"   b  $end
$var wire      1 d"   c  $end
$var wire      1 l"   d  $end
$var wire      1 T    out  $end
$var wire      1 "#   tmp1  $end
$var wire      1 ##   tmp2  $end
$upscope $end


$scope module o2 $end
$var wire      1 S"   a  $end
$var wire      1 ["   b  $end
$var wire      1 c"   c  $end
$var wire      1 k"   d  $end
$var wire      1 S    out  $end
$var wire      1 $#   tmp1  $end
$var wire      1 %#   tmp2  $end
$upscope $end


$scope module o3 $end
$var wire      1 R"   a  $end
$var wire      1 Z"   b  $end
$var wire      1 b"   c  $end
$var wire      1 j"   d  $end
$var wire      1 R    out  $end
$var wire      1 &#   tmp1  $end
$var wire      1 '#   tmp2  $end
$upscope $end


$scope module o4 $end
$var wire      1 Q"   a  $end
$var wire      1 Y"   b  $end
$var wire      1 a"   c  $end
$var wire      1 i"   d  $end
$var wire      1 Q    out  $end
$var wire      1 (#   tmp1  $end
$var wire      1 )#   tmp2  $end
$upscope $end


$scope module o5 $end
$var wire      1 P"   a  $end
$var wire      1 X"   b  $end
$var wire      1 `"   c  $end
$var wire      1 h"   d  $end
$var wire      1 P    out  $end
$var wire      1 *#   tmp1  $end
$var wire      1 +#   tmp2  $end
$upscope $end


$scope module o6 $end
$var wire      1 O"   a  $end
$var wire      1 W"   b  $end
$var wire      1 _"   c  $end
$var wire      1 g"   d  $end
$var wire      1 O    out  $end
$var wire      1 ,#   tmp1  $end
$var wire      1 -#   tmp2  $end
$upscope $end


$scope module o7 $end
$var wire      1 N"   a  $end
$var wire      1 V"   b  $end
$var wire      1 ^"   c  $end
$var wire      1 f"   d  $end
$var wire      1 N    out  $end
$var wire      1 .#   tmp1  $end
$var wire      1 /#   tmp2  $end
$upscope $end

$upscope $end

$upscope $end


$scope module B3 $end
$var wire      1 0    clk  $end
$var wire      1 0#   ren  $end
$var wire      1 1#   wen  $end
$var wire      9 `    raddr [8:0] $end
$var wire      9 a    waddr [8:0] $end
$var wire      8 5    din [7:0] $end
$var wire      1 V    dout [7] $end
$var wire      1 W    dout [6] $end
$var wire      1 X    dout [5] $end
$var wire      1 Y    dout [4] $end
$var wire      1 Z    dout [3] $end
$var wire      1 [    dout [2] $end
$var wire      1 \    dout [1] $end
$var wire      1 ]    dout [0] $end
$var reg       1 2#   aw  $end
$var reg       1 3#   bw  $end
$var reg       1 4#   cw  $end
$var reg       1 5#   dw  $end
$var reg       1 6#   ar  $end
$var reg       1 7#   br  $end
$var reg       1 8#   cr  $end
$var reg       1 9#   dr  $end
$var reg       7 :#   Aaddr [6:0] $end
$var reg       7 ;#   Baddr [6:0] $end
$var reg       7 <#   Caddr [6:0] $end
$var reg       7 =#   Daddr [6:0] $end
$var wire      1 >#   Aout [7] $end
$var wire      1 ?#   Aout [6] $end
$var wire      1 @#   Aout [5] $end
$var wire      1 A#   Aout [4] $end
$var wire      1 B#   Aout [3] $end
$var wire      1 C#   Aout [2] $end
$var wire      1 D#   Aout [1] $end
$var wire      1 E#   Aout [0] $end
$var wire      1 F#   Bout [7] $end
$var wire      1 G#   Bout [6] $end
$var wire      1 H#   Bout [5] $end
$var wire      1 I#   Bout [4] $end
$var wire      1 J#   Bout [3] $end
$var wire      1 K#   Bout [2] $end
$var wire      1 L#   Bout [1] $end
$var wire      1 M#   Bout [0] $end
$var wire      1 N#   Cout [7] $end
$var wire      1 O#   Cout [6] $end
$var wire      1 P#   Cout [5] $end
$var wire      1 Q#   Cout [4] $end
$var wire      1 R#   Cout [3] $end
$var wire      1 S#   Cout [2] $end
$var wire      1 T#   Cout [1] $end
$var wire      1 U#   Cout [0] $end
$var wire      1 V#   Dout [7] $end
$var wire      1 W#   Dout [6] $end
$var wire      1 X#   Dout [5] $end
$var wire      1 Y#   Dout [4] $end
$var wire      1 Z#   Dout [3] $end
$var wire      1 [#   Dout [2] $end
$var wire      1 \#   Dout [1] $end
$var wire      1 ]#   Dout [0] $end

$scope module M0 $end
$var wire      1 0    clk  $end
$var wire      1 ^#   ren  $end
$var wire      1 _#   wen  $end
$var wire      7 `#   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 a#   dout [7:0] $end
$upscope $end


$scope module M1 $end
$var wire      1 0    clk  $end
$var wire      1 b#   ren  $end
$var wire      1 c#   wen  $end
$var wire      7 d#   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 e#   dout [7:0] $end
$upscope $end


$scope module M2 $end
$var wire      1 0    clk  $end
$var wire      1 f#   ren  $end
$var wire      1 g#   wen  $end
$var wire      7 h#   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 i#   dout [7:0] $end
$upscope $end


$scope module M3 $end
$var wire      1 0    clk  $end
$var wire      1 j#   ren  $end
$var wire      1 k#   wen  $end
$var wire      7 l#   addr [6:0] $end
$var wire      8 5    din [7:0] $end
$var reg       8 m#   dout [7:0] $end
$upscope $end


$scope module oo $end
$var wire      1 >#   a [7] $end
$var wire      1 ?#   a [6] $end
$var wire      1 @#   a [5] $end
$var wire      1 A#   a [4] $end
$var wire      1 B#   a [3] $end
$var wire      1 C#   a [2] $end
$var wire      1 D#   a [1] $end
$var wire      1 E#   a [0] $end
$var wire      1 F#   b [7] $end
$var wire      1 G#   b [6] $end
$var wire      1 H#   b [5] $end
$var wire      1 I#   b [4] $end
$var wire      1 J#   b [3] $end
$var wire      1 K#   b [2] $end
$var wire      1 L#   b [1] $end
$var wire      1 M#   b [0] $end
$var wire      1 N#   c [7] $end
$var wire      1 O#   c [6] $end
$var wire      1 P#   c [5] $end
$var wire      1 Q#   c [4] $end
$var wire      1 R#   c [3] $end
$var wire      1 S#   c [2] $end
$var wire      1 T#   c [1] $end
$var wire      1 U#   c [0] $end
$var wire      1 V#   d [7] $end
$var wire      1 W#   d [6] $end
$var wire      1 X#   d [5] $end
$var wire      1 Y#   d [4] $end
$var wire      1 Z#   d [3] $end
$var wire      1 [#   d [2] $end
$var wire      1 \#   d [1] $end
$var wire      1 ]#   d [0] $end
$var wire      1 V    out [7] $end
$var wire      1 W    out [6] $end
$var wire      1 X    out [5] $end
$var wire      1 Y    out [4] $end
$var wire      1 Z    out [3] $end
$var wire      1 [    out [2] $end
$var wire      1 \    out [1] $end
$var wire      1 ]    out [0] $end

$scope module o0 $end
$var wire      1 E#   a  $end
$var wire      1 M#   b  $end
$var wire      1 U#   c  $end
$var wire      1 ]#   d  $end
$var wire      1 ]    out  $end
$var wire      1 n#   tmp1  $end
$var wire      1 o#   tmp2  $end
$upscope $end


$scope module o1 $end
$var wire      1 D#   a  $end
$var wire      1 L#   b  $end
$var wire      1 T#   c  $end
$var wire      1 \#   d  $end
$var wire      1 \    out  $end
$var wire      1 p#   tmp1  $end
$var wire      1 q#   tmp2  $end
$upscope $end


$scope module o2 $end
$var wire      1 C#   a  $end
$var wire      1 K#   b  $end
$var wire      1 S#   c  $end
$var wire      1 [#   d  $end
$var wire      1 [    out  $end
$var wire      1 r#   tmp1  $end
$var wire      1 s#   tmp2  $end
$upscope $end


$scope module o3 $end
$var wire      1 B#   a  $end
$var wire      1 J#   b  $end
$var wire      1 R#   c  $end
$var wire      1 Z#   d  $end
$var wire      1 Z    out  $end
$var wire      1 t#   tmp1  $end
$var wire      1 u#   tmp2  $end
$upscope $end


$scope module o4 $end
$var wire      1 A#   a  $end
$var wire      1 I#   b  $end
$var wire      1 Q#   c  $end
$var wire      1 Y#   d  $end
$var wire      1 Y    out  $end
$var wire      1 v#   tmp1  $end
$var wire      1 w#   tmp2  $end
$upscope $end


$scope module o5 $end
$var wire      1 @#   a  $end
$var wire      1 H#   b  $end
$var wire      1 P#   c  $end
$var wire      1 X#   d  $end
$var wire      1 X    out  $end
$var wire      1 x#   tmp1  $end
$var wire      1 y#   tmp2  $end
$upscope $end


$scope module o6 $end
$var wire      1 ?#   a  $end
$var wire      1 G#   b  $end
$var wire      1 O#   c  $end
$var wire      1 W#   d  $end
$var wire      1 W    out  $end
$var wire      1 z#   tmp1  $end
$var wire      1 {#   tmp2  $end
$upscope $end


$scope module o7 $end
$var wire      1 >#   a  $end
$var wire      1 F#   b  $end
$var wire      1 N#   c  $end
$var wire      1 V#   d  $end
$var wire      1 V    out  $end
$var wire      1 |#   tmp1  $end
$var wire      1 }#   tmp2  $end
$upscope $end

$upscope $end

$upscope $end


$scope module OO $end
$var wire      1 >    a [7] $end
$var wire      1 ?    a [6] $end
$var wire      1 @    a [5] $end
$var wire      1 A    a [4] $end
$var wire      1 B    a [3] $end
$var wire      1 C    a [2] $end
$var wire      1 D    a [1] $end
$var wire      1 E    a [0] $end
$var wire      1 F    b [7] $end
$var wire      1 G    b [6] $end
$var wire      1 H    b [5] $end
$var wire      1 I    b [4] $end
$var wire      1 J    b [3] $end
$var wire      1 K    b [2] $end
$var wire      1 L    b [1] $end
$var wire      1 M    b [0] $end
$var wire      1 N    c [7] $end
$var wire      1 O    c [6] $end
$var wire      1 P    c [5] $end
$var wire      1 Q    c [4] $end
$var wire      1 R    c [3] $end
$var wire      1 S    c [2] $end
$var wire      1 T    c [1] $end
$var wire      1 U    c [0] $end
$var wire      1 V    d [7] $end
$var wire      1 W    d [6] $end
$var wire      1 X    d [5] $end
$var wire      1 Y    d [4] $end
$var wire      1 Z    d [3] $end
$var wire      1 [    d [2] $end
$var wire      1 \    d [1] $end
$var wire      1 ]    d [0] $end
$var wire      1 '    out [7] $end
$var wire      1 (    out [6] $end
$var wire      1 )    out [5] $end
$var wire      1 *    out [4] $end
$var wire      1 +    out [3] $end
$var wire      1 ,    out [2] $end
$var wire      1 -    out [1] $end
$var wire      1 .    out [0] $end

$scope module o0 $end
$var wire      1 E    a  $end
$var wire      1 M    b  $end
$var wire      1 U    c  $end
$var wire      1 ]    d  $end
$var wire      1 .    out  $end
$var wire      1 ~#   tmp1  $end
$var wire      1 !$   tmp2  $end
$upscope $end


$scope module o1 $end
$var wire      1 D    a  $end
$var wire      1 L    b  $end
$var wire      1 T    c  $end
$var wire      1 \    d  $end
$var wire      1 -    out  $end
$var wire      1 "$   tmp1  $end
$var wire      1 #$   tmp2  $end
$upscope $end


$scope module o2 $end
$var wire      1 C    a  $end
$var wire      1 K    b  $end
$var wire      1 S    c  $end
$var wire      1 [    d  $end
$var wire      1 ,    out  $end
$var wire      1 $$   tmp1  $end
$var wire      1 %$   tmp2  $end
$upscope $end


$scope module o3 $end
$var wire      1 B    a  $end
$var wire      1 J    b  $end
$var wire      1 R    c  $end
$var wire      1 Z    d  $end
$var wire      1 +    out  $end
$var wire      1 &$   tmp1  $end
$var wire      1 '$   tmp2  $end
$upscope $end


$scope module o4 $end
$var wire      1 A    a  $end
$var wire      1 I    b  $end
$var wire      1 Q    c  $end
$var wire      1 Y    d  $end
$var wire      1 *    out  $end
$var wire      1 ($   tmp1  $end
$var wire      1 )$   tmp2  $end
$upscope $end


$scope module o5 $end
$var wire      1 @    a  $end
$var wire      1 H    b  $end
$var wire      1 P    c  $end
$var wire      1 X    d  $end
$var wire      1 )    out  $end
$var wire      1 *$   tmp1  $end
$var wire      1 +$   tmp2  $end
$upscope $end


$scope module o6 $end
$var wire      1 ?    a  $end
$var wire      1 G    b  $end
$var wire      1 O    c  $end
$var wire      1 W    d  $end
$var wire      1 (    out  $end
$var wire      1 ,$   tmp1  $end
$var wire      1 -$   tmp2  $end
$upscope $end


$scope module o7 $end
$var wire      1 >    a  $end
$var wire      1 F    b  $end
$var wire      1 N    c  $end
$var wire      1 V    d  $end
$var wire      1 '    out  $end
$var wire      1 .$   tmp1  $end
$var wire      1 /$   tmp2  $end
$upscope $end

$upscope $end

$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b1010 /
0!
0"
0#
b0 $
b0 %
b0 &
0'
0(
0)
0*
0+
0,
0-
0.
00
01
02
b0 3
b0 4
b0 5
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
b0 `
b0 a
0b
0c
0d
0e
0f
0g
0h
0i
b0 j
b0 k
b0 l
b0 m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
b0 2!
b0 3!
04!
05!
b0 6!
b0 7!
08!
09!
b0 :!
b0 ;!
0<!
0=!
b0 >!
b0 ?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
b0 Z!
b0 [!
b0 \!
b0 ]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
b0 ""
b0 #"
0$"
0%"
b0 &"
b0 '"
0("
0)"
b0 *"
b0 +"
0,"
0-"
b0 ."
b0 /"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
b0 J"
b0 K"
b0 L"
b0 M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
b0 p"
b0 q"
0r"
0s"
b0 t"
b0 u"
0v"
0w"
b0 x"
b0 y"
0z"
0{"
b0 |"
b0 }"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
b0 :#
b0 ;#
b0 <#
b0 =#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
b0 `#
b0 a#
0b#
0c#
b0 d#
b0 e#
0f#
0g#
b0 h#
b0 i#
0j#
0k#
b0 l#
b0 m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
$end
#5000
1!
10
#10000
0!
b1 $
1#
b10100 &
b10100 5
12
b1 3
00
16
b1 a
1_
b1 :#
b1 ;#
b1 <#
b1 =#
b1 J"
b1 K"
b1 L"
b1 M"
b1 Z!
b1 [!
b1 \!
b1 ]!
b1 j
b1 k
b1 l
b1 m
1b
11!
b1 >!
b1 :!
b1 6!
b1 2!
b1 ."
b1 *"
b1 &"
b1 ""
b1 |"
b1 x"
b1 t"
b1 p"
b1 l#
b1 h#
b1 d#
b1 `#
#15000
1!
10
#20000
0!
b11001000 $
b1 %
1"
b11001000 &
b11001000 5
11
b1 4
b11001000 3
00
17
b11001000 a
b1 `
1^
b1001000 :#
b1001000 ;#
b1001000 <#
b1001000 =#
b1001000 J"
b1001000 K"
b1001000 L"
b1001000 M"
b1001000 Z!
b1001000 [!
b1001000 \!
b1001000 ]!
b1001000 j
b1001000 k
b1001000 l
b1001000 m
0b
1c
1f
b1 j
10!
15!
01!
b1001000 >!
b1001000 :!
b1001000 6!
b1001000 ."
b1001000 *"
b1001000 &"
b1001000 ""
b1001000 |"
b1001000 x"
b1001000 t"
b1001000 p"
b1001000 l#
b1001000 h#
b1001000 d#
b1001000 `#
#25000
1!
10
b10100 3!
1q
1s
1D!
1C
1H!
1A
1($
1*
1$$
1,
#30000
0!
b1 $
b11001000 %
0#
02
b11001000 4
b1 3
00
06
b1 a
b11001000 `
0_
b1 :#
b1 ;#
b1 <#
b1 =#
b1 J"
b1 K"
b1 L"
b1 M"
b1 Z!
b1 [!
b1 \!
b1 ]!
b1001000 j
b1 k
b1 l
b1 m
0c
0f
1g
b1 j
b1001000 k
14!
00!
05!
b1 >!
b1 :!
b1 ."
b1 *"
b1 &"
b1 ""
b1 |"
b1 x"
b1 t"
b1 p"
b1 l#
b1 h#
b1 d#
b1 `#
#35000
1!
10
b11001000 7!
b0 3!
0q
0s
1v
1w
1z
1F!
1B
1L!
1?
1N!
1>
0D!
0C
0H!
0A
0($
0*
0$$
0,
1.$
1'
1,$
1(
1&$
1+
#40000
0!
b11001001 $
b11001001 %
1#
0"
b11001001 &
b11001001 5
01
12
b11001001 4
b11001001 3
00
07
16
b11001001 a
b11001001 `
1_
0^
b1001001 :#
b1001001 ;#
b1001001 <#
b1001001 =#
b1001001 J"
b1001001 K"
b1001001 L"
b1001001 M"
b1001001 Z!
b1001001 [!
b1001001 \!
b1001001 ]!
b1001001 j
b1001001 k
b1001001 l
b1001001 m
1c
0g
04!
15!
b1001001 >!
b1001001 :!
b1001001 6!
b1001001 2!
b1001001 ."
b1001001 *"
b1001001 &"
b1001001 ""
b1001001 |"
b1001001 x"
b1001001 t"
b1001001 p"
b1001001 l#
b1001001 h#
b1001001 d#
b1001001 `#
#45000
1!
10
b0 7!
0v
0w
0z
0F!
0B
0L!
0?
0N!
0>
0.$
0'
0,$
0(
0&$
0+
#50000
0!
b11001000 %
1"
b11001010 &
b11001010 5
11
b11001000 4
00
17
b11001000 `
1^
1g
b1001000 k
14!
b1001000 6!
#55000
1!
10
b11001000 7!
1v
1w
1z
1F!
1B
1L!
1?
1N!
1>
1.$
1'
1,$
1(
1&$
1+
#60000
0!
b1100100 $
b11001010 %
0#
b10100 &
