// Seed: 2139361577
module module_0;
  assign id_1 = ("");
  module_2();
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always if (1) id_3 = {1, id_2};
  wire id_4;
  module_0();
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = id_1 - 1;
  module_3(
      id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wand id_3 = 1;
  wire id_4;
endmodule
