{
  "module_name": "cc_kernel_regs.h",
  "hash_id": "98fbec264e61d79dd17e936f81434def3581bf3381fd48ff0ac1b67718cf82d1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/ccree/cc_kernel_regs.h",
  "human_readable_source": " \n \n\n#ifndef __CC_CRYS_KERNEL_H__\n#define __CC_CRYS_KERNEL_H__\n\n\n\n\n#define CC_DSCRPTR_COMPLETION_COUNTER_REG_OFFSET\t0xE00UL\n#define CC_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_COMPLETION_COUNTER_COMPLETION_COUNTER_BIT_SIZE\t0x6UL\n#define CC_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SHIFT\t0x6UL\n#define CC_DSCRPTR_COMPLETION_COUNTER_OVERFLOW_COUNTER_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_SW_RESET_REG_OFFSET\t0xE40UL\n#define CC_DSCRPTR_SW_RESET_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_SW_RESET_VALUE_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_REG_OFFSET\t0xE60UL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_NUM_OF_DSCRPTR_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_NUM_OF_DSCRPTR_BIT_SIZE\t0xAUL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_DSCRPTR_SRAM_SIZE_BIT_SHIFT\t0xAUL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_DSCRPTR_SRAM_SIZE_BIT_SIZE\t0xCUL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_SRAM_SIZE_BIT_SHIFT\t0x16UL\n#define CC_DSCRPTR_QUEUE_SRAM_SIZE_SRAM_SIZE_BIT_SIZE\t0x3UL\n#define CC_DSCRPTR_SINGLE_ADDR_EN_REG_OFFSET\t0xE64UL\n#define CC_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_SINGLE_ADDR_EN_VALUE_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_MEASURE_CNTR_REG_OFFSET\t0xE68UL\n#define CC_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_MEASURE_CNTR_VALUE_BIT_SIZE\t0x20UL\n#define CC_DSCRPTR_QUEUE_WORD0_REG_OFFSET\t0xE80UL\n#define CC_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WORD0_VALUE_BIT_SIZE\t0x20UL\n#define CC_DSCRPTR_QUEUE_WORD1_REG_OFFSET\t0xE84UL\n#define CC_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WORD1_DIN_DMA_MODE_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SHIFT\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD1_DIN_SIZE_BIT_SIZE\t0x18UL\n#define CC_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SHIFT\t0x1AUL\n#define CC_DSCRPTR_QUEUE_WORD1_NS_BIT_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SHIFT\t0x1BUL\n#define CC_DSCRPTR_QUEUE_WORD1_DIN_CONST_VALUE_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SHIFT\t0x1CUL\n#define CC_DSCRPTR_QUEUE_WORD1_NOT_LAST_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SHIFT\t0x1DUL\n#define CC_DSCRPTR_QUEUE_WORD1_LOCK_QUEUE_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SHIFT\t0x1EUL\n#define CC_DSCRPTR_QUEUE_WORD1_NOT_USED_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD2_REG_OFFSET\t0xE88UL\n#define CC_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WORD2_VALUE_BIT_SIZE\t0x20UL\n#define CC_DSCRPTR_QUEUE_WORD3_REG_OFFSET\t0xE8CUL\n#define CC_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WORD3_DOUT_DMA_MODE_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SHIFT\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD3_DOUT_SIZE_BIT_SIZE\t0x18UL\n#define CC_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SHIFT\t0x1AUL\n#define CC_DSCRPTR_QUEUE_WORD3_NS_BIT_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SHIFT\t0x1BUL\n#define CC_DSCRPTR_QUEUE_WORD3_DOUT_LAST_IND_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SHIFT\t0x1DUL\n#define CC_DSCRPTR_QUEUE_WORD3_HASH_XOR_BIT_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SHIFT\t0x1EUL\n#define CC_DSCRPTR_QUEUE_WORD3_NOT_USED_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SHIFT\t0x1FUL\n#define CC_DSCRPTR_QUEUE_WORD3_QUEUE_LAST_IND_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_REG_OFFSET\t0xE90UL\n#define CC_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WORD4_DATA_FLOW_MODE_BIT_SIZE\t0x6UL\n#define CC_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SHIFT\t0x6UL\n#define CC_DSCRPTR_QUEUE_WORD4_AES_SEL_N_HASH_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SHIFT\t0x7UL\n#define CC_DSCRPTR_QUEUE_WORD4_AES_XOR_CRYPTO_KEY_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SHIFT\t0x8UL\n#define CC_DSCRPTR_QUEUE_WORD4_ACK_NEEDED_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SHIFT\t0xAUL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_MODE_BIT_SIZE\t0x4UL\n#define CC_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SHIFT\t0xEUL\n#define CC_DSCRPTR_QUEUE_WORD4_CMAC_SIZE0_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SHIFT\t0xFUL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_DO_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SHIFT\t0x11UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF0_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SHIFT\t0x13UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF1_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SHIFT\t0x14UL\n#define CC_DSCRPTR_QUEUE_WORD4_CIPHER_CONF2_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SHIFT\t0x16UL\n#define CC_DSCRPTR_QUEUE_WORD4_KEY_SIZE_BIT_SIZE\t0x2UL\n#define CC_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SHIFT\t0x18UL\n#define CC_DSCRPTR_QUEUE_WORD4_SETUP_OPERATION_BIT_SIZE\t0x4UL\n#define CC_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SHIFT\t0x1CUL\n#define CC_DSCRPTR_QUEUE_WORD4_DIN_SRAM_ENDIANNESS_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SHIFT\t0x1DUL\n#define CC_DSCRPTR_QUEUE_WORD4_DOUT_SRAM_ENDIANNESS_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SHIFT\t0x1EUL\n#define CC_DSCRPTR_QUEUE_WORD4_WORD_SWAP_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SHIFT\t0x1FUL\n#define CC_DSCRPTR_QUEUE_WORD4_BYTES_SWAP_BIT_SIZE\t0x1UL\n#define CC_DSCRPTR_QUEUE_WORD5_REG_OFFSET\t0xE94UL\n#define CC_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WORD5_DIN_ADDR_HIGH_BIT_SIZE\t0x10UL\n#define CC_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SHIFT\t0x10UL\n#define CC_DSCRPTR_QUEUE_WORD5_DOUT_ADDR_HIGH_BIT_SIZE\t0x10UL\n#define CC_DSCRPTR_QUEUE_WATERMARK_REG_OFFSET\t0xE98UL\n#define CC_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_WATERMARK_VALUE_BIT_SIZE\t0xAUL\n#define CC_DSCRPTR_QUEUE_CONTENT_REG_OFFSET\t0xE9CUL\n#define CC_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SHIFT\t0x0UL\n#define CC_DSCRPTR_QUEUE_CONTENT_VALUE_BIT_SIZE\t0xAUL\n\n\n\n#define CC_AXIM_MON_INFLIGHT_REG_OFFSET\t0xB00UL\n#define CC_AXIM_MON_INFLIGHT_VALUE_BIT_SHIFT\t0x0UL\n#define CC_AXIM_MON_INFLIGHT_VALUE_BIT_SIZE\t0x8UL\n#define CC_AXIM_MON_INFLIGHTLAST_REG_OFFSET\t0xB40UL\n#define CC_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SHIFT\t0x0UL\n#define CC_AXIM_MON_INFLIGHTLAST_VALUE_BIT_SIZE\t0x8UL\n#define CC_AXIM_MON_COMP_REG_OFFSET\t0xB80UL\n#define CC_AXIM_MON_COMP8_REG_OFFSET\t0xBA0UL\n#define CC_AXIM_MON_COMP_VALUE_BIT_SHIFT\t0x0UL\n#define CC_AXIM_MON_COMP_VALUE_BIT_SIZE\t0x10UL\n#define CC_AXIM_MON_ERR_REG_OFFSET\t0xBC4UL\n#define CC_AXIM_MON_ERR_BRESP_BIT_SHIFT\t0x0UL\n#define CC_AXIM_MON_ERR_BRESP_BIT_SIZE\t0x2UL\n#define CC_AXIM_MON_ERR_BID_BIT_SHIFT\t0x2UL\n#define CC_AXIM_MON_ERR_BID_BIT_SIZE\t0x4UL\n#define CC_AXIM_MON_ERR_RRESP_BIT_SHIFT\t0x10UL\n#define CC_AXIM_MON_ERR_RRESP_BIT_SIZE\t0x2UL\n#define CC_AXIM_MON_ERR_RID_BIT_SHIFT\t0x12UL\n#define CC_AXIM_MON_ERR_RID_BIT_SIZE\t0x4UL\n#define CC_AXIM_CFG_REG_OFFSET\t0xBE8UL\n#define CC_AXIM_CFG_BRESPMASK_BIT_SHIFT\t0x4UL\n#define CC_AXIM_CFG_BRESPMASK_BIT_SIZE\t0x1UL\n#define CC_AXIM_CFG_RRESPMASK_BIT_SHIFT\t0x5UL\n#define CC_AXIM_CFG_RRESPMASK_BIT_SIZE\t0x1UL\n#define CC_AXIM_CFG_INFLTMASK_BIT_SHIFT\t0x6UL\n#define CC_AXIM_CFG_INFLTMASK_BIT_SIZE\t0x1UL\n#define CC_AXIM_CFG_COMPMASK_BIT_SHIFT\t0x7UL\n#define CC_AXIM_CFG_COMPMASK_BIT_SIZE\t0x1UL\n#define CC_AXIM_ACE_CONST_REG_OFFSET\t0xBECUL\n#define CC_AXIM_ACE_CONST_ARDOMAIN_BIT_SHIFT\t0x0UL\n#define CC_AXIM_ACE_CONST_ARDOMAIN_BIT_SIZE\t0x2UL\n#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SHIFT\t0x2UL\n#define CC_AXIM_ACE_CONST_AWDOMAIN_BIT_SIZE\t0x2UL\n#define CC_AXIM_ACE_CONST_ARBAR_BIT_SHIFT\t0x4UL\n#define CC_AXIM_ACE_CONST_ARBAR_BIT_SIZE\t0x2UL\n#define CC_AXIM_ACE_CONST_AWBAR_BIT_SHIFT\t0x6UL\n#define CC_AXIM_ACE_CONST_AWBAR_BIT_SIZE\t0x2UL\n#define CC_AXIM_ACE_CONST_ARSNOOP_BIT_SHIFT\t0x8UL\n#define CC_AXIM_ACE_CONST_ARSNOOP_BIT_SIZE\t0x4UL\n#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SHIFT\t0xCUL\n#define CC_AXIM_ACE_CONST_AWSNOOP_NOT_ALIGNED_BIT_SIZE\t0x3UL\n#define CC_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SHIFT\t0xFUL\n#define CC_AXIM_ACE_CONST_AWSNOOP_ALIGNED_BIT_SIZE\t0x3UL\n#define CC_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SHIFT\t0x12UL\n#define CC_AXIM_ACE_CONST_AWADDR_NOT_MASKED_BIT_SIZE\t0x7UL\n#define CC_AXIM_ACE_CONST_AWLEN_VAL_BIT_SHIFT\t0x19UL\n#define CC_AXIM_ACE_CONST_AWLEN_VAL_BIT_SIZE\t0x4UL\n#define CC_AXIM_CACHE_PARAMS_REG_OFFSET\t0xBF0UL\n#define CC_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SHIFT\t0x0UL\n#define CC_AXIM_CACHE_PARAMS_AWCACHE_LAST_BIT_SIZE\t0x4UL\n#define CC_AXIM_CACHE_PARAMS_AWCACHE_BIT_SHIFT\t0x4UL\n#define CC_AXIM_CACHE_PARAMS_AWCACHE_BIT_SIZE\t0x4UL\n#define CC_AXIM_CACHE_PARAMS_ARCACHE_BIT_SHIFT\t0x8UL\n#define CC_AXIM_CACHE_PARAMS_ARCACHE_BIT_SIZE\t0x4UL\n#endif\t\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}