# 1-D-Time-Domain-Convolution
Implementation of an 1-D time convoluted signal using Xilinx Zync Zedboard FPGA.
Language: VHDL;
Software: Xilinx Vivado
