Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Thu Jan 12 15:34:28 2023
| Host              : liara running 64-bit Arch Linux
| Command           : report_timing -max_paths 10 -file ./report/corr_accel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.625ns (21.460%)  route 2.287ns (78.540%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.175     2.941    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[21]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.625ns (21.460%)  route 2.287ns (78.540%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.175     2.941    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[24]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[24]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.625ns (21.460%)  route 2.287ns (78.540%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.175     2.941    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[26]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.625ns (21.460%)  route 2.287ns (78.540%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.175     2.941    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[35]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[35]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.941    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.625ns (21.474%)  route 2.285ns (78.526%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.173     2.939    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[23]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X59Y98         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.625ns (21.474%)  route 2.285ns (78.526%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.173     2.939    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[24]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X59Y98         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[24]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.625ns (21.474%)  route 2.285ns (78.526%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.173     2.939    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[25]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X59Y98         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.625ns (21.474%)  route 2.285ns (78.526%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.173     2.939    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X59Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[26]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X59Y98         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/end_addr_reg[26]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.625ns (21.474%)  route 2.285ns (78.526%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.173     2.939    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[16]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.625ns (21.474%)  route 2.285ns (78.526%))
  Logic Levels:           4  (CARRY8=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 10.020 - 10.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.029     0.029    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X58Y102        FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg[24]/Q
                         net (fo=4, routed)           0.695     0.803    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/sect_cnt_reg_n_7_[24]
    SLICE_X58Y100        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     0.952 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0/O
                         net (fo=1, routed)           0.009     0.961    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_i_8__0_n_7
    SLICE_X58Y100        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     1.151 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0/CO[7]
                         net (fo=1, routed)           0.026     1.177    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__0_n_7
    SLICE_X58Y101        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.049     1.226 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/last_sect_carry__1/CO[1]
                         net (fo=12, routed)          0.382     1.608    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/CO[0]
    SLICE_X56Y93         LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     1.766 r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1/O
                         net (fo=182, routed)         1.173     2.939    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/next_rreq
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=3006, unset)         0.020    10.020    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/ap_clk
    SLICE_X60Y98         FDRE                                         r  bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[23]/C
                         clock pessimism              0.000    10.020    
                         clock uncertainty           -0.035     9.985    
    SLICE_X60Y98         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     9.925    bd_0_i/hls_inst/inst/data_m_axi_U/bus_read/start_addr_reg[23]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -2.939    
  -------------------------------------------------------------------
                         slack                                  6.985    




