{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557944906626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557944906641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 14:28:26 2019 " "Processing started: Wed May 15 14:28:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557944906641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944906641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944906641 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1557944907658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneHotStateMachine-rtl " "Found design unit 1: OneHotStateMachine-rtl" {  } { { "../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922081 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneHotStateMachine " "Found entity 1: OneHotStateMachine" {  } { { "../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VideoClk_SVGA_800x600-SYN " "Found design unit 1: VideoClk_SVGA_800x600-SYN" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922097 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600 " "Found entity 1: VideoClk_SVGA_800x600" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Video_SVGA_64x32-rtl " "Found design unit 1: Video_SVGA_64x32-rtl" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Video_SVGA_64x32 " "Found entity 1: Video_SVGA_64x32" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Mapped_SVGA-struct " "Found design unit 1: Mem_Mapped_SVGA-struct" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Mapped_SVGA " "Found entity 1: Mem_Mapped_SVGA" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Element_Test_Bed-struct " "Found design unit 1: Element_Test_Bed-struct" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Element_Test_Bed " "Found entity 1: Element_Test_Bed" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922112 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2k " "Found entity 1: DisplayRam2k" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922129 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLoadable-behv " "Found design unit 1: counterLoadable-behv" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922129 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLoadable " "Found entity 1: counterLoadable" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922129 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behv " "Found design unit 1: counter-behv" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922145 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922145 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_LD_At_Reset-description " "Found design unit 1: REG_32_LD_At_Reset-description" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922145 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_LD_At_Reset " "Found entity 1: REG_32_LD_At_Reset" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922160 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922160 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_1-description " "Found design unit 1: REG_1-description" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922176 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_1 " "Found entity 1: REG_1" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922176 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodeDecoder-struct " "Found design unit 1: OpCodeDecoder-struct" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922176 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodeDecoder " "Found entity 1: OpCodeDecoder" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922192 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922192 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom_instruction-SYN " "Found design unit 1: blockrom_instruction-SYN" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922207 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRom_Instruction " "Found entity 1: BlockRom_Instruction" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_stack-SYN " "Found design unit 1: blockram_stack-SYN" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922207 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Stack " "Found entity 1: BlockRam_Stack" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_data-SYN " "Found design unit 1: blockram_data-SYN" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922207 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Data " "Found entity 1: BlockRam_Data" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922223 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922223 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "r32v2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file r32v2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020-struct " "Found design unit 1: R32V2020-struct" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922239 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020 " "Found entity 1: R32V2020" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeripheralInterface-struct " "Found design unit 1: PeripheralInterface-struct" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922239 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeripheralInterface " "Found entity 1: PeripheralInterface" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944922239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944922239 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "R32V2020 " "Elaborating entity \"R32V2020\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Anode_Activate R32V2020.vhd(30) " "VHDL Signal Declaration warning at R32V2020.vhd(30): used implicit default value for signal \"Anode_Activate\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_out R32V2020.vhd(31) " "VHDL Signal Declaration warning at R32V2020.vhd(31): used implicit default value for signal \"LED_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_HCF R32V2020.vhd(40) " "Verilog HDL or VHDL warning at R32V2020.vhd(40): object \"Op_HCF\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_NOP R32V2020.vhd(41) " "Verilog HDL or VHDL warning at R32V2020.vhd(41): object \"Op_NOP\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_RES R32V2020.vhd(42) " "Verilog HDL or VHDL warning at R32V2020.vhd(42): object \"Op_RES\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Op_CMP R32V2020.vhd(44) " "VHDL Signal Declaration warning at R32V2020.vhd(44): used implicit default value for signal \"Op_CMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_ENS R32V2020.vhd(55) " "Verilog HDL or VHDL warning at R32V2020.vhd(55): object \"Op_ENS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LIL R32V2020.vhd(56) " "Verilog HDL or VHDL warning at R32V2020.vhd(56): object \"Op_LIL\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LIU R32V2020.vhd(57) " "Verilog HDL or VHDL warning at R32V2020.vhd(57): object \"Op_LIU\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LDB R32V2020.vhd(58) " "Verilog HDL or VHDL warning at R32V2020.vhd(58): object \"Op_LDB\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SDB R32V2020.vhd(59) " "Verilog HDL or VHDL warning at R32V2020.vhd(59): object \"Op_SDB\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LDS R32V2020.vhd(60) " "Verilog HDL or VHDL warning at R32V2020.vhd(60): object \"Op_LDS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SDS R32V2020.vhd(61) " "Verilog HDL or VHDL warning at R32V2020.vhd(61): object \"Op_SDS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SDL R32V2020.vhd(63) " "Verilog HDL or VHDL warning at R32V2020.vhd(63): object \"Op_SDL\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LPB R32V2020.vhd(64) " "Verilog HDL or VHDL warning at R32V2020.vhd(64): object \"Op_LPB\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SPB R32V2020.vhd(65) " "Verilog HDL or VHDL warning at R32V2020.vhd(65): object \"Op_SPB\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LPS R32V2020.vhd(66) " "Verilog HDL or VHDL warning at R32V2020.vhd(66): object \"Op_LPS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SPS R32V2020.vhd(67) " "Verilog HDL or VHDL warning at R32V2020.vhd(67): object \"Op_SPS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LPL R32V2020.vhd(68) " "Verilog HDL or VHDL warning at R32V2020.vhd(68): object \"Op_LPL\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SPL R32V2020.vhd(69) " "Verilog HDL or VHDL warning at R32V2020.vhd(69): object \"Op_SPL\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_PSS R32V2020.vhd(70) " "Verilog HDL or VHDL warning at R32V2020.vhd(70): object \"Op_PSS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_PUS R32V2020.vhd(71) " "Verilog HDL or VHDL warning at R32V2020.vhd(71): object \"Op_PUS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_JSR R32V2020.vhd(72) " "Verilog HDL or VHDL warning at R32V2020.vhd(72): object \"Op_JSR\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_RTS R32V2020.vhd(73) " "Verilog HDL or VHDL warning at R32V2020.vhd(73): object \"Op_RTS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BRA R32V2020.vhd(74) " "Verilog HDL or VHDL warning at R32V2020.vhd(74): object \"Op_BRA\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BCS R32V2020.vhd(75) " "Verilog HDL or VHDL warning at R32V2020.vhd(75): object \"Op_BCS\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BCC R32V2020.vhd(76) " "Verilog HDL or VHDL warning at R32V2020.vhd(76): object \"Op_BCC\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BOV R32V2020.vhd(77) " "Verilog HDL or VHDL warning at R32V2020.vhd(77): object \"Op_BOV\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BEQ R32V2020.vhd(78) " "Verilog HDL or VHDL warning at R32V2020.vhd(78): object \"Op_BEQ\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUDataOut R32V2020.vhd(84) " "Verilog HDL or VHDL warning at R32V2020.vhd(84): object \"ALUDataOut\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CCR R32V2020.vhd(86) " "Verilog HDL or VHDL warning at R32V2020.vhd(86): object \"CCR\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeRegFileStrobe R32V2020.vhd(88) " "VHDL Signal Declaration warning at R32V2020.vhd(88): used implicit default value for signal \"writeRegFileStrobe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataIntoRegisterFile R32V2020.vhd(89) " "VHDL Signal Declaration warning at R32V2020.vhd(89): used implicit default value for signal \"dataIntoRegisterFile\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataToStackRam R32V2020.vhd(95) " "VHDL Signal Declaration warning at R32V2020.vhd(95): used implicit default value for signal \"dataToStackRam\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeStackRamEn R32V2020.vhd(96) " "VHDL Signal Declaration warning at R32V2020.vhd(96): used implicit default value for signal \"writeStackRamEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataFromStackRam R32V2020.vhd(97) " "Verilog HDL or VHDL warning at R32V2020.vhd(97): object \"dataFromStackRam\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataToDataRam R32V2020.vhd(100) " "VHDL Signal Declaration warning at R32V2020.vhd(100): used implicit default value for signal \"dataToDataRam\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeToDataRamEnable R32V2020.vhd(102) " "VHDL Signal Declaration warning at R32V2020.vhd(102): used implicit default value for signal \"writeToDataRamEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataFromDataRam R32V2020.vhd(103) " "Verilog HDL or VHDL warning at R32V2020.vhd(103): object \"dataFromDataRam\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralDataIn R32V2020.vhd(106) " "VHDL Signal Declaration warning at R32V2020.vhd(106): used implicit default value for signal \"peripheralDataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peripheralDataOut R32V2020.vhd(107) " "Verilog HDL or VHDL warning at R32V2020.vhd(107): object \"peripheralDataOut\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralRdStrobe R32V2020.vhd(108) " "VHDL Signal Declaration warning at R32V2020.vhd(108): used implicit default value for signal \"peripheralRdStrobe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralWrStrobe R32V2020.vhd(109) " "VHDL Signal Declaration warning at R32V2020.vhd(109): used implicit default value for signal \"peripheralWrStrobe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OneHotState R32V2020.vhd(111) " "Verilog HDL or VHDL warning at R32V2020.vhd(111): object \"OneHotState\" assigned a value but never read" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944922837 "|R32V2020"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoClk_SVGA_800x600 VideoClk_SVGA_800x600:clockGen " "Elaborating entity \"VideoClk_SVGA_800x600\" for hierarchy \"VideoClk_SVGA_800x600:clockGen\"" {  } { { "R32V2020.vhd" "clockGen" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944922884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "altpll_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component " "Elaborated megafunction instantiation \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component " "Instantiated megafunction \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 15625 " "Parameter \"clk3_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 576 " "Parameter \"clk3_multiply_by\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VideoClk_SVGA_800x600 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VideoClk_SVGA_800x600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928000 ""}  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557944928000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/videoclk_svga_800x600_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/videoclk_svga_800x600_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600_altpll " "Found entity 1: VideoClk_SVGA_800x600_altpll" {  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944928094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoClk_SVGA_800x600_altpll VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated " "Elaborating entity \"VideoClk_SVGA_800x600_altpll\" for hierarchy \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneHotStateMachine OneHotStateMachine:StateMachine " "Elaborating entity \"OneHotStateMachine\" for hierarchy \"OneHotStateMachine:StateMachine\"" {  } { { "R32V2020.vhd" "StateMachine" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpCodeDecoder OpCodeDecoder:opcodeDecoder " "Elaborating entity \"OpCodeDecoder\" for hierarchy \"OpCodeDecoder:opcodeDecoder\"" {  } { { "R32V2020.vhd" "opcodeDecoder" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928125 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE OpCodeDecoder.vhd(89) " "VHDL warning at OpCodeDecoder.vhd(89): comparison between unequal length operands always returns FALSE" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 89 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928125 "|R32V2020|OpCodeDecoder:opcodeDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpCode_Cat_Decoder OpCodeDecoder:opcodeDecoder\|OpCode_Cat_Decoder:opc_Cat_Decoder " "Elaborating entity \"OpCode_Cat_Decoder\" for hierarchy \"OpCodeDecoder:opcodeDecoder\|OpCode_Cat_Decoder:opc_Cat_Decoder\"" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "opc_Cat_Decoder" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "R32V2020.vhd" "ALU" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928140 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[0\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[0\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[1\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[1\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[2\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[2\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[3\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[3\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[4\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[4\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[5\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[5\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[6\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[6\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[7\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[7\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[8\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[8\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[9\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[9\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[10\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[10\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[11\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[11\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[12\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[12\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[13\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[13\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[14\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[14\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[15\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[15\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[16\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[16\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[17\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[17\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[18\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[18\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[19\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[19\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[20\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[20\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[21\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[21\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[22\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[22\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[23\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[23\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[24\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[24\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[25\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[25\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[26\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[26\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[27\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[27\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[28\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[28\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[29\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[29\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[30\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[30\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[31\] ALU.vhd(44) " "Inferred latch for \"w_ALUResult\[31\]\" at ALU.vhd(44)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944928156 "|R32V2020|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRom_Instruction BlockRom_Instruction:Instr_ROM " "Elaborating entity \"BlockRom_Instruction\" for hierarchy \"BlockRom_Instruction:Instr_ROM\"" {  } { { "R32V2020.vhd" "Instr_ROM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944928956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Parameter \"init_file\" = \"../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944928956 ""}  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557944928956 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 778 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 781 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 784 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 787 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 790 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 793 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 796 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 799 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[8\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 802 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[9\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 805 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[10\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 808 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[11\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 811 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[12\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 814 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[13\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 817 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[14\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 820 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[15\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 823 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[16\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 826 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[17\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 829 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[18\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 832 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[19\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 835 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[20\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 838 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[21\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 841 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[22\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 844 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[23\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 847 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[24\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 850 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[25\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 853 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[26\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 856 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[27\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 859 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[28\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 862 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[29\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 865 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[30\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 868 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[31\]\|INIT_FILE The value assigned is ../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX and the valid value list is UNUSED\|../../../../MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 871 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3214.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3214.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3214 " "Found entity 1: altsyncram_3214" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944929050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3214 BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated " "Elaborating entity \"altsyncram_3214\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929050 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "BASIC.HEX " "Byte addressed memory initialization file \"BASIC.HEX\" was read in the word-addressed format" {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1557944929065 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "BASIC.HEX 256 10 " "Width of data items in \"BASIC.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 BASIC.HEX " "Data at line (1) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 BASIC.HEX " "Data at line (2) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 BASIC.HEX " "Data at line (3) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 BASIC.HEX " "Data at line (4) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 BASIC.HEX " "Data at line (5) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 BASIC.HEX " "Data at line (6) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 BASIC.HEX " "Data at line (7) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 BASIC.HEX " "Data at line (8) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 BASIC.HEX " "Data at line (9) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 BASIC.HEX " "Data at line (10) of memory initialization file \"BASIC.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1557944929065 ""}  } { { "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" "" { Text "C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1557944929065 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 8168 C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX " "Memory depth (256) in the design file differs from memory depth (8168) in the Memory Initialization File \"C:/Users/dgilliland/Documents/GitHub/MultiComp/MultiComp (VHDL Template)/Components/ROMs/OSI/BASIC.HEX\" -- truncated remaining initial content value to fit RAM" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1557944929081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam_Stack BlockRam_Stack:Stack_RAM " "Elaborating entity \"BlockRam_Stack\" for hierarchy \"BlockRam_Stack:Stack_RAM\"" {  } { { "R32V2020.vhd" "Stack_RAM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929315 ""}  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557944929315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7p3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7p3 " "Found entity 1: altsyncram_d7p3" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944929393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7p3 BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated " "Elaborating entity \"altsyncram_d7p3\" for hierarchy \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam_Data BlockRam_Data:Data_RAM " "Elaborating entity \"BlockRam_Data\" for hierarchy \"BlockRam_Data:Data_RAM\"" {  } { { "R32V2020.vhd" "Data_RAM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929456 ""}  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557944929456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dvn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dvn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dvn3 " "Found entity 1: altsyncram_dvn3" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944929550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dvn3 BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated " "Elaborating entity \"altsyncram_dvn3\" for hierarchy \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegisterFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegisterFile\"" {  } { { "R32V2020.vhd" "RegisterFile" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929565 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CCR RegisterFile.vhd(46) " "VHDL Signal Declaration warning at RegisterFile.vhd(46): used implicit default value for signal \"CCR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944929565 "|R32V2020|RegisterFile:RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32_CONSTANT RegisterFile:RegisterFile\|REG_32_CONSTANT:r0 " "Elaborating entity \"REG_32_CONSTANT\" for hierarchy \"RegisterFile:RegisterFile\|REG_32_CONSTANT:r0\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "r0" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32 RegisterFile:RegisterFile\|REG_32:r3 " "Elaborating entity \"REG_32\" for hierarchy \"RegisterFile:RegisterFile\|REG_32:r3\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "r3" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT_32 RegisterFile:RegisterFile\|COUNT_32:r4 " "Elaborating entity \"COUNT_32\" for hierarchy \"RegisterFile:RegisterFile\|COUNT_32:r4\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "r4" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16x32 RegisterFile:RegisterFile\|MUX_16x32:muxA " "Elaborating entity \"MUX_16x32\" for hierarchy \"RegisterFile:RegisterFile\|MUX_16x32:muxA\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "muxA" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeripheralInterface PeripheralInterface:Peripherals " "Elaborating entity \"PeripheralInterface\" for hierarchy \"PeripheralInterface:Peripherals\"" {  } { { "R32V2020.vhd" "Peripherals" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929768 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralDataOut PeripheralInterface.vhd(16) " "VHDL Signal Declaration warning at PeripheralInterface.vhd(16): used implicit default value for signal \"peripheralDataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944929768 "|R32V2020|PeripheralInterface:Peripherals"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataFromPeripheral PeripheralInterface.vhd(34) " "Verilog HDL or VHDL warning at PeripheralInterface.vhd(34): object \"dataFromPeripheral\" assigned a value but never read" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944929768 "|R32V2020|PeripheralInterface:Peripherals"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kbReadData PeripheralInterface.vhd(41) " "Verilog HDL or VHDL warning at PeripheralInterface.vhd(41): object \"kbReadData\" assigned a value but never read" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557944929768 "|R32V2020|PeripheralInterface:Peripherals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART PeripheralInterface:Peripherals\|bufferedUART:UART " "Elaborating entity \"bufferedUART\" for hierarchy \"PeripheralInterface:Peripherals\|bufferedUART:UART\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "UART" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Mapped_SVGA PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA " "Elaborating entity \"Mem_Mapped_SVGA\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "SVGA" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_SVGA_64x32 PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|Video_SVGA_64x32:Video_SVGA_64x32 " "Elaborating entity \"Video_SVGA_64x32\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|Video_SVGA_64x32:Video_SVGA_64x32\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "Video_SVGA_64x32" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2k PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM " "Elaborating entity \"DisplayRam2k\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "DisplayRAM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1557944929909 ""}  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1557944929909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b0q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b0q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b0q3 " "Found entity 1: altsyncram_b0q3" {  } { { "db/altsyncram_b0q3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_b0q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557944929987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944929987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b0q3 PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_b0q3:auto_generated " "Elaborating entity \"altsyncram_b0q3\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_b0q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944929987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharRom PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|CharRom:CharROM " "Elaborating entity \"CharRom\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|CharRom:CharROM\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "CharROM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944930003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_intf PeripheralInterface:Peripherals\|ps2_intf:ps2Keyboard " "Elaborating entity \"ps2_intf\" for hierarchy \"PeripheralInterface:Peripherals\|ps2_intf:ps2Keyboard\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "ps2Keyboard" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944930065 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[0\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[1\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[2\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[3\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[4\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[5\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[6\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[7\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[8\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[9\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[10\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[11\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[12\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[13\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 466 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[14\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[15\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[16\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[17\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[18\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[19\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[20\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[21\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[22\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[23\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 796 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[24\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[25\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[26\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[27\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[28\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[29\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[30\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 1027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[31\] " "Synthesized away node \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_dvn3.tdf" 1060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 213 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_dvn3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[0\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[1\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[2\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[3\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[4\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[5\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[6\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[7\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[8\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[9\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[10\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[11\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[12\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[13\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[14\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[15\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[16\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[17\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[18\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[19\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[20\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[21\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[22\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[23\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[24\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[25\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[26\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[27\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[28\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[29\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[30\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[31\] " "Synthesized away node \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_d7p3.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[0\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[1\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[2\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[3\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[4\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[5\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 149 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[6\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[7\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[8\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[9\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[10\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[11\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[12\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[13\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[14\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[15\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 379 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[16\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[17\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[18\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[19\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 471 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[24\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[25\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[26\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[27\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[28\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[29\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[30\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[31\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930409 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557944930409 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557944930409 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[20\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930643 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[21\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930643 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[22\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930643 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[23\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930643 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557944930643 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557944930643 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[20\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930690 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[21\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930690 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[22\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930690 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[23\] " "Synthesized away node \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_3214:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_3214.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/altsyncram_3214.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 59 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 197 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944930690 "|R32V2020|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_3214:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557944930690 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557944930690 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[2\] GND " "Pin \"VideoVect\[2\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|VideoVect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[3\] GND " "Pin \"VideoVect\[3\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|VideoVect[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[4\] GND " "Pin \"VideoVect\[4\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|VideoVect[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[5\] GND " "Pin \"VideoVect\[5\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|VideoVect[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[6\] GND " "Pin \"VideoVect\[6\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|VideoVect[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Anode_Activate\[0\] GND " "Pin \"Anode_Activate\[0\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|Anode_Activate[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Anode_Activate\[1\] GND " "Pin \"Anode_Activate\[1\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|Anode_Activate[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Anode_Activate\[2\] GND " "Pin \"Anode_Activate\[2\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|Anode_Activate[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Anode_Activate\[3\] GND " "Pin \"Anode_Activate\[3\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|Anode_Activate[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[0\] GND " "Pin \"LED_out\[0\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[1\] GND " "Pin \"LED_out\[1\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[2\] GND " "Pin \"LED_out\[2\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[3\] GND " "Pin \"LED_out\[3\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[4\] GND " "Pin \"LED_out\[4\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[5\] GND " "Pin \"LED_out\[5\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out\[6\] GND " "Pin \"LED_out\[6\]\" is stuck at GND" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557944932165 "|R32V2020|LED_out[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557944932165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557944932276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "104 " "104 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557944943300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557944943628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557944943628 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } } { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 115 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1557944943706 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2Clk " "No output dependent on input pin \"ps2Clk\"" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944943815 "|R32V2020|ps2Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2Data " "No output dependent on input pin \"ps2Data\"" {  } { { "R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1557944943815 "|R32V2020|ps2Data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1557944943815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "949 " "Implemented 949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557944943815 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557944943815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "904 " "Implemented 904 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557944943815 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1557944943815 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1557944943815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557944943815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 221 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 221 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557944943862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 14:29:03 2019 " "Processing ended: Wed May 15 14:29:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557944943862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557944943862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557944943862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557944943862 ""}
