Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Sun Nov 30 19:34:17 2025
| Host             : Ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file TopLevelModule_power_routed.rpt -pb TopLevelModule_power_summary_routed.pb -rpx TopLevelModule_power_routed.rpx
| Design           : TopLevelModule
| Device           : xck26-sfvc784-2LV-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.876        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.552        |
| Device Static (W)        | 0.324        |
| Effective TJA (C/W)      | 2.3          |
| Max Ambient (C)          | 78.3         |
| Junction Temperature (C) | 31.7         |
| Confidence Level         | High         |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------+-----------+----------+-----------+-----------------+
| On-Chip      | Power (W) | Used     | Available | Utilization (%) |
+--------------+-----------+----------+-----------+-----------------+
| Clocks       |    <0.001 |        4 |       --- |             --- |
| CLB Logic    |     0.000 |        4 |       --- |             --- |
|   Others     |     0.000 |        4 |       --- |             --- |
| Signals      |    <0.001 |        8 |       --- |             --- |
| I/O          |     0.008 |        8 |       189 |            4.23 |
| PS8          |     2.544 |        1 |       --- |             --- |
| Static Power |     0.324 |          |           |                 |
|   PS Static  |     0.000 |          |           |                 |
|   PL Static  |     0.324 |          |           |                 |
| Total        |     2.876 |          |           |                 |
+--------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint           |       0.720 |     0.088 |       0.001 |      0.088 |       NA    | Unspecified | NA         |
| Vccint_io        |       0.850 |     0.036 |       0.000 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram          |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux           |       1.800 |     0.075 |       0.000 |      0.075 |       NA    | Unspecified | NA         |
| Vccaux_io        |       1.800 |     0.032 |       0.001 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33           |       3.300 |     0.009 |       0.002 |      0.007 |       NA    | Unspecified | NA         |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18           |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc           |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP      |       0.850 |     0.960 |       0.960 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP      |       0.850 |     0.249 |       0.249 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC     |       0.850 |     0.067 |       0.067 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR  |       0.850 |     0.726 |       0.726 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL        |       1.200 |     0.071 |       0.071 |      0.000 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT     |       1.800 |     0.025 |       0.025 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504   |       1.200 |     0.592 |       0.592 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX        |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSBATT       |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC        |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVCC (GTH)   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVTT (GTH)   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTVCCAUX (GTH) |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------+
| User Input Data             | Confidence | Details                                        | Action |
+-----------------------------+------------+------------------------------------------------+--------+
| Design implementation state | High       | Design is routed                               |        |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |        |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |        |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes |        |
| Device models               | High       | Device models are Production                   |        |
|                             |            |                                                |        |
| Overall confidence level    | High       |                                                |        |
+-----------------------------+------------+------------------------------------------------+--------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+---------------------------------------------------------+-----------------+
| Clock    | Domain                                                  | Constraint (ns) |
+----------+---------------------------------------------------------+-----------------+
| clk_pl_0 | starter_kit/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| TopLevelModule        |     2.552 |
|   starter_kit         |     2.544 |
|     zynq_ultra_ps_e_0 |     2.544 |
|       inst            |     2.544 |
+-----------------------+-----------+


