Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jan  9 14:37:20 2025
| Host         : DESKTOP-87K58HJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   188 |
|    Minimum number of control sets                        |   188 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   440 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   188 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     0 |
| >= 16              |   118 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             530 |          144 |
| No           | No                    | Yes                    |             172 |           53 |
| No           | Yes                   | No                     |            2355 |          692 |
| Yes          | No                    | No                     |             673 |          168 |
| Yes          | No                    | Yes                    |             181 |           57 |
| Yes          | Yes                   | No                     |            1777 |          673 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                Enable Signal                                                                                                                |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_cpu/mips_with_sram_like/mips_core/datapath/regE/q_reg[11]_31  |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                2 |              2 |         1.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                2 |              3 |         1.50 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_confreg/state_count0                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        | sys_resetn                                                                                                                                                                                                                                  |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                |                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                     | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                             |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                2 |              4 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                               |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                               |                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q_reg[15]_0[0]                                                                                                                                                                         | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |                1 |              4 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/cpu_resetn_reg_53[0]                                                                                                                                                                       | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |                3 |              5 |         1.67 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/FSM_onehot_state[2]_i_1__0_n_2                                                                                                                                                         | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |                2 |              5 |         2.50 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                      |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/bvalid_count_r_reg[2][0]                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/SR[0]                                                                                                                                        |                1 |              5 |         5.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/state_count_reg[3]                                                                                                                                                                                                                | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                6 |              6 |         1.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_3[0]                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/SR[0]                                                                                                                                       |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1                                                                                                         |                2 |              6 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                         |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/cnt[5]_i_1_n_2                                                                                                                                                                         |                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.arlen_cntr_reg[7][0]                                                                                                                                   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_uart_valid                                                                                                                                                                                                                  | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                 | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                          |                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |         2.25 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                  | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              9 |         4.50 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |         5.00 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |         2.50 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                               |                                                                                                                                                                                                                     |                8 |             13 |         1.62 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/led_data[15]_i_1_n_2                                                                                                                                                                                                              | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                4 |             16 |         4.00 |
|  u_cpu/mips_with_sram_like/mips_core/datapath/r2D/q_reg[31]_1[0] |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_1                                                                                                                  | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                9 |             18 |         2.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_confreg/step1_count0                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_confreg/key_count0                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_confreg/step0_count0                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/busy01_out                                                                                                                                                                                                                        | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                7 |             21 |         3.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                                | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                8 |             21 |         2.62 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/sys_resetn_reg                                                                                         |                9 |             24 |         2.67 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_448_511_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_960_1023_0_2_i_1_n_2                                                                                                                                                                               |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_704_767_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_256_319_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_128_191_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_0_63_0_2_i_1_n_2                                                                                                                                                                                   |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_192_255_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_320_383_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_384_447_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_512_575_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_576_639_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_640_703_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_64_127_0_2_i_1_n_2                                                                                                                                                                                 |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_768_831_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_832_895_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/cache_tag_reg_896_959_0_2_i_1_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/dividend[31]_i_2_n_2                                                                                                                                                                   | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/dividend[31]_i_1_n_2                                                                                                                                           |               17 |             31 |         1.82 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q_reg[12]_0                                                                                                                                                                            | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               11 |             31 |         2.82 |
|  n_1_3745_BUFG                                                   |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/q_reg[11]_0[0]                                                                                                                                                                         | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               15 |             32 |         2.13 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cpu_axi_interface/E[0]                                                                                                                                                                                                                | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               17 |             32 |         1.88 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/divisor[31]_i_1_n_2                                                                                                                                                                    |                                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr5                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr1                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                5 |             32 |         6.40 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_num                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/cpu_resetn_reg_1[0]                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_io_simu                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                5 |             32 |         6.40 |
|  n_0_3743_BUFG                                                   |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr7                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr2                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/E[0]                                                                                                                                                                                                             | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               12 |             32 |         2.67 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr3                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |               11 |             32 |         2.91 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr6                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr4                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/rinstrM/E[0]                                                                                                                                                                                   | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               17 |             32 |         1.88 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/dividend[64]_i_2_n_2                                                                                                                                                                   | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/dividend[64]_i_1_n_2                                                                                                                                           |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_cr0                                                                                                                                                                                                                         | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/led_data[15]_i_1_n_2                                                                                                                                                                                                              |                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/conf_wdata_r_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/conf_rdata_reg0                                                                                                                                                                                                                   | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |               14 |             33 |         2.36 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                9 |             33 |         3.67 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                6 |             33 |         5.50 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/do_wdata_r0                                                                                                                                                                                                      | u_cpu/cache/i_cache_simple/FSM_sequential_state_reg_0                                                                                                                                                               |               10 |             33 |         3.30 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_led_rg1                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                9 |             34 |         3.78 |
|  pll.clk_pll/inst/sys_clk                                        | u_confreg/write_led_rg0                                                                                                                                                                                                                     | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |                5 |             34 |         6.80 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/do_wdata_r0                                                                                                                                                                                                      |                                                                                                                                                                                                                     |               13 |             34 |         2.62 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                                                                        |                                                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |                9 |             37 |         4.11 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |                5 |             37 |         7.40 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                     |               14 |             37 |         2.64 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/i___2_n_2                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/i___3_n_2                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/i___4_n_2                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_1                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/i__n_2                                                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_5                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_4                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/i___1_n_2                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r2M/cpu_resetn_reg                                                                                                                                                                             |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_3                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_2                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r2M/cpu_resetn_reg_1                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r2M/cpu_resetn_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r4M/cpu_resetn_reg_6                                                                                                                                                                           |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/d_cache_simple/i___0_n_2                                                                                                                                                                                                        |                                                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                     |                8 |             45 |         5.62 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                     |                8 |             45 |         5.62 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                     |                9 |             45 |         5.00 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                     |                7 |             45 |         6.43 |
|  pll.clk_pll/inst/sys_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                7 |             56 |         8.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/result_o[63]_i_1_n_2                                                                                                                                                                   | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               20 |             64 |         3.20 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/regM/Q[2]                                                                                                                                                                                      | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               28 |             64 |         2.29 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/div/result_o[63]_i_1__0_n_2                                                                                                                                                                | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               18 |             65 |         3.61 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/regM/do_finish_reg                                                                                                                                                                             | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               29 |             65 |         2.24 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               26 |             69 |         2.65 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_640_703_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_576_639_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_832_895_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_64_127_0_2_i_1__0_n_2                                                                                                                                                                              |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_384_447_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_704_767_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_448_511_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_512_575_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_768_831_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_896_959_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_256_319_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_192_255_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_320_383_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_0_63_0_2_i_1__0_n_2                                                                                                                                                                                |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_128_191_0_2_i_1__0_n_2                                                                                                                                                                             |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                     |                9 |             72 |         8.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/cache/i_cache_simple/cache_tag_reg_960_1023_0_2_i_1__0_n_2                                                                                                                                                                            |                                                                                                                                                                                                                     |               18 |             72 |         4.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/E[0]                                                                                                                                                                                       | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               36 |             81 |         2.25 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             | u_confreg/FSM_onehot_state[5]_i_1_n_2                                                                                                                                                                               |               26 |             87 |         3.35 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/regW/regwriteW                                                                                                                                                                                 |                                                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/pcreg/cpu_inst_req                                                                                                                                                                             | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |               46 |             92 |         2.00 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/E[0]                                                                                                                                                                                       | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/cpu_resetn_reg_0                                                                                                                                                   |               37 |             96 |         2.59 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               28 |            130 |         4.64 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_resetn_reg                                                                                                                                                                         | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/SR[0]                                                                                                                                                              |               79 |            152 |         1.92 |
|  pll.clk_pll/inst/cpu_clk                                        | u_cpu/mips_with_sram_like/mips_core/datapath/alu/mul/cpu_resetn_reg                                                                                                                                                                         | u_cpu/mips_with_sram_like/mips_core/datapath/r5M/cpu_resetn_reg_0                                                                                                                                                   |              108 |            198 |         1.83 |
|  pll.clk_pll/inst/sys_clk                                        |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                     |               79 |            318 |         4.03 |
|  pll.clk_pll/inst/cpu_clk                                        |                                                                                                                                                                                                                                             | u_cpu/cache/i_cache_simple/cpu_resetn_reg                                                                                                                                                                           |              619 |           2131 |         3.44 |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


