#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Feb  4 15:45:59 2019
# Process ID: 8628
# Current directory: N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1
# Command line: vivado.exe -log MasterComponent.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MasterComponent.tcl
# Log file: N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/MasterComponent.vds
# Journal file: N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MasterComponent.tcl -notrace
Command: synth_design -top MasterComponent -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 387.352 ; gain = 98.121
---------------------------------------------------------------------------------
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:184]
WARNING: [Synth 8-2519] partially associated formal outcount cannot have actual OPEN [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:191]
INFO: [Synth 8-638] synthesizing module 'MasterComponent' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:13]
INFO: [Synth 8-3491] module 'ClockManager' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/.Xil/Vivado-8628-W0D9A8A70C19943/realtime/ClockManager_stub.vhdl:5' bound to instance 'compClockManager' of component 'ClockManager' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:167]
INFO: [Synth 8-638] synthesizing module 'ClockManager' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/.Xil/Vivado-8628-W0D9A8A70C19943/realtime/ClockManager_stub.vhdl:15]
	Parameter MaxCount bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock1Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock2Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:174]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized1' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 50000000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized1' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'ClockDivider' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:34' bound to instance 'compClock250Hz' of component 'ClockDivider' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:178]
INFO: [Synth 8-638] synthesizing module 'ClockDivider__parameterized3' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter MaxCount bound to: 100000 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider__parameterized3' (1#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/ClockDivider.vhd:41]
	Parameter genMaxCount bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compFCounter' of component 'Counter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:182]
INFO: [Synth 8-638] synthesizing module 'Counter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (2#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Counter' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:35' bound to instance 'compSegmentCounter' of component 'Counter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Counter__parameterized1' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
	Parameter genMaxCount bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter__parameterized1' (2#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Counter.vhd:44]
INFO: [Synth 8-3491] module 'RandomNumberGenerator' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/RandomNumberGenerator.vhd:4' bound to instance 'compRNG' of component 'RandomNumberGenerator' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:193]
INFO: [Synth 8-638] synthesizing module 'RandomNumberGenerator' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/RandomNumberGenerator.vhd:12]
WARNING: [Synth 8-6014] Unused sequential element newBit_reg was removed.  [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/RandomNumberGenerator.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'RandomNumberGenerator' (3#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/RandomNumberGenerator.vhd:12]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Debouncer.vhd:34' bound to instance 'compDebouncer' of component 'Debouncer' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:196]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Debouncer.vhd:42]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Debouncer.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (4#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/Debouncer.vhd:42]
INFO: [Synth 8-3491] module 'SegmentSelector' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:34' bound to instance 'compSegSelect' of component 'SegmentSelector' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:199]
INFO: [Synth 8-638] synthesizing module 'SegmentSelector' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'SegmentSelector' (5#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/SegmentSelector.vhd:39]
INFO: [Synth 8-3491] module 'StudentNumber' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/StudentNumber.vhd:4' bound to instance 'compStudentNumber' of component 'StudentNumber' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:202]
INFO: [Synth 8-638] synthesizing module 'StudentNumber' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/StudentNumber.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'StudentNumber' (6#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/StudentNumber.vhd:14]
INFO: [Synth 8-3491] module 'compBitSplitter' declared at 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/compBitSplitter.vhd:34' bound to instance 'compBinaryDisplay' of component 'compBitSplitter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:205]
INFO: [Synth 8-638] synthesizing module 'compBitSplitter' [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/compBitSplitter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'compBitSplitter' (7#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/compBitSplitter.vhd:42]
INFO: [Synth 8-226] default block is never used [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'MasterComponent' (8#1) [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/new/MasterComponent.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 440.512 ; gain = 151.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 440.512 ; gain = 151.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 440.512 ; gain = 151.281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [n:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc] for cell 'compClockManager'
Finished Parsing XDC File [n:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc] for cell 'compClockManager'
Parsing XDC File [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/constrs_1/new/IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MasterComponent_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MasterComponent_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 776.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 776.125 ; gain = 486.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 776.125 ; gain = 486.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for inClock. (constraint file  n:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for inClock. (constraint file  n:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager/ClockManager_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for compClockManager. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 776.125 ; gain = 486.895
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Output" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 776.125 ; gain = 486.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               29 Bit    Registers := 3     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MasterComponent 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ClockDivider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module ClockDivider__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module ClockDivider__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
Module RandomNumberGenerator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               20 Bit    Registers := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module StudentNumber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module compBitSplitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "compDebouncer/Output" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'compClock2Hz/counter_reg[26]' (FDC) to 'compClock1Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock2Hz/counter_reg[28]' (FDC) to 'compClock1Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock2Hz/counter_reg[27]' (FDC) to 'compClock1Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock1Hz/counter_reg[28]' (FDC) to 'compClock1Hz/counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'compClock1Hz/counter_reg[27]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[26]' (FDC) to 'compClock250Hz/counter_reg[28]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[28]' (FDC) to 'compClock250Hz/counter_reg[27]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[27]' (FDC) to 'compClock250Hz/counter_reg[25]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[25]' (FDC) to 'compClock250Hz/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[23]' (FDC) to 'compClock250Hz/counter_reg[24]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[24]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[17]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[18]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[19]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[20]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3886] merging instance 'compClock250Hz/counter_reg[21]' (FDC) to 'compClock250Hz/counter_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\compClock250Hz/counter_reg[22] )
WARNING: [Synth 8-3332] Sequential element (compClock250Hz/counter_reg[22]) is unused and will be removed from module MasterComponent.
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[5]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[8]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[7]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[9]' (FDC) to 'i_0/compFCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[6]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[12]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[13]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/compFCounter/sigCounter_reg[11]' (FDC) to 'i_0/compFCounter/sigCounter_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\compFCounter/sigCounter_reg[10] )
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[3]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[10]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[8]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[4]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[5]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[12]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[9]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[6]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[11]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/compSegmentCounter/sigCounter_reg[13]' (FDC) to 'i_0/compSegmentCounter/sigCounter_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\compSegmentCounter/sigCounter_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 776.125 ; gain = 486.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'compClockManager/out100MHz' to pin 'compClockManager/bbstub_out100MHz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 776.125 ; gain = 486.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ClockManager  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |ClockManager_bbox_0 |     1|
|2     |CARRY4              |    28|
|3     |LUT1                |     1|
|4     |LUT2                |     9|
|5     |LUT3                |     9|
|6     |LUT4                |    36|
|7     |LUT5                |    28|
|8     |LUT6                |    94|
|9     |FDCE                |    95|
|10    |FDPE                |    10|
|11    |FDRE                |    29|
|12    |IBUF                |     5|
|13    |OBUF                |    12|
+------+--------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |   358|
|2     |  compBinaryDisplay  |compBitSplitter              |     2|
|3     |  compClock1Hz       |ClockDivider                 |    71|
|4     |  compClock250Hz     |ClockDivider__parameterized3 |    45|
|5     |  compClock2Hz       |ClockDivider__parameterized1 |    69|
|6     |  compDebouncer      |Debouncer                    |    83|
|7     |  compFCounter       |Counter                      |    13|
|8     |  compRNG            |RandomNumberGenerator        |    21|
|9     |  compSegmentCounter |Counter__parameterized1      |    22|
|10    |  compStudentNumber  |StudentNumber                |    13|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 785.180 ; gain = 495.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 785.180 ; gain = 160.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 785.180 ; gain = 495.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 785.180 ; gain = 507.418
INFO: [Common 17-1381] The checkpoint 'N:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.runs/synth_1/MasterComponent.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MasterComponent_utilization_synth.rpt -pb MasterComponent_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 785.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb  4 15:46:54 2019...
