<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1449</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1449-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1449.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-169</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:814px;left:69px;white-space:nowrap" class="ft02">35.9.3 &#160;&#160;Additional Uncore&#160;PMU MSRs in the Intel</p>
<p style="position:absolute;top:813px;left:475px;white-space:nowrap" class="ft01">¬Æ</p>
<p style="position:absolute;top:814px;left:489px;white-space:nowrap" class="ft02">&#160;Xeon</p>
<p style="position:absolute;top:813px;left:535px;white-space:nowrap" class="ft01">¬Æ</p>
<p style="position:absolute;top:814px;left:548px;white-space:nowrap" class="ft02">&#160;Processor E5 Family</p>
<p style="position:absolute;top:844px;left:69px;white-space:nowrap" class="ft05">Intel Xeon&#160;Processor E5&#160;family is based on the Sandy&#160;Bridge microarchitecture. The MSR-based uncore PMU inter-<br/>faces are&#160;liste<a href="o_fe12b1e2a880e0ce-1449.html">d in&#160;Table 35-22.</a>&#160;For complete&#160;detail&#160;of&#160;the uncore&#160;PMU, refer to&#160;Intel&#160;Xeon Processor E5 Product&#160;<br/>Family Uncore Performance Monitoring&#160;Guide. These&#160;processors&#160;have&#160;a&#160;CPUID signature with&#160;<br/>DisplayFamily_DisplayModel of 06_2DH</p>
<p style="position:absolute;top:207px;left:81px;white-space:nowrap" class="ft03">443H</p>
<p style="position:absolute;top:207px;left:137px;white-space:nowrap" class="ft03">1091</p>
<p style="position:absolute;top:207px;left:186px;white-space:nowrap" class="ft03">IA32_MC16_MISC</p>
<p style="position:absolute;top:207px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:207px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, ‚ÄúIA32_MCi_MISC&#160;MSRs.‚Äù</a></p>
<p style="position:absolute;top:231px;left:81px;white-space:nowrap" class="ft03">444H</p>
<p style="position:absolute;top:231px;left:137px;white-space:nowrap" class="ft03">1092</p>
<p style="position:absolute;top:231px;left:186px;white-space:nowrap" class="ft03">IA32_MC17_CTL</p>
<p style="position:absolute;top:231px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:231px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:254px;left:81px;white-space:nowrap" class="ft03">445H</p>
<p style="position:absolute;top:254px;left:137px;white-space:nowrap" class="ft03">1093</p>
<p style="position:absolute;top:254px;left:186px;white-space:nowrap" class="ft03">IA32_MC17_STATUS</p>
<p style="position:absolute;top:254px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:254px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, ‚ÄúIA32_MCi_STATUS&#160;MSRS,‚Äù</a>&#160;and&#160;<a href="˛ˇ">Chapter 16</a>.</p>
<p style="position:absolute;top:279px;left:81px;white-space:nowrap" class="ft03">446H</p>
<p style="position:absolute;top:279px;left:137px;white-space:nowrap" class="ft03">1094</p>
<p style="position:absolute;top:279px;left:186px;white-space:nowrap" class="ft03">IA32_MC17_ADDR</p>
<p style="position:absolute;top:279px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:279px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, ‚ÄúIA32_MCi_ADDR MSRs.‚Äù</a></p>
<p style="position:absolute;top:303px;left:81px;white-space:nowrap" class="ft03">447H</p>
<p style="position:absolute;top:303px;left:137px;white-space:nowrap" class="ft03">1095</p>
<p style="position:absolute;top:303px;left:186px;white-space:nowrap" class="ft03">IA32_MC17_MISC</p>
<p style="position:absolute;top:303px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:303px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, ‚ÄúIA32_MCi_MISC&#160;MSRs.‚Äù</a></p>
<p style="position:absolute;top:326px;left:81px;white-space:nowrap" class="ft03">448H</p>
<p style="position:absolute;top:326px;left:137px;white-space:nowrap" class="ft03">1096</p>
<p style="position:absolute;top:326px;left:186px;white-space:nowrap" class="ft03">IA32_MC18_CTL</p>
<p style="position:absolute;top:326px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:326px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:351px;left:81px;white-space:nowrap" class="ft03">449H</p>
<p style="position:absolute;top:351px;left:137px;white-space:nowrap" class="ft03">1097</p>
<p style="position:absolute;top:351px;left:186px;white-space:nowrap" class="ft03">IA32_MC18_STATUS</p>
<p style="position:absolute;top:351px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:351px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, ‚ÄúIA32_MCi_STATUS&#160;MSRS,‚Äù</a>&#160;and&#160;<a href="˛ˇ">Chapter 16</a>.</p>
<p style="position:absolute;top:375px;left:80px;white-space:nowrap" class="ft03">44AH</p>
<p style="position:absolute;top:375px;left:137px;white-space:nowrap" class="ft03">1098</p>
<p style="position:absolute;top:375px;left:186px;white-space:nowrap" class="ft03">IA32_MC18_ADDR</p>
<p style="position:absolute;top:375px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:375px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, ‚ÄúIA32_MCi_ADDR MSRs.‚Äù</a></p>
<p style="position:absolute;top:399px;left:81px;white-space:nowrap" class="ft03">44BH</p>
<p style="position:absolute;top:399px;left:137px;white-space:nowrap" class="ft03">1099</p>
<p style="position:absolute;top:399px;left:186px;white-space:nowrap" class="ft03">IA32_MC18_MISC</p>
<p style="position:absolute;top:399px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:399px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, ‚ÄúIA32_MCi_MISC&#160;MSRs.‚Äù</a></p>
<p style="position:absolute;top:422px;left:81px;white-space:nowrap" class="ft03">44CH</p>
<p style="position:absolute;top:422px;left:137px;white-space:nowrap" class="ft03">1100</p>
<p style="position:absolute;top:422px;left:186px;white-space:nowrap" class="ft03">IA32_MC19_CTL</p>
<p style="position:absolute;top:422px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:422px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1, ‚ÄúIA32_MCi_CTL MSRs.‚Äù</a></p>
<p style="position:absolute;top:447px;left:80px;white-space:nowrap" class="ft03">44DH</p>
<p style="position:absolute;top:447px;left:137px;white-space:nowrap" class="ft03">1101</p>
<p style="position:absolute;top:447px;left:186px;white-space:nowrap" class="ft03">IA32_MC19_STATUS</p>
<p style="position:absolute;top:447px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:447px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section&#160;15.3.2.2, ‚ÄúIA32_MCi_STATUS&#160;MSRS,‚Äù</a>&#160;and&#160;<a href="˛ˇ">Chapter 16</a>.</p>
<p style="position:absolute;top:471px;left:81px;white-space:nowrap" class="ft03">44EH</p>
<p style="position:absolute;top:471px;left:137px;white-space:nowrap" class="ft03">1102</p>
<p style="position:absolute;top:471px;left:186px;white-space:nowrap" class="ft03">IA32_MC19_ADDR</p>
<p style="position:absolute;top:471px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:471px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3, ‚ÄúIA32_MCi_ADDR MSRs.‚Äù</a></p>
<p style="position:absolute;top:494px;left:81px;white-space:nowrap" class="ft03">44FH</p>
<p style="position:absolute;top:494px;left:137px;white-space:nowrap" class="ft03">1103</p>
<p style="position:absolute;top:494px;left:186px;white-space:nowrap" class="ft03">IA32_MC19_MISC</p>
<p style="position:absolute;top:494px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:494px;left:450px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.4, ‚ÄúIA32_MCi_MISC&#160;MSRs.‚Äù</a></p>
<p style="position:absolute;top:519px;left:81px;white-space:nowrap" class="ft03">613H</p>
<p style="position:absolute;top:519px;left:137px;white-space:nowrap" class="ft03">1555</p>
<p style="position:absolute;top:519px;left:186px;white-space:nowrap" class="ft03">MSR_PKG_PERF_STATUS</p>
<p style="position:absolute;top:519px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:519px;left:450px;white-space:nowrap" class="ft03">Package RAPL&#160;Perf Status (R/O)&#160;</p>
<p style="position:absolute;top:543px;left:81px;white-space:nowrap" class="ft03">618H</p>
<p style="position:absolute;top:543px;left:137px;white-space:nowrap" class="ft03">1560</p>
<p style="position:absolute;top:543px;left:186px;white-space:nowrap" class="ft03">MSR_DRAM_POWER_LIMIT</p>
<p style="position:absolute;top:543px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:543px;left:450px;white-space:nowrap" class="ft06">DRAM&#160;RAPL&#160;Power&#160;Limit&#160;Control (R/W)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-503.html">&#160;Section&#160;14.9.5, ‚ÄúDRAM RAPL Domain.‚Äù</a></p>
<p style="position:absolute;top:588px;left:81px;white-space:nowrap" class="ft03">619H</p>
<p style="position:absolute;top:588px;left:137px;white-space:nowrap" class="ft03">1561</p>
<p style="position:absolute;top:588px;left:186px;white-space:nowrap" class="ft03">MSR_DRAM_ENERGY_</p>
<p style="position:absolute;top:604px;left:186px;white-space:nowrap" class="ft03">STATUS</p>
<p style="position:absolute;top:588px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:588px;left:450px;white-space:nowrap" class="ft06">DRAM&#160;Energy&#160;Status (R/O)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-503.html">&#160;Section&#160;14.9.5, ‚ÄúDRAM RAPL Domain.‚Äù</a></p>
<p style="position:absolute;top:633px;left:81px;white-space:nowrap" class="ft03">61BH</p>
<p style="position:absolute;top:633px;left:137px;white-space:nowrap" class="ft03">1563</p>
<p style="position:absolute;top:633px;left:186px;white-space:nowrap" class="ft03">MSR_DRAM_PERF_STATUS&#160;Package</p>
<p style="position:absolute;top:633px;left:450px;white-space:nowrap" class="ft03">DRAM&#160;Performance Throttling&#160;Status (R/O)&#160;Se<a href="o_fe12b1e2a880e0ce-503.html">e Section 14.9.5,&#160;</a></p>
<p style="position:absolute;top:649px;left:450px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-503.html">‚ÄúDRAM RAPL Domain.‚Äù</a></p>
<p style="position:absolute;top:673px;left:81px;white-space:nowrap" class="ft03">61CH</p>
<p style="position:absolute;top:673px;left:137px;white-space:nowrap" class="ft03">1564</p>
<p style="position:absolute;top:673px;left:186px;white-space:nowrap" class="ft03">MSR_DRAM_POWER_INFO</p>
<p style="position:absolute;top:673px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:673px;left:450px;white-space:nowrap" class="ft06">DRAM&#160;RAPL&#160;Parameters&#160;(R/W)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-503.html">&#160;Section&#160;14.9.5, ‚ÄúDRAM RAPL Domain.‚Äù</a></p>
<p style="position:absolute;top:718px;left:81px;white-space:nowrap" class="ft03">639H</p>
<p style="position:absolute;top:718px;left:137px;white-space:nowrap" class="ft03">1593</p>
<p style="position:absolute;top:718px;left:186px;white-space:nowrap" class="ft03">MSR_PP0_ENERGY_STATU</p>
<p style="position:absolute;top:735px;left:186px;white-space:nowrap" class="ft03">S</p>
<p style="position:absolute;top:718px;left:358px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:718px;left:450px;white-space:nowrap" class="ft06">PP0 Energy&#160;Status (R/O)&#160;<br/>See<a href="o_fe12b1e2a880e0ce-501.html">&#160;Section&#160;14.9.4, ‚ÄúPP0/PP1 RAPL Domains.‚Äù</a></p>
<p style="position:absolute;top:763px;left:75px;white-space:nowrap" class="ft03">Se<a href="o_fe12b1e2a880e0ce-1423.html">e Table 35-18</a>,<a href="o_fe12b1e2a880e0ce-1446.html">&#160;Table&#160;35-21, a</a>nd<a href="o_fe12b1e2a880e0ce-1449.html">&#160;Table 35-22 f</a>or&#160;MSR definitions&#160;applicable&#160;to&#160;processors with CPUID signature 06_2DH.&#160;</p>
<p style="position:absolute;top:935px;left:226px;white-space:nowrap" class="ft04">Table&#160;35-22.&#160;&#160;Uncore&#160;PMU&#160;MSRs in Intel¬Æ&#160;Xeon¬Æ Processor E5 Family</p>
<p style="position:absolute;top:960px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:976px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:976px;left:242px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:960px;left:415px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:976px;left:612px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:1000px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:1000px;left:141px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:1024px;left:81px;white-space:nowrap" class="ft03">C08H</p>
<p style="position:absolute;top:1024px;left:186px;white-space:nowrap" class="ft03">MSR_U_PMON_UCLK_FIXED_CTL</p>
<p style="position:absolute;top:1024px;left:399px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:1024px;left:480px;white-space:nowrap" class="ft03">Uncore&#160;U-box UCLK&#160;fixed&#160;counter&#160;control</p>
<p style="position:absolute;top:1048px;left:81px;white-space:nowrap" class="ft03">C09H</p>
<p style="position:absolute;top:1048px;left:186px;white-space:nowrap" class="ft03">MSR_U_PMON_UCLK_FIXED_CTR</p>
<p style="position:absolute;top:1048px;left:399px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:1048px;left:480px;white-space:nowrap" class="ft03">Uncore&#160;U-box UCLK&#160;fixed&#160;counter&#160;</p>
<p style="position:absolute;top:100px;left:113px;white-space:nowrap" class="ft04">Table 35-21.&#160;&#160;Selected&#160;MSRs&#160;Supported by&#160;Intel¬Æ Xeon¬Æ&#160;Processors E5 Family&#160;(based on&#160;Sandy Bridge&#160;</p>
<p style="position:absolute;top:118px;left:363px;white-space:nowrap" class="ft04">microarchitecture) (Contd.)</p>
<p style="position:absolute;top:142px;left:99px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:159px;left:100px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:159px;left:222px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:142px;left:380px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:182px;left:83px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:182px;left:141px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
