# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../lab1.srcs/sources_1/new/4bit_RC_adder.vhd" \
"../../../../lab1.srcs/sources_1/new/bit4_RC_adder_TB.vhd" \

# Do not sort compile order
nosort
