{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574068806654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574068806654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 10:20:06 2019 " "Processing started: Mon Nov 18 10:20:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574068806654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574068806654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574068806654 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574068807195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_efes_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_efes_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_EFES_Fpga_Top-behavior " "Found design unit 1: TB_EFES_Fpga_Top-behavior" {  } { { "TB_EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/TB_EFES_Fpga_Top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_EFES_Fpga_Top " "Found entity 1: TB_EFES_Fpga_Top" {  } { { "TB_EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/TB_EFES_Fpga_Top.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnorgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnorgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNORGate_NX1-Behavioral " "Found design unit 1: XNORGate_NX1-Behavioral" {  } { { "XNORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/XNORGate_NX1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNORGate_NX1 " "Found entity 1: XNORGate_NX1" {  } { { "XNORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/XNORGate_NX1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ud_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ud_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UD_COUNTER-STR " "Found design unit 1: UD_COUNTER-STR" {  } { { "ud_counter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""} { "Info" "ISGN_ENTITY_NAME" "1 UD_COUNTER " "Found entity 1: UD_COUNTER" {  } { { "ud_counter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UartDriverTX-Behavioral " "Found design unit 1: UartDriverTX-Behavioral" {  } { { "UartDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807865 ""} { "Info" "ISGN_ENTITY_NAME" "1 UartDriverTX " "Found entity 1: UartDriverTX" {  } { { "UartDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Synchronizer-Behavioral " "Found design unit 1: UART_Synchronizer-Behavioral" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Synchronizer " "Found entity 1: UART_Synchronizer" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_Fifo-Behavioral " "Found design unit 1: UART_Fifo-Behavioral" {  } { { "UART_Fifo.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_Fifo " "Found entity 1: UART_Fifo" {  } { { "UART_Fifo.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff_rst1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff_rst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_ff_rst1-Behavioral " "Found design unit 1: t_ff_rst1-Behavioral" {  } { { "t_ff_rst1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff_rst1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_ff_rst1 " "Found entity 1: t_ff_rst1" {  } { { "t_ff_rst1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff_rst1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_ff_rst0-behavioral " "Found design unit 1: t_ff_rst0-behavioral" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_ff_rst0 " "Found entity 1: t_ff_rst0" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sat_counter_bmm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sat_counter_bmm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAT_Counter-Structural " "Found design unit 1: SAT_Counter-Structural" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAT_Counter " "Found entity 1: SAT_Counter" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1Bit-Behavioral " "Found design unit 1: Reg1Bit-Behavioral" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1Bit " "Found entity 1: Reg1Bit" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORGate_NX1-Behavioral " "Found design unit 1: ORGate_NX1-Behavioral" {  } { { "ORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ORGate_NX1.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORGate_NX1 " "Found entity 1: ORGate_NX1" {  } { { "ORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ORGate_NX1.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "norgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file norgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NORGate_NX1-Behavioral " "Found design unit 1: NORGate_NX1-Behavioral" {  } { { "NORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NORGate_NX1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""} { "Info" "ISGN_ENTITY_NAME" "1 NORGate_NX1 " "Found entity 1: NORGate_NX1" {  } { { "NORGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NORGate_NX1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ncomparatorwithenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ncomparatorwithenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NComparatorWithEnable-Behavioral " "Found design unit 1: NComparatorWithEnable-Behavioral" {  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807902 ""} { "Info" "ISGN_ENTITY_NAME" "1 NComparatorWithEnable " "Found entity 1: NComparatorWithEnable" {  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Bit-Behavioral " "Found design unit 1: Mux_Bit-Behavioral" {  } { { "Mux_Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_Bit.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Bit " "Found entity 1: Mux_Bit" {  } { { "Mux_Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_Bit.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1bit_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_1Bit_2X1-Behavioral " "Found design unit 1: Mux_1Bit_2X1-Behavioral" {  } { { "Mux_1Bit_2X1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_1Bit_2X1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_1Bit_2X1 " "Found entity 1: Mux_1Bit_2X1" {  } { { "Mux_1Bit_2X1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Mux_1Bit_2X1.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwiredreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwiredreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwiredReg-Behavioral " "Found design unit 1: HardwiredReg-Behavioral" {  } { { "HardwiredReg.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/HardwiredReg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwiredReg " "Found entity 1: HardwiredReg" {  } { { "HardwiredReg.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/HardwiredReg.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_rst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff_rst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_rst-Behavioral " "Found design unit 1: D_FF_rst-Behavioral" {  } { { "D_FF_rst.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/D_FF_rst.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807918 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_rst " "Found entity 1: D_FF_rst" {  } { { "D_FF_rst.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/D_FF_rst.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_satcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu_satcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_SatCounter-Behavioral " "Found design unit 1: CU_SatCounter-Behavioral" {  } { { "CU_SatCounter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/CU_SatCounter.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU_SatCounter " "Found entity 1: CU_SatCounter" {  } { { "CU_SatCounter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/CU_SatCounter.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTANTS " "Found design unit 1: CONSTANTS" {  } { { "constants.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/constants.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONSTANTS-body " "Found design unit 2: CONSTANTS-body" {  } { { "constants.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/constants.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorwithenable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparatorwithenable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComparatorWithEnable-Behavioral " "Found design unit 1: ComparatorWithEnable-Behavioral" {  } { { "ComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ComparatorWithEnable.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComparatorWithEnable " "Found entity 1: ComparatorWithEnable" {  } { { "ComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ComparatorWithEnable.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Structural " "Found design unit 1: Comparator-Structural" {  } { { "Comparator.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807936 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_divider-Structural " "Found design unit 1: Clock_divider-Structural" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807940 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_nx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_nx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDGate_NX1-Behavioral " "Found design unit 1: ANDGate_NX1-Behavioral" {  } { { "ANDGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ANDGate_NX1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807940 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDGate_NX1 " "Found entity 1: ANDGate_NX1" {  } { { "ANDGate_NX1.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ANDGate_NX1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efes_fpga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file efes_fpga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EFES_Fpga_Top-Structural " "Found design unit 1: EFES_Fpga_Top-Structural" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807954 ""} { "Info" "ISGN_ENTITY_NAME" "1 EFES_Fpga_Top " "Found entity 1: EFES_Fpga_Top" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NRegister-Behavioral " "Found design unit 1: NRegister-Behavioral" {  } { { "NRegister.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NRegister.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807954 ""} { "Info" "ISGN_ENTITY_NAME" "1 NRegister " "Found entity 1: NRegister" {  } { { "NRegister.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NRegister.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbuttondriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbuttondriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightButtonDriver-Structural " "Found design unit 1: EightButtonDriver-Structural" {  } { { "EightButtonDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807969 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightButtonDriver " "Found entity 1: EightButtonDriver" {  } { { "EightButtonDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574068807969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574068807969 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1574068808054 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1574068808054 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1574068808060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EFES_Fpga_Top " "Elaborating entity \"EFES_Fpga_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574068808070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:CLK_div_1ms " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:CLK_div_1ms\"" {  } { { "EFES_Fpga_Top.vhd" "CLK_div_1ms" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1Bit Clock_divider:CLK_div_1ms\|Reg1Bit:RST_REG " "Elaborating entity \"Reg1Bit\" for hierarchy \"Clock_divider:CLK_div_1ms\|Reg1Bit:RST_REG\"" {  } { { "Clock_divider.vhd" "RST_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_COUNTER Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT " "Elaborating entity \"UD_COUNTER\" for hierarchy \"Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT\"" {  } { { "Clock_divider.vhd" "UP_CNT" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff_rst0 Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0 " "Elaborating entity \"t_ff_rst0\" for hierarchy \"Clock_divider:CLK_div_1ms\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\"" {  } { { "ud_counter.vhd" "\\MAIN_GEN:0:FIRST_FF:FF_0" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808157 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TFF_t t_ff.vhd(23) " "VHDL Process Statement warning at t_ff.vhd(23): signal \"TFF_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574068808238 "|EFES_Fpga_Top|Clock_divider:CLK_div_1ms|UD_COUNTER:UP_CNT|t_ff_rst0:MAIN_GEN:0:FIRST_FF:FF_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwiredReg Clock_divider:CLK_div_1ms\|HardwiredReg:HW_REG " "Elaborating entity \"HardwiredReg\" for hierarchy \"Clock_divider:CLK_div_1ms\|HardwiredReg:HW_REG\"" {  } { { "Clock_divider.vhd" "HW_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NComparatorWithEnable Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP " "Elaborating entity \"NComparatorWithEnable\" for hierarchy \"Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\"" {  } { { "Clock_divider.vhd" "CMP" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparatorWithEnable Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\|ComparatorWithEnable:\\COMPcyc:0:CWE_i " "Elaborating entity \"ComparatorWithEnable\" for hierarchy \"Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\|ComparatorWithEnable:\\COMPcyc:0:CWE_i\"" {  } { { "NComparatorWithEnable.vhd" "\\COMPcyc:0:CWE_i" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NRegister NRegister:Stream_REG " "Elaborating entity \"NRegister\" for hierarchy \"NRegister:Stream_REG\"" {  } { { "EFES_Fpga_Top.vhd" "Stream_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightButtonDriver EightButtonDriver:Buttons_Driver " "Elaborating entity \"EightButtonDriver\" for hierarchy \"EightButtonDriver:Buttons_Driver\"" {  } { { "EFES_Fpga_Top.vhd" "Buttons_Driver" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORGate_NX1 EightButtonDriver:Buttons_Driver\|ORGate_NX1:OR8x1 " "Elaborating entity \"ORGate_NX1\" for hierarchy \"EightButtonDriver:Buttons_Driver\|ORGate_NX1:OR8x1\"" {  } { { "EightButtonDriver.vhd" "OR8x1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EightButtonDriver.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartDriverTX UartDriverTX:UART_Driver " "Elaborating entity \"UartDriverTX\" for hierarchy \"UartDriverTX:UART_Driver\"" {  } { { "EFES_Fpga_Top.vhd" "UART_Driver" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808472 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros UartDriver.vhd(137) " "VHDL Signal Declaration warning at UartDriver.vhd(137): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "UartDriver.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574068808486 "|EFES_Fpga_Top|UartDriverTX:UART_Driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNORGate_NX1 UartDriverTX:UART_Driver\|XNORGate_NX1:Parity_XNOR " "Elaborating entity \"XNORGate_NX1\" for hierarchy \"UartDriverTX:UART_Driver\|XNORGate_NX1:Parity_XNOR\"" {  } { { "UartDriver.vhd" "Parity_XNOR" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_1Bit_2X1 UartDriverTX:UART_Driver\|Mux_1Bit_2X1:Parity_MUX " "Elaborating entity \"Mux_1Bit_2X1\" for hierarchy \"UartDriverTX:UART_Driver\|Mux_1Bit_2X1:Parity_MUX\"" {  } { { "UartDriver.vhd" "Parity_MUX" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV " "Elaborating entity \"Clock_divider\" for hierarchy \"UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\"" {  } { { "UartDriver.vhd" "CLK_DIV" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwiredReg UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|HardwiredReg:HW_REG " "Elaborating entity \"HardwiredReg\" for hierarchy \"UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|HardwiredReg:HW_REG\"" {  } { { "Clock_divider.vhd" "HW_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Synchronizer UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH " "Elaborating entity \"UART_Synchronizer\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\"" {  } { { "UartDriver.vhd" "SYNCH" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_not_connected UART_Synchronizer.vhd(88) " "Verilog HDL or VHDL warning at UART_Synchronizer.vhd(88): object \"s_not_connected\" assigned a value but never read" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1574068808705 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAT_Counter UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT " "Elaborating entity \"SAT_Counter\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\"" {  } { { "UART_Synchronizer.vhd" "SYNCH_CNT" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808725 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros SAT_Counter_BMM.vhd(112) " "VHDL Signal Declaration warning at SAT_Counter_BMM.vhd(112): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574068808725 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_ones SAT_Counter_BMM.vhd(113) " "VHDL Signal Declaration warning at SAT_Counter_BMM.vhd(113): used explicit default value for signal \"s_ones\" because signal was never assigned a value" {  } { { "SAT_Counter_BMM.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 113 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574068808725 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UD_COUNTER UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT " "Elaborating entity \"UD_COUNTER\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\"" {  } { { "SAT_Counter_BMM.vhd" "CNT" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_SatCounter UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|CU_SatCounter:CU " "Elaborating entity \"CU_SatCounter\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|CU_SatCounter:CU\"" {  } { { "SAT_Counter_BMM.vhd" "CU" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate_NX1 UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|ANDGate_NX1:AND1 " "Elaborating entity \"ANDGate_NX1\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|ANDGate_NX1:AND1\"" {  } { { "SAT_Counter_BMM.vhd" "AND1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NORGate_NX1 UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|NORGate_NX1:NOR1 " "Elaborating entity \"NORGate_NX1\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|NORGate_NX1:NOR1\"" {  } { { "SAT_Counter_BMM.vhd" "NOR1" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/SAT_Counter_BMM.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HardwiredReg UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|HardwiredReg:SYNCH_HW_REG " "Elaborating entity \"HardwiredReg\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|HardwiredReg:SYNCH_HW_REG\"" {  } { { "UART_Synchronizer.vhd" "SYNCH_HW_REG" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|Comparator:SYNCH_CMP " "Elaborating entity \"Comparator\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|Comparator:SYNCH_CMP\"" {  } { { "UART_Synchronizer.vhd" "SYNCH_CMP" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808860 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "s_zeros Comparator.vhd(111) " "VHDL Signal Declaration warning at Comparator.vhd(111): used explicit default value for signal \"s_zeros\" because signal was never assigned a value" {  } { { "Comparator.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Comparator.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574068808860 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|Comparator:SYNCH_CMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Fifo UartDriverTX:UART_Driver\|UART_Fifo:FIFO " "Elaborating entity \"UART_Fifo\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Fifo:FIFO\"" {  } { { "UartDriver.vhd" "FIFO" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UartDriver.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_rst UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|D_FF_rst:\\FFcyc:0:FF_i " "Elaborating entity \"D_FF_rst\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|D_FF_rst:\\FFcyc:0:FF_i\"" {  } { { "UART_Fifo.vhd" "\\FFcyc:0:FF_i" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Bit UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|Mux_Bit:\\MUX_cyc:0:IF_MUX0:MUX0 " "Elaborating entity \"Mux_Bit\" for hierarchy \"UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|Mux_Bit:\\MUX_cyc:0:IF_MUX0:MUX0\"" {  } { { "UART_Fifo.vhd" "\\MUX_cyc:0:IF_MUX0:MUX0" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574068808970 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Quartus II" 0 -1 1574068810053 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Quartus II" 0 -1 1574068810053 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Design Compiler " "EDA synthesis tool is specified as \"Design Compiler\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Quartus II" 0 -1 1574068810054 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574068810651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574068811438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574068811438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574068811540 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574068811540 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574068811540 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574068811540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574068811595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 10:20:11 2019 " "Processing ended: Mon Nov 18 10:20:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574068811595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574068811595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574068811595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574068811595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574068813453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574068813460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 10:20:12 2019 " "Processing started: Mon Nov 18 10:20:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574068813460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574068813460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574068813461 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574068813638 ""}
{ "Info" "0" "" "Project  = EFES_Fpga" {  } {  } 0 0 "Project  = EFES_Fpga" 0 0 "Fitter" 0 0 1574068813640 ""}
{ "Info" "0" "" "Revision = EFES_Fpga_Top" {  } {  } 0 0 "Revision = EFES_Fpga_Top" 0 0 "Fitter" 0 0 1574068813640 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1574068813775 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EFES_Fpga_Top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EFES_Fpga_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574068813790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574068813886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574068813886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574068814079 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574068814096 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574068814540 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574068814540 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574068814540 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574068814540 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574068814544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574068814544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574068814544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574068814544 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574068814544 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574068814544 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574068814547 ""}
{ "Info" "ISTA_SDC_FOUND" "EFES_Fpga_Top.sdc " "Reading SDC File: 'EFES_Fpga_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574068815687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1574068815703 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_clk " "Node: TOP_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574068815712 "|EFES_Fpga_Top|TOP_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_reset " "Node: TOP_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574068815712 "|EFES_Fpga_Top|TOP_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data " "Node: UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574068815712 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:MAIN_GEN:0:FIRST_FF:FF_0|data"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574068815716 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "TOP_clk " "Virtual clock TOP_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1574068815717 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574068815718 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574068815719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574068815719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      TOP_clk " "  20.000      TOP_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1574068815719 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574068815719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TOP_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node TOP_clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""}  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 8 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|s_clk  " "Automatically promoted node UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|s_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""}  } { { "UART_Fifo.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 78 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Fifo:FIFO|s_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\|ComparatorBit  " "Automatically promoted node Clock_divider:CLK_div_1ms\|NComparatorWithEnable:CMP\|ComparatorBit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Clock_divider:CLK_div_1ms\|Reg1Bit:RST_REG\|data_out " "Destination node Clock_divider:CLK_div_1ms\|Reg1Bit:RST_REG\|data_out" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 39 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_divider:CLK_div_1ms|Reg1Bit:RST_REG|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1574068815734 ""}  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 31 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_divider:CLK_div_1ms|NComparatorWithEnable:CMP|ComparatorBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|NComparatorWithEnable:CMP\|ComparatorBit  " "Automatically promoted node UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|NComparatorWithEnable:CMP\|ComparatorBit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|s_clk " "Destination node UartDriverTX:UART_Driver\|UART_Fifo:FIFO\|s_clk" {  } { { "UART_Fifo.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Fifo.vhd" 78 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Fifo:FIFO|s_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|Reg1Bit:RST_REG\|data_out " "Destination node UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|Reg1Bit:RST_REG\|data_out" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 39 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|Reg1Bit:RST_REG|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815734 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1574068815734 ""}  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 31 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|NComparatorWithEnable:CMP|ComparatorBit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:CLK_div_1ms\|s_reset_cnt~0  " "Automatically promoted node Clock_divider:CLK_div_1ms\|s_reset_cnt~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815743 ""}  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 88 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock_divider:CLK_div_1ms|s_reset_cnt~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|s_reset_cnt~0  " "Automatically promoted node UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|s_reset_cnt~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815743 ""}  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 88 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|s_reset_cnt~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815743 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EightButtonDriver:Buttons_Driver\|Reg1Bit:Eve_Reg\|data_out  " "Automatically promoted node EightButtonDriver:Buttons_Driver\|Reg1Bit:Eve_Reg\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SYNCH_UART_busy~0 " "Destination node UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SYNCH_UART_busy~0" {  } { { "UART_Synchronizer.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/UART_Synchronizer.vhd" 42 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SYNCH_UART_busy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|s_en_inc\[2\] " "Destination node UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|s_en_inc\[2\]" {  } { { "ud_counter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 46 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|s_en_inc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|s_toggle\[5\]~1 " "Destination node UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|s_toggle\[5\]~1" {  } { { "ud_counter.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/ud_counter.vhd" 49 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|s_toggle[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data~0 " "Destination node UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data~0" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 23 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:0:FIRST_FF:FF_0|data~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|t_ff_rst0:\\MAIN_GEN:2:SECOND_FF:FF_i\|data~0 " "Destination node UartDriverTX:UART_Driver\|UART_Synchronizer:SYNCH\|SAT_Counter:SYNCH_CNT\|UD_COUNTER:CNT\|t_ff_rst0:\\MAIN_GEN:2:SECOND_FF:FF_i\|data~0" {  } { { "t_ff.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/t_ff.vhd" 23 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|UART_Synchronizer:SYNCH|SAT_Counter:SYNCH_CNT|UD_COUNTER:CNT|t_ff_rst0:\MAIN_GEN:2:SECOND_FF:FF_i|data~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|Reg1Bit:LoadReg1\|data_out " "Destination node UartDriverTX:UART_Driver\|Reg1Bit:LoadReg1\|data_out" {  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 39 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|Reg1Bit:LoadReg1|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|NComparatorWithEnable:CMP\|ComparatorBit~0 " "Destination node UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|NComparatorWithEnable:CMP\|ComparatorBit~0" {  } { { "NComparatorWithEnable.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/NComparatorWithEnable.vhd" 31 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|NComparatorWithEnable:CMP|ComparatorBit~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|s_reset_cnt~0 " "Destination node UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|s_reset_cnt~0" {  } { { "Clock_divider.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Clock_divider.vhd" 88 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|s_reset_cnt~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TOP_event~output " "Destination node TOP_event~output" {  } { { "EFES_Fpga_Top.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/EFES_Fpga_Top.vhd" 13 0 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TOP_event~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1574068815744 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1574068815744 ""}  } { { "Reg1Bit.vhd" "" { Text "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/Reg1Bit.vhd" 39 -1 0 } } { "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EightButtonDriver:Buttons_Driver|Reg1Bit:Eve_Reg|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574068815744 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574068816239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574068816239 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574068816245 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574068816246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574068816246 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574068816247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574068816248 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574068816249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574068816702 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574068816702 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574068816702 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574068816718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574068819617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574068819752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574068819753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574068819965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574068819966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574068820452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574068821866 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574068821866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574068822083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574068822100 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1574068822100 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574068822100 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574068822117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574068822216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574068822543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574068822638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574068823118 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574068823846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/output_files/EFES_Fpga_Top.fit.smsg " "Generated suppressed messages file C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/output_files/EFES_Fpga_Top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574068824611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574068825199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 10:20:25 2019 " "Processing ended: Mon Nov 18 10:20:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574068825199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574068825199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574068825199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574068825199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574068826520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574068826530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 10:20:26 2019 " "Processing started: Mon Nov 18 10:20:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574068826530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574068826530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574068826530 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574068828348 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574068828401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574068829132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 10:20:29 2019 " "Processing ended: Mon Nov 18 10:20:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574068829132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574068829132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574068829132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574068829132 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574068830085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574068831081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574068831081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 10:20:30 2019 " "Processing started: Mon Nov 18 10:20:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574068831081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574068831081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_sta EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574068831085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574068831280 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574068831485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574068831564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574068831579 ""}
{ "Info" "ISTA_SDC_FOUND" "EFES_Fpga_Top.sdc " "Reading SDC File: 'EFES_Fpga_Top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1574068832054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1574068832060 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_clk " "Node: TOP_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068832068 "|EFES_Fpga_Top|TOP_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_reset " "Node: TOP_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068832068 "|EFES_Fpga_Top|TOP_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data " "Node: UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068832068 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:MAIN_GEN:0:FIRST_FF:FF_0|data"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574068832070 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "TOP_clk " "Virtual clock TOP_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1574068832071 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574068832074 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1574068832090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068832091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068832100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068832103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068832109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068832114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068832118 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1574068832152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1574068832202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1574068833214 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_clk " "Node: TOP_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068833281 "|EFES_Fpga_Top|TOP_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_reset " "Node: TOP_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068833281 "|EFES_Fpga_Top|TOP_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data " "Node: UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068833281 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:MAIN_GEN:0:FIRST_FF:FF_0|data"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574068833287 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "TOP_clk " "Virtual clock TOP_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1574068833287 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833307 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833317 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1574068833338 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_clk " "Node: TOP_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068833597 "|EFES_Fpga_Top|TOP_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_reset " "Node: TOP_reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068833597 "|EFES_Fpga_Top|TOP_reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data " "Node: UartDriverTX:UART_Driver\|Clock_divider:CLK_DIV\|UD_COUNTER:UP_CNT\|t_ff_rst0:\\MAIN_GEN:0:FIRST_FF:FF_0\|data was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1574068833597 "|EFES_Fpga_Top|UartDriverTX:UART_Driver|Clock_divider:CLK_DIV|UD_COUNTER:UP_CNT|t_ff_rst0:MAIN_GEN:0:FIRST_FF:FF_0|data"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1574068833603 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "TOP_clk " "Virtual clock TOP_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Quartus II" 0 -1 1574068833603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833614 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574068833626 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574068834122 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574068834122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574068834164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 10:20:34 2019 " "Processing ended: Mon Nov 18 10:20:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574068834164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574068834164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574068834164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574068834164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574068835712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574068835713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 10:20:35 2019 " "Processing started: Mon Nov 18 10:20:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574068835713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574068835713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EFES_Fpga -c EFES_Fpga_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574068835713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_6_1200mv_85c_slow.vho C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_6_1200mv_85c_slow.vho in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836447 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_6_1200mv_0c_slow.vho C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_6_1200mv_0c_slow.vho in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_min_1200mv_0c_fast.vho C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_min_1200mv_0c_fast.vho in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top.vho C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top.vho in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836663 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_6_1200mv_85c_vhd_slow.sdo C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_6_1200mv_0c_vhd_slow.sdo C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836780 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_min_1200mv_0c_vhd_fast.sdo C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EFES_Fpga_Top_vhd.sdo C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/ simulation " "Generated file EFES_Fpga_Top_vhd.sdo in folder \"C:/Users/Alessandro/Desktop/STM32Workspace/ElectronicsForEmbeddedSystems/FPGA_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574068836913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4511 " "Peak virtual memory: 4511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574068836997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 10:20:36 2019 " "Processing ended: Mon Nov 18 10:20:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574068836997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574068836997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574068836997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574068836997 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574068837658 ""}
