{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487715706446 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487715706447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 19:21:46 2017 " "Processing started: Tue Feb 21 19:21:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487715706447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1487715706447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1487715706447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1487715706911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1487715706911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715724562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715724562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725136 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_DRAWER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725138 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MOD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MOD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725140 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KB_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KB_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725141 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCII_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725142 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725143 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POS_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file POS_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725144 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kit-Behavior " "Found design unit 1: kit-Behavior" {  } { { "kit.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725145 ""} { "Info" "ISGN_ENTITY_NAME" "1 kit " "Found entity 1: kit" {  } { { "kit.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-Behavior " "Found design unit 1: ps2_keyboard-Behavior" {  } { { "ps2_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725146 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "video.vhd " "Can't analyze file -- file video.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1487715725147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavior " "Found design unit 1: vga-Behavior" {  } { { "vga.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725148 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_manager-a " "Found design unit 1: clock_manager-a" {  } { { "clock_manager.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725149 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "clock_manager.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725149 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kit " "Elaborating entity \"kit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1487715725259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:U1\"" {  } { { "kit.vhd" "U1" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavior " "Found design unit 1: control-Behavior" {  } { { "control.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725273 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu:U1\|control:U1 " "Elaborating entity \"control\" for hierarchy \"cpu:U1\|control:U1\"" {  } { { "cpu.vhd" "U1" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725280 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.vhd 2 1 " "Using design file ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavior " "Found design unit 1: alu-Behavior" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725302 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U1\|ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"cpu:U1\|ALU:U2\"" {  } { { "cpu.vhd" "U2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725306 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT ALU.vhd(44) " "VHDL Process Statement warning at ALU.vhd(44): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1487715725309 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] ALU.vhd(44) " "Inferred latch for \"RESULT\[0\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] ALU.vhd(44) " "Inferred latch for \"RESULT\[1\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] ALU.vhd(44) " "Inferred latch for \"RESULT\[2\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] ALU.vhd(44) " "Inferred latch for \"RESULT\[3\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] ALU.vhd(44) " "Inferred latch for \"RESULT\[4\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] ALU.vhd(44) " "Inferred latch for \"RESULT\[5\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] ALU.vhd(44) " "Inferred latch for \"RESULT\[6\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] ALU.vhd(44) " "Inferred latch for \"RESULT\[7\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[8\] ALU.vhd(44) " "Inferred latch for \"RESULT\[8\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[9\] ALU.vhd(44) " "Inferred latch for \"RESULT\[9\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[10\] ALU.vhd(44) " "Inferred latch for \"RESULT\[10\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[11\] ALU.vhd(44) " "Inferred latch for \"RESULT\[11\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[12\] ALU.vhd(44) " "Inferred latch for \"RESULT\[12\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[13\] ALU.vhd(44) " "Inferred latch for \"RESULT\[13\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[14\] ALU.vhd(44) " "Inferred latch for \"RESULT\[14\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[15\] ALU.vhd(44) " "Inferred latch for \"RESULT\[15\]\" at ALU.vhd(44)" {  } { { "ALU.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ALU.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1487715725310 "|kit|cpu:U1|ALU:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:U2\"" {  } { { "kit.vhd" "U2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:U2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:U2\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715725446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U2\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:U2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpuram.mif " "Parameter \"init_file\" = \"cpuram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725447 ""}  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715725447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgr3 " "Found entity 1: altsyncram_rgr3" {  } { { "db/altsyncram_rgr3.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgr3 RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated " "Elaborating entity \"altsyncram_rgr3\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_rgr3.tdf" "decode3" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_rgr3.tdf" "rden_decode" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"RAM:U2\|altsyncram:altsyncram_component\|altsyncram_rgr3:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_rgr3.tdf" "mux2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_rgr3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard:U3 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard:U3\"" {  } { { "kit.vhd" "U3" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboard.vhd 2 1 " "Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725727 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2_keyboard:U3\|keyboard:U1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2_keyboard:U3\|keyboard:U1\"" {  } { { "ps2_keyboard.vhd" "U1" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec_keyboard.vhd 2 1 " "Using design file dec_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_keyboard-a " "Found design unit 1: dec_keyboard-a" {  } { { "dec_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725732 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_keyboard " "Found entity 1: dec_keyboard" {  } { { "dec_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/dec_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_keyboard ps2_keyboard:U3\|dec_keyboard:U2 " "Elaborating entity \"dec_keyboard\" for hierarchy \"ps2_keyboard:U3\|dec_keyboard:U2\"" {  } { { "ps2_keyboard.vhd" "U2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:U4 " "Elaborating entity \"vga\" for hierarchy \"vga:U4\"" {  } { { "kit.vhd" "U4" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCII_CONV vga:U4\|ASCII_CONV:U1 " "Elaborating entity \"ASCII_CONV\" for hierarchy \"vga:U4\|ASCII_CONV:U1\"" {  } { { "vga.vhd" "U1" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POS_CONV vga:U4\|POS_CONV:U2 " "Elaborating entity \"POS_CONV\" for hierarchy \"vga:U4\|POS_CONV:U2\"" {  } { { "vga.vhd" "U2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEXT_DRAWER vga:U4\|TEXT_DRAWER:U3 " "Elaborating entity \"TEXT_DRAWER\" for hierarchy \"vga:U4\|TEXT_DRAWER:U3\"" {  } { { "vga.vhd" "U3" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MOD vga:U4\|VGA_MOD:U4 " "Elaborating entity \"VGA_MOD\" for hierarchy \"vga:U4\|VGA_MOD:U4\"" {  } { { "vga.vhd" "U4" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "VIDEO_FILTER.bdf 1 1 " "Using design file VIDEO_FILTER.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_FILTER " "Found entity 1: VIDEO_FILTER" {  } { { "VIDEO_FILTER.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_FILTER vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8 " "Elaborating entity \"VIDEO_FILTER\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\"" {  } { { "VGA_MOD.bdf" "inst8" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 144 1592 1688 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725754 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1 " "Elaborating entity \"lpm_dff0\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\"" {  } { { "VIDEO_FILTER.bdf" "inst1" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 240 480 624 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715725763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725763 ""}  } { { "lpm_dff0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff0.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715725763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff2.vhd 2 1 " "Using design file lpm_dff2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff2-SYN " "Found design unit 1: lpm_dff2-SYN" {  } { { "lpm_dff2.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725769 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff2 " "Found entity 1: lpm_dff2" {  } { { "lpm_dff2.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff2 vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4 " "Elaborating entity \"lpm_dff2\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\"" {  } { { "VIDEO_FILTER.bdf" "inst4" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VIDEO_FILTER.bdf" { { 480 480 624 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "lpm_ff_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff2.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715725772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|VIDEO_FILTER:inst8\|lpm_dff2:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725772 ""}  } { { "lpm_dff2.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715725772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC vga:U4\|VGA_MOD:U4\|VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"vga:U4\|VGA_MOD:U4\|VGA_SYNC:inst\"" {  } { { "VGA_MOD.bdf" "inst" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 16 1400 1560 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725777 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Hcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Hcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1487715725778 "|kit|vga:U4|VGA_MOD:U4|VGA_SYNC:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vcnt vga_sync.vhd(73) " "VHDL Process Statement warning at vga_sync.vhd(73): signal \"Vcnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1487715725778 "|kit|vga:U4|VGA_MOD:U4|VGA_SYNC:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "color_bridge.vhd 2 1 " "Using design file color_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLOR_BRIDGE-main " "Found design unit 1: COLOR_BRIDGE-main" {  } { { "color_bridge.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725781 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLOR_BRIDGE " "Found entity 1: COLOR_BRIDGE" {  } { { "color_bridge.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/color_bridge.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLOR_BRIDGE vga:U4\|VGA_MOD:U4\|COLOR_BRIDGE:inst1 " "Elaborating entity \"COLOR_BRIDGE\" for hierarchy \"vga:U4\|VGA_MOD:U4\|COLOR_BRIDGE:inst1\"" {  } { { "VGA_MOD.bdf" "inst1" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 176 1408 1560 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "inst13" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715725788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725788 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715725788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000 vga:U4\|VGA_MOD:U4\|BUSMUX:inst13 " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 208 1272 1384 296 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_arc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst13\|lpm_mux:\$00000\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725853 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq0.vhd 2 1 " "Using design file lpm_ram_dq0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725860 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715725860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3 " "Elaborating entity \"lpm_ram_dq0\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\"" {  } { { "VGA_MOD.bdf" "inst3" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 168 1088 1248 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem1.mif " "Parameter \"init_file\" = \"video_mem1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725870 ""}  } { { "lpm_ram_dq0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq0.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715725870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8rc1 " "Found entity 1: altsyncram_8rc1" {  } { { "db/altsyncram_8rc1.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8rc1 vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated " "Elaborating entity \"altsyncram_8rc1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nb " "Found entity 1: mux_7nb" {  } { { "db/mux_7nb.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_7nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715725993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715725993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nb vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2 " "Elaborating entity \"mux_7nb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_8rc1:auto_generated\|mux_7nb:mux2\"" {  } { { "db/altsyncram_8rc1.tdf" "mux2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_8rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715725993 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DEMUX.bdf 1 1 " "Using design file DEMUX.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX " "Found entity 1: DEMUX" {  } { { "DEMUX.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/DEMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715726001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX vga:U4\|VGA_MOD:U4\|DEMUX:inst18 " "Elaborating entity \"DEMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|DEMUX:inst18\"" {  } { { "VGA_MOD.bdf" "inst18" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 232 936 1048 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fifo0.vhd 2 1 " "Using design file fifo0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo0-SYN " "Found design unit 1: fifo0-SYN" {  } { { "fifo0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726005 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715726005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 vga:U4\|VGA_MOD:U4\|fifo0:inst7 " "Elaborating entity \"fifo0\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\"" {  } { { "VGA_MOD.bdf" "inst7" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 272 456 616 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "scfifo_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\"" {  } { { "fifo0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726254 ""}  } { { "fifo0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/fifo0.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715726254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_it21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_it21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_it21 " "Found entity 1: scfifo_it21" {  } { { "db/scfifo_it21.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_it21 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated " "Elaborating entity \"scfifo_it21\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_p331.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_p331.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_p331 " "Found entity 1: a_dpfifo_p331" {  } { { "db/a_dpfifo_p331.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_p331 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo " "Elaborating entity \"a_dpfifo_p331\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\"" {  } { { "db/scfifo_it21.tdf" "dpfifo" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/scfifo_it21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vjh1 " "Found entity 1: altsyncram_vjh1" {  } { { "db/altsyncram_vjh1.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_vjh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vjh1 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_vjh1:FIFOram " "Elaborating entity \"altsyncram_vjh1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|altsyncram_vjh1:FIFOram\"" {  } { { "db/a_dpfifo_p331.tdf" "FIFOram" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0u8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0u8 " "Found entity 1: cmpr_0u8" {  } { { "db/cmpr_0u8.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/cmpr_0u8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer " "Elaborating entity \"cmpr_0u8\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:almost_full_comparer\"" {  } { { "db/a_dpfifo_p331.tdf" "almost_full_comparer" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0u8 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison " "Elaborating entity \"cmpr_0u8\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cmpr_0u8:three_comparison\"" {  } { { "db/a_dpfifo_p331.tdf" "three_comparison" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_dpb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb " "Elaborating entity \"cntr_dpb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_dpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_p331.tdf" "rd_ptr_msb" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_qp7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter " "Elaborating entity \"cntr_qp7\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_qp7:usedw_counter\"" {  } { { "db/a_dpfifo_p331.tdf" "usedw_counter" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/cntr_epb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr " "Elaborating entity \"cntr_epb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|fifo0:inst7\|scfifo:scfifo_component\|scfifo_it21:auto_generated\|a_dpfifo_p331:dpfifo\|cntr_epb:wr_ptr\"" {  } { { "db/a_dpfifo_p331.tdf" "wr_ptr" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/a_dpfifo_p331.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Elaborating entity \"BUSMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "inst15" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715726650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726650 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715726650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000 vga:U4\|VGA_MOD:U4\|BUSMUX:inst15 " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\", which is child of megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\"" {  } { { "busmux.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 184 808 920 272 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst15\|lpm_mux:\$00000\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726712 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715726712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2 " "Elaborating entity \"lpm_ram_dq1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\"" {  } { { "VGA_MOD.bdf" "inst2" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 280 1088 1248 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file video_mem2.mif " "Parameter \"init_file\" = \"video_mem2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726723 ""}  } { { "lpm_ram_dq1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_ram_dq1.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715726723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4rc1 " "Found entity 1: altsyncram_4rc1" {  } { { "db/altsyncram_4rc1.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4rc1 vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated " "Elaborating entity \"altsyncram_4rc1\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_jsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_4rc1.tdf" "decode3" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/decode_c8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_4rc1.tdf" "rden_decode" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_vmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715726984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715726984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"vga:U4\|VGA_MOD:U4\|lpm_ram_dq1:inst2\|altsyncram:altsyncram_component\|altsyncram_4rc1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_4rc1.tdf" "mux2" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_4rc1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Elaborating entity \"BUSMUX\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "inst14" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\"" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715726990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Instantiated megafunction \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726991 ""}  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715726991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000 vga:U4\|VGA_MOD:U4\|BUSMUX:inst14 " "Elaborated megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\", which is child of megafunction instantiation \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\"" {  } { { "busmux.tdf" "" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { { 296 808 920 384 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715726995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715727081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715727081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"vga:U4\|VGA_MOD:U4\|BUSMUX:inst14\|lpm_mux:\$00000\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 vga:U4\|lpm_rom0:U5 " "Elaborating entity \"lpm_rom0\" for hierarchy \"vga:U4\|lpm_rom0:U5\"" {  } { { "vga.vhd" "U5" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "altsyncram_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file charmap.mif " "Parameter \"init_file\" = \"charmap.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727112 ""}  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715727112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd71 " "Found entity 1: altsyncram_nd71" {  } { { "db/altsyncram_nd71.tdf" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/db/altsyncram_nd71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715727171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487715727171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nd71 vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated " "Elaborating entity \"altsyncram_nd71\" for hierarchy \"vga:U4\|lpm_rom0:U5\|altsyncram:altsyncram_component\|altsyncram_nd71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_manager clock_manager:U5 " "Elaborating entity \"clock_manager\" for hierarchy \"clock_manager:U5\"" {  } { { "kit.vhd" "U5" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715727179 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487715727179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1487715727179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 clock_manager:U5\|lpm_dff1:U1 " "Elaborating entity \"lpm_dff1\" for hierarchy \"clock_manager:U5\|lpm_dff1:U1\"" {  } { { "clock_manager.vhd" "U1" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1487715727181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"clock_manager:U5\|lpm_dff1:U1\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype TFF " "Parameter \"lpm_fftype\" = \"TFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1487715727181 ""}  } { { "lpm_dff1.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_dff1.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1487715727181 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1487715727578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1358 " "Peak virtual memory: 1358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487715727704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 19:22:07 2017 " "Processing ended: Tue Feb 21 19:22:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487715727704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487715727704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487715727704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487715727704 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 19 s " "Quartus Prime Flow was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487715728371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487715729184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487715729184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 19:22:08 2017 " "Processing started: Tue Feb 21 19:22:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487715729184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1487715729184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim AP9 AP9 " "Command: quartus_sh -t /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim AP9 AP9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1487715729184 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim AP9 AP9 " "Quartus(args): --rtl_sim AP9 AP9" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1487715729184 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1487715729315 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1487715730017 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1487715730018 ""}
{ "Warning" "0" "" "Warning: File AP9_run_msim_rtl_vhdl.do already exists - backing up current file as AP9_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File AP9_run_msim_rtl_vhdl.do already exists - backing up current file as AP9_run_msim_rtl_vhdl.do.bak" 0 0 "Shell" 0 0 1487715730125 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" {  } { { "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" "0" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/simulation/modelsim/AP9_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1487715730628 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1487715730628 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1487715730634 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA_lite/16.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1487715730635 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 1  1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "822 " "Peak virtual memory: 822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487715730636 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 21 19:22:10 2017 " "Processing ended: Tue Feb 21 19:22:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487715730636 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487715730636 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487715730636 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1487715730636 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_sh " "Current module quartus_sh ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Shell" 0 -1 1487715776819 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_CHANGED" "TOP_LEVEL_ENTITY kit RAM " "Assignment TOP_LEVEL_ENTITY changed value from kit to RAM." {  } {  } 0 293028 "Assignment %1!s! changed value from %2!s! to %3!s!." 0 0 "Design Software" 0 -1 1487715819480 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Shell" 0 -1 1487715819480 ""}
