// Seed: 1056818978
module module_0;
  reg id_1;
  initial id_1 = 1 >= 1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3
);
  parameter time id_5 = 1;
  logic id_6;
  assign id_6[-1'd0] = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd72,
    parameter id_8 = 32'd8
) (
    output tri1 id_0,
    input  tri  _id_1,
    input  wire id_2,
    output tri0 id_3,
    input  tri1 id_4
);
  wor id_6;
  logic [{  1  ,  id_1  <  -1  } : id_1] id_7;
  assign id_6 = 1;
  logic _id_8;
  ;
  module_0 modCall_1 ();
  wire [id_8 : id_8] id_9;
  wire [id_8 : 1] id_10;
endmodule
