#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ca0a026ce0 .scope module, "fulladder" "fulladder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "out";
o000001ca09f46fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca0a0276a0_0 .net "a", 0 0, o000001ca09f46fd8;  0 drivers
o000001ca09f47008 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca0a026e70_0 .net "b", 0 0, o000001ca09f47008;  0 drivers
o000001ca09f47038 .functor BUFZ 1, C4<z>; HiZ drive
v000001ca0a026f10_0 .net "cin", 0 0, o000001ca09f47038;  0 drivers
v000001ca0a026fb0_0 .var "out", 0 0;
v000001ca0a02d440_0 .var "sum", 0 0;
E_000001ca0a028540 .event anyedge, v000001ca0a0276a0_0, v000001ca0a026e70_0, v000001ca0a026f10_0;
    .scope S_000001ca0a026ce0;
T_0 ;
    %wait E_000001ca0a028540;
    %load/vec4 v000001ca0a0276a0_0;
    %load/vec4 v000001ca0a026e70_0;
    %xor;
    %load/vec4 v000001ca0a026f10_0;
    %xor;
    %store/vec4 v000001ca0a02d440_0, 0, 1;
    %load/vec4 v000001ca0a0276a0_0;
    %load/vec4 v000001ca0a026e70_0;
    %and;
    %load/vec4 v000001ca0a026f10_0;
    %load/vec4 v000001ca0a026e70_0;
    %and;
    %or;
    %load/vec4 v000001ca0a026f10_0;
    %load/vec4 v000001ca0a0276a0_0;
    %and;
    %or;
    %store/vec4 v000001ca0a026fb0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fulladder.v";
