#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri May 27 06:21:13 2022
# Process ID: 8884
# Current directory: A:/Desktop/Github/CPU/CPU_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5708 A:\Desktop\Github\CPU\CPU_Project\CPU_Project.xpr
# Log file: A:/Desktop/Github/CPU/CPU_Project/vivado.log
# Journal file: A:/Desktop/Github/CPU/CPU_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/Desktop/Github/CPU/CPU_Project/CPU_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Downloads/Applications/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 758.965 ; gain = 128.086
update_compile_order -fileset sources_1
add_files -norecurse {A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/data_memory.v A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/sign_extend.v A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/mux_2x1.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/control_unit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top MIPS [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol PC0, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
INFO: [VRFC 10-2458] undeclared symbol PC1, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.488 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 07:45:30 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 801.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 820.777 ; gain = 19.543
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol PC0, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol PC1, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port op1 [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 07:47:37 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 821.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 821.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 07:54:03 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 821.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 821.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 821.586 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 07:55:57 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 821.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 821.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 847.027 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.984 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 07:57:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 847.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 847.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 847.027 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wPC2, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port result [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 07:58:53 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 847.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 847.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 851.523 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:01:43 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 851.523 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.801 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:04:50 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 851.523 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:05:49 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 851.523 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 50.168 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:06:42 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 851.523 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol instr, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:29]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:29]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port RD [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:17]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.715 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:10:47 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 851.523 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:13:01 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:14:17 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 851.523 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 851.523 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 877.836 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.965 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:15:26 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 877.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 877.836 ; gain = 0.000
set_property top instruction_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'instruction_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj instruction_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module instruction_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_memory_tb_behav xil_defaultlib.instruction_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_memory_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/instruction_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:17:56 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 877.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_memory_tb_behav -key {Behavioral:sim_1:Functional:instruction_memory_tb} -tclbatch {instruction_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source instruction_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 877.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 880.105 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'instruction_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj instruction_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module instruction_memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot instruction_memory_tb_behav xil_defaultlib.instruction_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.instruction_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot instruction_memory_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/instruction_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:19:34 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 880.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "instruction_memory_tb_behav -key {Behavioral:sim_1:Functional:instruction_memory_tb} -tclbatch {instruction_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source instruction_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'instruction_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 880.105 ; gain = 0.000
set_property top MIPS [get_filesets sim_1]
current_sim simulation_14
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 880.105 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:18]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 50.117 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:23:04 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 880.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 880.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 880.105 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:18]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:25:03 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 880.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 880.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 880.105 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port A [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:20]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:26:56 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 880.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 880.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 880.105 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 50.031 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:30:00 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 880.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 880.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 880.105 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:31]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:31]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.516 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:33:19 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 880.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 880.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 882.648 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net wPCPlus is not permitted [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:11]
ERROR: [VRFC 10-529] concurrent assignment to a non-net instr is not permitted [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:14]
ERROR: [VRFC 10-529] concurrent assignment to a non-net wPCPlus is not permitted [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wPC is not permitted, left-hand side should be reg/integer/time/genvar [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register wPC is not permitted, left-hand side should be reg/integer/time/genvar [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:31]
ERROR: [VRFC 10-1040] module MIPS ignored due to previous errors [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.367 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:40:58 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 882.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 882.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 889.129 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 08:53:59 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 889.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 889.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 889.129 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 50.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 09:01:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 889.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 889.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 889.129 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/instruction_memory_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/MIPS_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'MIPS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
"xvlog -m64 --relax -prj MIPS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module addition
INFO: [VRFC 10-311] analyzing module FullSubtractor
INFO: [VRFC 10-311] analyzing module subtraction
INFO: [VRFC 10-311] analyzing module anding
INFO: [VRFC 10-311] analyzing module oring
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2458] undeclared symbol wC, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wZ, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2458] undeclared symbol wO, assumed default net type wire [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/MIPS.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: A:/Downloads/Applications/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto fa3af2a67d7a482ea249b8e79fe7e766 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_behav xil_defaultlib.MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 1 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:14]
WARNING: [VRFC 10-1783] select index 2 into Instr is out of bounds [A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-3980] File "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/instruction_memory.v" Line 19 : The "System Verilog : Sensitivity on Associative Array" is not supported yet for simulation.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 50. Module anding doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 65. Module oring doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 8. Module addition_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 2. Module FullAdder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 32. Module subtraction_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "A:/Desktop/Github/CPU/CPU_Project/CPU_Project.srcs/sources_1/new/operations.v" Line 26. Module FullSubtractor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.anding
Compiling module xil_defaultlib.oring
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.addition_default
Compiling module xil_defaultlib.FullSubtractor
Compiling module xil_defaultlib.subtraction_default
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot MIPS_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav/xsim.dir/MIPS_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.535 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri May 27 09:02:38 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 889.129 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'A:/Desktop/Github/CPU/CPU_Project/CPU_Project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "MIPS_behav -key {Behavioral:sim_1:Functional:MIPS} -tclbatch {MIPS.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source MIPS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MIPS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 889.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 889.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 889.129 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 27 09:42:19 2022...
