//==============================================================================
// Copyright (C) 2023, Advanced Micro Devices, Inc. All rights reserved.
// SPDX-License-Identifier: MIT
//
//==============================================================================

/**
 * @file reset_utils_final.c  
 * @brief åŸºäºVerilogä»£ç åˆ†æçš„æœ€ç»ˆä¿®å¤ç‰ˆæœ¬
 *
 * å…³é”®ä¿®å¤ï¼š
 * 1. å¤ä½å¯„å­˜å™¨æ˜¯è‡ªæ¸…é™¤çš„ - éœ€è¦ç­‰å¾…å¯„å­˜å™¨è‡ªåŠ¨æ¸…é›¶
 * 2. CMACå¤ä½éœ€è¦åŒæ—¶å¤ä½å­ç³»ç»Ÿå’Œadapter
 * 3. æ­£ç¡®çš„å¤ä½å®Œæˆæ£€æµ‹æœºåˆ¶
 * 4. å®Œæ•´çš„é‡æ–°åˆå§‹åŒ–åºåˆ—
 */

#include "reset_utils.h"

/* ===== åŸºäºVerilogä»£ç çš„æ­£ç¡®ä½æ˜ å°„ ===== */
// Shell reset registerä½æ˜ å°„ï¼ˆæ¥è‡ªsystem_config_register.v ç¬¬261-269è¡Œï¼‰
#define SHELL_RESET_QDMA_SUBSYSTEM          0x01    // ä½0: QDMAå­ç³»ç»Ÿ
#define SHELL_RESET_RDMA_SUBSYSTEM          0x02    // ä½1: RDMAå­ç³»ç»Ÿ
#define SHELL_RESET_CMAC0_SUBSYSTEM         0x10    // ä½4: CMAC0å­ç³»ç»Ÿ
#define SHELL_RESET_CMAC0_ADAPTER           0x20    // ä½5: CMAC0é€‚é…å™¨
#define SHELL_RESET_CMAC1_SUBSYSTEM         0x100   // ä½8: CMAC1å­ç³»ç»Ÿ  
#define SHELL_RESET_CMAC1_ADAPTER           0x200   // ä½9: CMAC1é€‚é…å™¨

// ç»„åˆæ©ç  - åŒæ—¶å¤ä½å­ç³»ç»Ÿå’Œé€‚é…å™¨
#define SHELL_RESET_CMAC0_COMPLETE          (SHELL_RESET_CMAC0_SUBSYSTEM | SHELL_RESET_CMAC0_ADAPTER)
#define SHELL_RESET_CMAC1_COMPLETE          (SHELL_RESET_CMAC1_SUBSYSTEM | SHELL_RESET_CMAC1_ADAPTER)
#define SHELL_RESET_ALL_CMAC                (SHELL_RESET_CMAC0_COMPLETE | SHELL_RESET_CMAC1_COMPLETE)

/* ===== è¶…æ—¶å’Œå»¶è¿Ÿå‚æ•°ï¼ˆåŸºäºç¡¬ä»¶æ—¶åºè¦æ±‚ï¼‰===== */
#define RESET_REGISTER_POLL_INTERVAL_US     1000    // 1msè½®è¯¢é—´éš”
#define RESET_REGISTER_TIMEOUT_MS           10000   // 10ç§’è¶…æ—¶
#define RESET_STABILIZATION_DELAY_US        50000   // 50msç¨³å®šå»¶è¿Ÿ
#define CMAC_INIT_DELAY_US                  100000  // 100ms CMACåˆå§‹åŒ–å»¶è¿Ÿ

/* ä»reset_utils_fixed.cå¼•å…¥çš„å‡½æ•°å£°æ˜ */
extern int perform_cmac_reset_with_reinit(uint32_t* pcie_base, int port_id, int enable_rsfec, int verbose);

/**
 * @brief ç­‰å¾…å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤ï¼ˆåŸºäºVerilogå®ç°ï¼‰
 * @param pcie_base PCIeåŸºåœ°å€  
 * @param reset_reg_offset å¤ä½å¯„å­˜å™¨åç§»åœ°å€
 * @param reset_mask å¤ä½ä½æ©ç 
 * @param timeout_ms è¶…æ—¶æ—¶é—´ï¼ˆæ¯«ç§’ï¼‰
 * @return 0-æˆåŠŸï¼Œè´Ÿæ•°-å¤±è´¥
 */
static int wait_reset_register_autoclear(uint32_t* pcie_base, uint32_t reset_reg_offset, 
                                         uint32_t reset_mask, int timeout_ms)
{
    uint32_t reg_value;
    int elapsed_us = 0;
    int ret;
    
    printf("    ç­‰å¾…å¤ä½å¯„å­˜å™¨[0x%04X]ä½æ©ç [0x%X]è‡ªæ¸…é™¤...\n", reset_reg_offset, reset_mask);
    
    while (elapsed_us < (timeout_ms * 1000)) {
        ret = safe_read32_data(pcie_base, reset_reg_offset, &reg_value);
        if (ret != 0) {
            fprintf(stderr, "é”™è¯¯ï¼šè¯»å–å¤ä½å¯„å­˜å™¨å¤±è´¥\n");
            return ret;
        }
        
        /* æ£€æŸ¥ç›¸å…³ä½æ˜¯å¦å·²æ¸…é›¶ */
        if ((reg_value & reset_mask) == 0) {
            printf("    âœ“ å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤å®Œæˆï¼ˆè€—æ—¶%d.%03dmsï¼‰\n", 
                   elapsed_us/1000, elapsed_us%1000);
            return 0;
        }
        
        usleep(RESET_REGISTER_POLL_INTERVAL_US);
        elapsed_us += RESET_REGISTER_POLL_INTERVAL_US;
        
        if ((elapsed_us % 1000000) == 0) {  // æ¯ç§’æ‰“å°ä¸€æ¬¡è¿›åº¦
            printf("    ç­‰å¾…å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤...å·²ç­‰å¾…%ds\n", elapsed_us/1000000);
        }
    }
    
    fprintf(stderr, "é”™è¯¯ï¼šå¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤è¶…æ—¶\n");
    return -ETIMEDOUT;
}

/**
 * @brief åŸºäºç¡¬ä»¶åˆ†æçš„æ­£ç¡®CMACç«¯å£å¤ä½
 * @param pcie_base PCIeåŸºåœ°å€
 * @param port_id ç«¯å£IDï¼ˆ0æˆ–1ï¼‰
 * @param verbose è¯¦ç»†è¾“å‡ºæ ‡å¿—
 * @return 0-æˆåŠŸï¼Œè´Ÿæ•°-å¤±è´¥
 */
int perform_cmac_reset_hardware_correct(uint32_t* pcie_base, int port_id, int verbose)
{
    int ret;
    uint32_t reset_mask;
    uint32_t status_mask; 
    uint32_t status_value;
    
    if (port_id != 0 && port_id != 1) {
        fprintf(stderr, "é”™è¯¯ï¼šæ— æ•ˆçš„CMACç«¯å£ID %dï¼ˆåº”ä¸º0æˆ–1ï¼‰\n", port_id);
        return -EINVAL;
    }
    
    /* åŸºäºVerilogä»£ç çš„æ­£ç¡®ä½æ©ç  */
    if (port_id == 0) {
        reset_mask = SHELL_RESET_CMAC0_COMPLETE;  // ä½4+5: CMAC0å­ç³»ç»Ÿ+é€‚é…å™¨
        status_mask = SHELL_RESET_CMAC0_COMPLETE;
    } else {
        reset_mask = SHELL_RESET_CMAC1_COMPLETE;  // ä½8+9: CMAC1å­ç³»ç»Ÿ+é€‚é…å™¨  
        status_mask = SHELL_RESET_CMAC1_COMPLETE;
    }
    
    printf("=== æ‰§è¡ŒCMACç«¯å£%dç¡¬ä»¶çº§å®Œæ•´å¤ä½ ===\n", port_id);
    if (verbose) {
        printf("å¤ä½æ©ç ï¼š0x%Xï¼ˆåŒæ—¶å¤ä½å­ç³»ç»Ÿå’Œé€‚é…å™¨ï¼‰\n", reset_mask);
    }
    
    /* æ­¥éª¤1ï¼šè¯»å–å¤ä½å‰çŠ¶æ€ */
    if (verbose) {
        printf("æ­¥éª¤1ï¼šæ£€æŸ¥å¤ä½å‰çŠ¶æ€...\n");
        ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_STATUS, &status_value);
        if (ret == 0) {
            printf("    ShellçŠ¶æ€å¯„å­˜å™¨ï¼š0x%08X\n", status_value);
            printf("    CMAC%dçŠ¶æ€ï¼šå­ç³»ç»Ÿ=%sï¼Œé€‚é…å™¨=%s\n", 
                   port_id,
                   (status_value & (1 << (4 + port_id*4))) ? "å®Œæˆ" : "æœªå®Œæˆ",
                   (status_value & (1 << (5 + port_id*4))) ? "å®Œæˆ" : "æœªå®Œæˆ");
        }
    }
    
    /* æ­¥éª¤2ï¼šå†™å…¥å¤ä½å‘½ä»¤ */
    if (verbose) {
        printf("æ­¥éª¤2ï¼šå†™å…¥Shellå±‚å¤ä½å‘½ä»¤...\n");
    }
    
    ret = safe_write32_data(pcie_base, SYSCFG_OFFSET_SHELL_RESET, reset_mask);
    if (ret != 0) {
        fprintf(stderr, "é”™è¯¯ï¼šå¤ä½å‘½ä»¤å†™å…¥å¤±è´¥\n");
        return ret;
    }
    
    if (verbose) {
        printf("    âœ“ å¤ä½å‘½ä»¤å·²å†™å…¥ï¼šæ©ç =0x%X\n", reset_mask);
    }
    
    /* æ­¥éª¤3ï¼šç­‰å¾…å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤ï¼ˆåŸºäºç¡¬ä»¶å®ç°ï¼‰*/
    if (verbose) {
        printf("æ­¥éª¤3ï¼šç­‰å¾…ç¡¬ä»¶å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤...\n");
    }
    
    ret = wait_reset_register_autoclear(pcie_base, SYSCFG_OFFSET_SHELL_RESET, 
                                       reset_mask, RESET_REGISTER_TIMEOUT_MS);
    if (ret != 0) {
        fprintf(stderr, "é”™è¯¯ï¼šå¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤å¤±è´¥\n");
        return ret;
    }
    
    /* æ­¥éª¤4ï¼šç­‰å¾…ç¡¬ä»¶ç¨³å®š */
    if (verbose) {
        printf("æ­¥éª¤4ï¼šç­‰å¾…ç¡¬ä»¶ç¨³å®š...\n");
    }
    usleep(RESET_STABILIZATION_DELAY_US);
    
    /* æ­¥éª¤5ï¼šéªŒè¯å¤ä½å®ŒæˆçŠ¶æ€ */
    if (verbose) {
        printf("æ­¥éª¤5ï¼šéªŒè¯å¤ä½å®ŒæˆçŠ¶æ€...\n");
    }
    
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_STATUS, &status_value);
    if (ret == 0) {
        int subsystem_done = (status_value & (1 << (4 + port_id*4))) ? 1 : 0;
        int adapter_done = (status_value & (1 << (5 + port_id*4))) ? 1 : 0;
        
        if (verbose) {
            printf("    ShellçŠ¶æ€å¯„å­˜å™¨ï¼š0x%08X\n", status_value);
            printf("    CMAC%då­ç³»ç»Ÿå¤ä½ï¼š%s\n", port_id, subsystem_done ? "å®Œæˆ" : "è¿›è¡Œä¸­");
            printf("    CMAC%dé€‚é…å™¨å¤ä½ï¼š%s\n", port_id, adapter_done ? "å®Œæˆ" : "è¿›è¡Œä¸­");
        }
        
        if (subsystem_done && adapter_done) {
            printf("    âœ“ CMAC%dç¡¬ä»¶å¤ä½å®ŒæˆéªŒè¯æˆåŠŸ\n", port_id);
        } else {
            printf("    âš  CMAC%dç¡¬ä»¶å¤ä½çŠ¶æ€ä¸å®Œæ•´ï¼Œä½†ç»§ç»­åˆå§‹åŒ–\n", port_id);
        }
    }
    
    /* æ­¥éª¤6ï¼šCMACé‡æ–°åˆå§‹åŒ–å»¶è¿Ÿ */
    if (verbose) {
        printf("æ­¥éª¤6ï¼šç­‰å¾…CMAC%dç¡¬ä»¶å‡†å¤‡å°±ç»ª...\n", port_id);
    }
    usleep(CMAC_INIT_DELAY_US);
    
    printf("âœ“ CMACç«¯å£%dç¡¬ä»¶çº§å¤ä½å®Œæˆï¼\n", port_id);
    return 0;
}

/**
 * @brief åŸºäºç¡¬ä»¶åˆ†æçš„æ­£ç¡®Shellå±‚å¤ä½
 * @param pcie_base PCIeåŸºåœ°å€
 * @param verbose è¯¦ç»†è¾“å‡ºæ ‡å¿—
 * @return 0-æˆåŠŸï¼Œè´Ÿæ•°-å¤±è´¥
 */
int perform_shell_reset_hardware_correct(uint32_t* pcie_base, int verbose)
{
    int ret;
    uint32_t reset_mask;
    uint32_t status_value;
    
    /* å¤ä½æ‰€æœ‰Shellå±‚å­æ¨¡å—ï¼ˆåŸºäºVerilogä½æ˜ å°„ï¼‰*/
    reset_mask = SHELL_RESET_QDMA_SUBSYSTEM |     // ä½0: QDMA
                 SHELL_RESET_RDMA_SUBSYSTEM |     // ä½1: RDMA  
                 SHELL_RESET_CMAC0_COMPLETE |     // ä½4+5: CMAC0+é€‚é…å™¨
                 SHELL_RESET_CMAC1_COMPLETE;      // ä½8+9: CMAC1+é€‚é…å™¨
    
    printf("=== æ‰§è¡ŒShellå±‚ç¡¬ä»¶çº§å®Œæ•´å¤ä½ ===\n");
    if (verbose) {
        printf("å¤ä½æ©ç ï¼š0x%Xï¼ˆæ‰€æœ‰Shellå±‚å­æ¨¡å—ï¼‰\n", reset_mask);
    }
    
    /* æ­¥éª¤1ï¼šæ£€æŸ¥å¤ä½å‰çŠ¶æ€ */
    if (verbose) {
        printf("æ­¥éª¤1ï¼šæ£€æŸ¥å¤ä½å‰çŠ¶æ€...\n");
        ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_STATUS, &status_value);
        if (ret == 0) {
            printf("    ShellçŠ¶æ€å¯„å­˜å™¨ï¼š0x%08X\n", status_value);
        }
    }
    
    /* æ­¥éª¤2ï¼šå†™å…¥å¤ä½å‘½ä»¤ */
    if (verbose) {
        printf("æ­¥éª¤2ï¼šå†™å…¥Shellå±‚å¤ä½å‘½ä»¤...\n");
    }
    
    ret = safe_write32_data(pcie_base, SYSCFG_OFFSET_SHELL_RESET, reset_mask);
    if (ret != 0) {
        fprintf(stderr, "é”™è¯¯ï¼šShellå±‚å¤ä½å‘½ä»¤å†™å…¥å¤±è´¥\n");
        return ret;
    }
    
    /* æ­¥éª¤3ï¼šç­‰å¾…å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤ */
    if (verbose) {
        printf("æ­¥éª¤3ï¼šç­‰å¾…Shellå±‚å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤...\n");
    }
    
    ret = wait_reset_register_autoclear(pcie_base, SYSCFG_OFFSET_SHELL_RESET, 
                                       reset_mask, RESET_REGISTER_TIMEOUT_MS);
    if (ret != 0) {
        fprintf(stderr, "é”™è¯¯ï¼šShellå±‚å¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤å¤±è´¥\n");
        return ret;
    }
    
    /* æ­¥éª¤4ï¼šç­‰å¾…æ‰€æœ‰å­æ¨¡å—ç¨³å®š */
    if (verbose) {
        printf("æ­¥éª¤4ï¼šç­‰å¾…æ‰€æœ‰Shellå±‚å­æ¨¡å—ç¨³å®š...\n");
    }
    usleep(RESET_STABILIZATION_DELAY_US * 2);  // Shellå±‚éœ€è¦æ›´é•¿ç¨³å®šæ—¶é—´
    
    /* æ­¥éª¤5ï¼šéªŒè¯å¤ä½å®ŒæˆçŠ¶æ€ */
    if (verbose) {
        printf("æ­¥éª¤5ï¼šéªŒè¯Shellå±‚å¤ä½å®ŒæˆçŠ¶æ€...\n");
    }
    
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_STATUS, &status_value);
    if (ret == 0) {
        if (verbose) {
            printf("    ShellçŠ¶æ€å¯„å­˜å™¨ï¼š0x%08X\n", status_value);
            printf("    QDMAå­ç³»ç»Ÿï¼š   %s\n", (status_value & 0x01) ? "å®Œæˆ" : "è¿›è¡Œä¸­");
            printf("    RDMAå­ç³»ç»Ÿï¼š   %s\n", (status_value & 0x02) ? "å®Œæˆ" : "è¿›è¡Œä¸­");
            printf("    CMAC0å­ç³»ç»Ÿï¼š  %s\n", (status_value & 0x10) ? "å®Œæˆ" : "è¿›è¡Œä¸­");
            printf("    CMAC0é€‚é…å™¨ï¼š  %s\n", (status_value & 0x20) ? "å®Œæˆ" : "è¿›è¡Œä¸­");
            printf("    CMAC1å­ç³»ç»Ÿï¼š  %s\n", (status_value & 0x100) ? "å®Œæˆ" : "è¿›è¡Œä¸­");
            printf("    CMAC1é€‚é…å™¨ï¼š  %s\n", (status_value & 0x200) ? "å®Œæˆ" : "è¿›è¡Œä¸­");
        }
    }
    
    printf("âœ“ Shellå±‚ç¡¬ä»¶çº§å¤ä½å®Œæˆï¼\n");
    return 0;
}

/**
 * @brief åŸºäºç¡¬ä»¶åˆ†æçš„æ­£ç¡®ç³»ç»Ÿå¤ä½
 * @param pcie_base PCIeåŸºåœ°å€
 * @param verbose è¯¦ç»†è¾“å‡ºæ ‡å¿—
 * @return 0-æˆåŠŸï¼Œè´Ÿæ•°-å¤±è´¥
 */
int perform_system_reset_hardware_correct(uint32_t* pcie_base, int verbose)
{
    int ret;
    uint32_t status_value;
    
    printf("=== æ‰§è¡Œç³»ç»Ÿç¡¬ä»¶çº§å®Œæ•´å¤ä½ ===\n");
    
    /* æ­¥éª¤1ï¼šæ£€æŸ¥å¤ä½å‰çŠ¶æ€ */
    if (verbose) {
        printf("æ­¥éª¤1ï¼šæ£€æŸ¥å¤ä½å‰çŠ¶æ€...\n");
        display_all_reset_status(pcie_base);
    }
    
    /* æ­¥éª¤2ï¼šå†™å…¥ç³»ç»Ÿå¤ä½å‘½ä»¤ */
    if (verbose) {
        printf("æ­¥éª¤2ï¼šå†™å…¥ç³»ç»Ÿå¤ä½å‘½ä»¤...\n");
    }
    
    ret = safe_write32_data(pcie_base, SYSCFG_OFFSET_SYSTEM_RESET, 0x1);
    if (ret != 0) {
        fprintf(stderr, "é”™è¯¯ï¼šç³»ç»Ÿå¤ä½å‘½ä»¤å†™å…¥å¤±è´¥\n");
        return ret;
    }
    
    /* æ­¥éª¤3ï¼šç­‰å¾…ç³»ç»Ÿå¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤ */
    if (verbose) {
        printf("æ­¥éª¤3ï¼šç­‰å¾…ç³»ç»Ÿå¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤...\n");
        printf("    æ³¨æ„ï¼šç³»ç»Ÿå¤ä½ä¼šç­‰å¾…æ‰€æœ‰Shellå’ŒUserå­æ¨¡å—å®Œæˆ\n");
    }
    
    ret = wait_reset_register_autoclear(pcie_base, SYSCFG_OFFSET_SYSTEM_RESET, 
                                       0x1, RESET_REGISTER_TIMEOUT_MS);
    if (ret != 0) {
        fprintf(stderr, "é”™è¯¯ï¼šç³»ç»Ÿå¤ä½å¯„å­˜å™¨è‡ªæ¸…é™¤å¤±è´¥\n");
        return ret;
    }
    
    /* æ­¥éª¤4ï¼šç­‰å¾…ç³»ç»Ÿå®Œå…¨ç¨³å®š */
    if (verbose) {
        printf("æ­¥éª¤4ï¼šç­‰å¾…ç³»ç»Ÿå®Œå…¨ç¨³å®š...\n");
    }
    usleep(RESET_STABILIZATION_DELAY_US * 4);  // ç³»ç»Ÿå¤ä½éœ€è¦æ›´é•¿ç¨³å®šæ—¶é—´
    
    /* æ­¥éª¤5ï¼šéªŒè¯ç³»ç»Ÿå¤ä½å®ŒæˆçŠ¶æ€ */
    if (verbose) {
        printf("æ­¥éª¤5ï¼šéªŒè¯ç³»ç»Ÿå¤ä½å®ŒæˆçŠ¶æ€...\n");
    }
    
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SYSTEM_STATUS, &status_value);
    if (ret == 0) {
        if (verbose) {
            printf("    ç³»ç»ŸçŠ¶æ€å¯„å­˜å™¨ï¼š0x%08X\n", status_value);
            printf("    ç³»ç»Ÿå¤ä½å®Œæˆï¼š%s\n", (status_value & 0x1) ? "æ˜¯" : "å¦");
        }
    }
    
    printf("âœ“ ç³»ç»Ÿç¡¬ä»¶çº§å¤ä½å®Œæˆï¼\n");
    return 0;
}

/**
 * @brief æ™ºèƒ½å¤ä½ç­–ç•¥ - åŸºäºç¡¬ä»¶åˆ†æçš„æœ€ä½³å®è·µ
 * @param pcie_base PCIeåŸºåœ°å€
 * @param port_id ç«¯å£IDï¼ˆ0æˆ–1ï¼Œ-1è¡¨ç¤ºæ‰€æœ‰ç«¯å£ï¼‰
 * @param include_reinit æ˜¯å¦åŒ…å«é‡æ–°åˆå§‹åŒ–
 * @param verbose è¯¦ç»†è¾“å‡ºæ ‡å¿—
 * @return 0-æˆåŠŸï¼Œè´Ÿæ•°-å¤±è´¥
 */
int smart_reset_strategy(uint32_t* pcie_base, int port_id, int include_reinit, int verbose)
{
    int ret;
    
    printf("=== æ™ºèƒ½å¤ä½ç­–ç•¥ï¼ˆåŸºäºç¡¬ä»¶åˆ†æï¼‰===\n");
    
    if (port_id == -1) {
        /* å¤ä½æ‰€æœ‰ç«¯å£ */
        printf("ç›®æ ‡ï¼šå¤ä½æ‰€æœ‰CMACç«¯å£\n");
        
        if (verbose) {
            printf("æ‰§è¡ŒCMACç«¯å£0å¤ä½...\n");
        }
        ret = perform_cmac_reset_hardware_correct(pcie_base, 0, verbose);
        if (ret != 0) {
            fprintf(stderr, "CMACç«¯å£0å¤ä½å¤±è´¥\n");
        }
        
        if (verbose) {
            printf("æ‰§è¡ŒCMACç«¯å£1å¤ä½...\n");
        }
        ret = perform_cmac_reset_hardware_correct(pcie_base, 1, verbose);
        if (ret != 0) {
            fprintf(stderr, "CMACç«¯å£1å¤ä½å¤±è´¥\n");
        }
    } else {
        /* å¤ä½æŒ‡å®šç«¯å£ */
        printf("ç›®æ ‡ï¼šå¤ä½CMACç«¯å£%d\n", port_id);
        ret = perform_cmac_reset_hardware_correct(pcie_base, port_id, verbose);
        if (ret != 0) {
            return ret;
        }
    }
    
    /* å¦‚æœåŒ…å«é‡æ–°åˆå§‹åŒ– */
    if (include_reinit) {
        printf("\n=== æ‰§è¡Œé‡æ–°åˆå§‹åŒ–åºåˆ— ===\n");
        
        if (port_id == -1) {
            /* é‡æ–°åˆå§‹åŒ–æ‰€æœ‰ç«¯å£ */
            if (verbose) printf("é‡æ–°åˆå§‹åŒ–CMACç«¯å£0...\n");
            ret = perform_cmac_reset_with_reinit(pcie_base, 0, 1, verbose);
            if (ret != 0) fprintf(stderr, "CMACç«¯å£0é‡æ–°åˆå§‹åŒ–å¤±è´¥\n");
            
            if (verbose) printf("é‡æ–°åˆå§‹åŒ–CMACç«¯å£1...\n");
            ret = perform_cmac_reset_with_reinit(pcie_base, 1, 1, verbose);  
            if (ret != 0) fprintf(stderr, "CMACç«¯å£1é‡æ–°åˆå§‹åŒ–å¤±è´¥\n");
        } else {
            /* é‡æ–°åˆå§‹åŒ–æŒ‡å®šç«¯å£ */
            if (verbose) printf("é‡æ–°åˆå§‹åŒ–CMACç«¯å£%d...\n", port_id);
            ret = perform_cmac_reset_with_reinit(pcie_base, port_id, 1, verbose);
            if (ret != 0) return ret;
        }
    }
    
    printf("âœ“ æ™ºèƒ½å¤ä½ç­–ç•¥æ‰§è¡Œå®Œæˆï¼\n");
    return 0;
}

/**
 * @brief è¯Šæ–­å¤ä½é—®é¢˜ - è¯¦ç»†çš„ç¡¬ä»¶çŠ¶æ€åˆ†æ
 * @param pcie_base PCIeåŸºåœ°å€
 * @return 0-æˆåŠŸï¼Œè´Ÿæ•°-å¤±è´¥
 */
int diagnose_reset_issues(uint32_t* pcie_base)
{
    uint32_t value;
    int ret;
    
    printf("\n=== RecoNICç¡¬ä»¶å¤ä½è¯Šæ–­ ===\n");
    
    /* æ£€æŸ¥æ‰€æœ‰å¤ä½ç›¸å…³å¯„å­˜å™¨ */
    printf("å¤ä½å¯„å­˜å™¨çŠ¶æ€ï¼ˆåº”è¯¥å…¨ä¸º0ï¼Œå¦‚æœä¸ä¸º0è¯´æ˜å¤ä½æ­£åœ¨è¿›è¡Œï¼‰ï¼š\n");
    
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SYSTEM_RESET, &value);
    printf("  ç³»ç»Ÿå¤ä½å¯„å­˜å™¨[0x%04X]ï¼š0x%08X %s\n", 
           SYSCFG_OFFSET_SYSTEM_RESET, ret ? 0xDEADBEEF : value,
           ret ? "è¯»å–å¤±è´¥" : (value ? "âš å¤ä½è¿›è¡Œä¸­" : "âœ“å·²æ¸…é™¤"));
    
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_RESET, &value);
    printf("  Shellå¤ä½å¯„å­˜å™¨[0x%04X]ï¼š0x%08X %s\n", 
           SYSCFG_OFFSET_SHELL_RESET, ret ? 0xDEADBEEF : value,
           ret ? "è¯»å–å¤±è´¥" : (value ? "âš å¤ä½è¿›è¡Œä¸­" : "âœ“å·²æ¸…é™¤"));
    
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_USER_RESET, &value);
    printf("  ç”¨æˆ·å¤ä½å¯„å­˜å™¨[0x%04X]ï¼š0x%08X %s\n", 
           SYSCFG_OFFSET_USER_RESET, ret ? 0xDEADBEEF : value,
           ret ? "è¯»å–å¤±è´¥" : (value ? "âš å¤ä½è¿›è¡Œä¸­" : "âœ“å·²æ¸…é™¤"));
    
    printf("\nçŠ¶æ€å¯„å­˜å™¨è¯¦ç»†åˆ†æï¼š\n");
    
    /* è¯¦ç»†çš„ShellçŠ¶æ€åˆ†æ */
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_STATUS, &value);
    if (ret == 0) {
        printf("  ShellçŠ¶æ€å¯„å­˜å™¨[0x%04X]ï¼š0x%08X\n", SYSCFG_OFFSET_SHELL_STATUS, value);
        printf("    ä½0 (QDMAå­ç³»ç»Ÿ)ï¼š    %s\n", (value & 0x001) ? "âœ“å®Œæˆ" : "âœ—æœªå®Œæˆ");
        printf("    ä½1 (RDMAå­ç³»ç»Ÿ)ï¼š    %s\n", (value & 0x002) ? "âœ“å®Œæˆ" : "âœ—æœªå®Œæˆ"); 
        printf("    ä½4 (CMAC0å­ç³»ç»Ÿ)ï¼š   %s\n", (value & 0x010) ? "âœ“å®Œæˆ" : "âœ—æœªå®Œæˆ");
        printf("    ä½5 (CMAC0é€‚é…å™¨)ï¼š   %s\n", (value & 0x020) ? "âœ“å®Œæˆ" : "âœ—æœªå®Œæˆ");
        printf("    ä½8 (CMAC1å­ç³»ç»Ÿ)ï¼š   %s\n", (value & 0x100) ? "âœ“å®Œæˆ" : "âœ—æœªå®Œæˆ");
        printf("    ä½9 (CMAC1é€‚é…å™¨)ï¼š   %s\n", (value & 0x200) ? "âœ“å®Œæˆ" : "âœ—æœªå®Œæˆ");
    } else {
        printf("  ShellçŠ¶æ€å¯„å­˜å™¨ï¼šè¯»å–å¤±è´¥\n");
    }
    
    printf("\nç¡¬ä»¶åˆ†æå»ºè®®ï¼š\n");
    
    /* åŸºäºçŠ¶æ€ç»™å‡ºå»ºè®® */
    ret = safe_read32_data(pcie_base, SYSCFG_OFFSET_SHELL_STATUS, &value);
    if (ret == 0) {
        if ((value & 0x030) != 0x030) {  // CMAC0ä¸å®Œæ•´
            printf("  ğŸ”§ CMAC0éœ€è¦å¤ä½ï¼šå­ç³»ç»Ÿå’Œé€‚é…å™¨çŠ¶æ€ä¸å®Œæ•´\n");
        }
        if ((value & 0x300) != 0x300) {  // CMAC1ä¸å®Œæ•´  
            printf("  ğŸ”§ CMAC1éœ€è¦å¤ä½ï¼šå­ç³»ç»Ÿå’Œé€‚é…å™¨çŠ¶æ€ä¸å®Œæ•´\n");
        }
        if ((value & 0x003) != 0x003) {  // QDMA/RDMAä¸å®Œæ•´
            printf("  ğŸ”§ æ•°æ®è·¯å¾„éœ€è¦å¤ä½ï¼šQDMA/RDMAçŠ¶æ€ä¸å®Œæ•´\n");
        }
        if (value == 0x333) {  // æ‰€æœ‰å…³é”®ä½éƒ½æ­£å¸¸
            printf("  âœ“ æ‰€æœ‰Shellå±‚å­æ¨¡å—çŠ¶æ€æ­£å¸¸\n");
        }
    }
    
    printf("================================\n\n");
    return 0;
}