Timing Analyzer report for HDMITest
Sun Dec 29 22:43:05 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 34. Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'
 36. Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; HDMITest                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-8         ;   0.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.716 ; 25.18 MHz  ; 0.000 ; 19.858 ; 50.00      ; 280       ; 141         ;       ;        ;           ;            ; false    ; clk    ; pxlc|altpll_component|auto_generated|pll1|inclk[0] ; { pxlc|altpll_component|auto_generated|pll1|clk[0] } ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3.971  ; 251.83 MHz ; 0.000 ; 1.985  ; 50.00      ; 28        ; 141         ;       ;        ;           ;            ; false    ; clk    ; pxlc|altpll_component|auto_generated|pll1|inclk[0] ; { pxlc|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 230.95 MHz ; 230.95 MHz      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 427.72 MHz ; 427.72 MHz      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.633  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 35.386 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.389 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.732  ; 0.000         ;
; clk                                              ; 9.835  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 19.605 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.633 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.272      ;
; 1.635 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.270      ;
; 1.635 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.270      ;
; 1.636 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.269      ;
; 1.636 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.269      ;
; 1.637 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.268      ;
; 1.642 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.263      ;
; 1.647 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.258      ;
; 1.649 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.256      ;
; 1.650 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.061     ; 2.255      ;
; 1.913 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.159     ; 1.894      ;
; 2.034 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.867      ;
; 2.035 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.866      ;
; 2.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.865      ;
; 2.038 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.863      ;
; 2.041 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.860      ;
; 2.045 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.856      ;
; 2.046 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.855      ;
; 2.047 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.854      ;
; 2.048 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.853      ;
; 2.050 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.065     ; 1.851      ;
; 2.446 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.151     ; 1.369      ;
; 2.523 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.149     ; 1.294      ;
; 2.538 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.153     ; 1.275      ;
; 2.539 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.153     ; 1.274      ;
; 2.552 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.151     ; 1.263      ;
; 2.555 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.151     ; 1.260      ;
; 2.555 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.151     ; 1.260      ;
; 2.654 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.250      ;
; 2.676 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.136      ;
; 2.692 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.120      ;
; 2.694 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.153     ; 1.119      ;
; 2.694 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.118      ;
; 2.695 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.117      ;
; 2.697 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.153     ; 1.116      ;
; 2.697 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.153     ; 1.116      ;
; 2.697 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.115      ;
; 2.698 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.114      ;
; 2.698 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.114      ;
; 2.698 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.114      ;
; 2.698 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.114      ;
; 2.720 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.092      ;
; 2.741 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.071      ;
; 2.743 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.069      ;
; 2.749 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.063      ;
; 2.754 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.058      ;
; 2.777 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.035      ;
; 2.785 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.027      ;
; 2.803 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.154     ; 1.009      ;
; 2.809 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.095      ;
; 2.810 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.094      ;
; 2.811 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.093      ;
; 2.813 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.091      ;
; 2.814 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.090      ;
; 2.815 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.089      ;
; 2.817 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.087      ;
; 2.820 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.084      ;
; 2.827 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.077      ;
; 2.883 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.021      ;
; 2.885 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 1.019      ;
; 2.910 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.994      ;
; 2.911 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.993      ;
; 2.914 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.990      ;
; 2.914 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.990      ;
; 2.915 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.989      ;
; 2.915 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.989      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.916 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.988      ;
; 2.917 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.987      ;
; 2.919 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.985      ;
; 2.945 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.959      ;
; 2.946 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.958      ;
; 2.948 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.956      ;
; 2.948 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.956      ;
; 2.949 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.955      ;
; 2.964 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.940      ;
; 3.077 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.827      ;
; 3.078 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.826      ;
; 3.078 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.826      ;
; 3.079 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.825      ;
; 3.086 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.818      ;
; 3.093 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.811      ;
; 3.176 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.728      ;
; 3.177 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.727      ;
; 3.204 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.700      ;
; 3.208 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.696      ;
; 3.215 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.689      ;
; 3.216 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.688      ;
; 3.216 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.688      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.687      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.687      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.687      ;
; 3.218 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.686      ;
; 3.218 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.686      ;
; 3.218 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.686      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.659      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.659      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.062     ; 0.659      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 35.386 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 4.258      ;
; 35.666 ; HvSync:HVS1|CounterX[11]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.977      ;
; 35.696 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 3.948      ;
; 35.737 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 3.907      ;
; 35.818 ; HvSync:HVS1|CounterY[11]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.825      ;
; 35.826 ; HvSync:HVS1|CounterY[3]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.817      ;
; 35.828 ; HvSync:HVS1|CounterY[10]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.815      ;
; 35.848 ; HvSync:HVS1|CounterY[5]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.795      ;
; 35.906 ; HvSync:HVS1|CounterY[1]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.737      ;
; 35.907 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 3.740      ;
; 35.912 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 3.735      ;
; 35.931 ; HvSync:HVS1|CounterY[4]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.712      ;
; 35.940 ; HvSync:HVS1|CounterX[10]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.703      ;
; 36.044 ; HvSync:HVS1|CounterY[6]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.599      ;
; 36.257 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 3.387      ;
; 36.304 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.059     ; 3.348      ;
; 36.344 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 3.305      ;
; 36.349 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 3.300      ;
; 36.364 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 3.283      ;
; 36.402 ; HvSync:HVS1|CounterX[3]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.241      ;
; 36.427 ; HvSync:HVS1|CounterX[6]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.216      ;
; 36.431 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 3.217      ;
; 36.436 ; HvSync:HVS1|CounterX[1]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.207      ;
; 36.437 ; HvSync:HVS1|CounterY[9]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.206      ;
; 36.438 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 3.210      ;
; 36.460 ; HvSync:HVS1|CounterY[8]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.183      ;
; 36.499 ; HvSync:HVS1|CounterX[7]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.144      ;
; 36.520 ; HvSync:HVS1|CounterX[2]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.123      ;
; 36.531 ; HvSync:HVS1|CounterY[2]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 3.112      ;
; 36.562 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.088      ;
; 36.581 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.071     ; 3.059      ;
; 36.635 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.059     ; 3.017      ;
; 36.668 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.980      ;
; 36.668 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.980      ;
; 36.671 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.977      ;
; 36.671 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.977      ;
; 36.678 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.970      ;
; 36.681 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.967      ;
; 36.690 ; HvSync:HVS1|CounterX[0]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 2.953      ;
; 36.696 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.952      ;
; 36.696 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.952      ;
; 36.698 ; HvSync:HVS1|CounterX[8]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 2.946      ;
; 36.704 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.946      ;
; 36.706 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.942      ;
; 36.706 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.942      ;
; 36.707 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.941      ;
; 36.714 ; HvSync:HVS1|CounterX[9]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 2.930      ;
; 36.715 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.933      ;
; 36.734 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.914      ;
; 36.735 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.913      ;
; 36.735 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.913      ;
; 36.735 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.913      ;
; 36.743 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.905      ;
; 36.745 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.903      ;
; 36.760 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.888      ;
; 36.761 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.887      ;
; 36.769 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.879      ;
; 36.772 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.876      ;
; 36.772 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.876      ;
; 36.773 ; HvSync:HVS1|CounterX[4]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.068     ; 2.870      ;
; 36.782 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.866      ;
; 36.801 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.848      ;
; 36.809 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.839      ;
; 36.809 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.839      ;
; 36.819 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.829      ;
; 36.833 ; HvSync:HVS1|CounterX[5]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 2.811      ;
; 36.879 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.769      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.883 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.765      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.897 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.751      ;
; 36.910 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.740      ;
; 36.912 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.736      ;
; 36.915 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.067     ; 2.729      ;
; 36.915 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.733      ;
; 36.917 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.731      ;
; 36.917 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.731      ;
; 36.917 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.731      ;
; 36.917 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.731      ;
; 36.917 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.063     ; 2.731      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.378 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.598      ;
; 0.394 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.396 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.615      ;
; 0.478 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.697      ;
; 0.481 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.700      ;
; 0.482 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.701      ;
; 0.491 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.710      ;
; 0.511 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.730      ;
; 0.551 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.770      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.774      ;
; 0.566 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.785      ;
; 0.568 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.789      ;
; 0.577 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.796      ;
; 0.585 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.910      ;
; 0.585 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.910      ;
; 0.587 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.912      ;
; 0.588 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.913      ;
; 0.590 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.810      ;
; 0.592 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.592 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.811      ;
; 0.593 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.155      ; 0.919      ;
; 0.593 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.155      ; 0.919      ;
; 0.593 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.918      ;
; 0.593 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.918      ;
; 0.593 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.155      ; 0.920      ;
; 0.594 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.919      ;
; 0.594 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.813      ;
; 0.595 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.920      ;
; 0.597 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.922      ;
; 0.597 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.922      ;
; 0.598 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.923      ;
; 0.598 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.923      ;
; 0.605 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.824      ;
; 0.606 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.931      ;
; 0.607 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.932      ;
; 0.608 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.933      ;
; 0.609 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.934      ;
; 0.621 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.154      ; 0.946      ;
; 0.709 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.928      ;
; 0.714 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.933      ;
; 0.719 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.938      ;
; 0.721 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.940      ;
; 0.722 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.941      ;
; 0.724 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.943      ;
; 0.726 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.945      ;
; 0.727 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.946      ;
; 0.728 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.947      ;
; 0.731 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.950      ;
; 0.777 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.155      ; 1.103      ;
; 0.777 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.155      ; 1.103      ;
; 0.798 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.157      ; 1.126      ;
; 0.798 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.157      ; 1.126      ;
; 0.798 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.157      ; 1.126      ;
; 0.804 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.023      ;
; 0.861 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.158      ; 1.190      ;
; 0.873 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.157      ; 1.201      ;
; 1.423 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.149      ; 1.743      ;
; 1.495 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.711      ;
; 1.497 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.713      ;
; 1.498 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.714      ;
; 1.502 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.718      ;
; 1.503 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.719      ;
; 1.503 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.719      ;
; 1.504 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.720      ;
; 1.507 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.723      ;
; 1.508 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.724      ;
; 1.511 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 1.727      ;
; 1.841 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.061      ;
; 1.842 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.062      ;
; 1.843 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.063      ;
; 1.843 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.063      ;
; 1.846 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.066      ;
; 1.849 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.069      ;
; 1.849 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.069      ;
; 1.851 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.071      ;
; 1.852 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.072      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.389 ; HvSync:HVS1|CounterY[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.609      ;
; 0.418 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|hSync                                            ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.535 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|hSync                                            ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.538 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.756      ;
; 0.550 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.552 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.772      ;
; 0.554 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.555 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.773      ;
; 0.555 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.569 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.789      ;
; 0.569 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.575 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.578 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.582 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.588 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.590 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.809      ;
; 0.595 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.814      ;
; 0.687 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.689 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.908      ;
; 0.690 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.910      ;
; 0.692 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.911      ;
; 0.693 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.913      ;
; 0.704 ; pixRd.0011                                                   ; blue[0]                                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.924      ;
; 0.776 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.995      ;
; 0.779 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.998      ;
; 0.792 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.011      ;
; 0.824 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.044      ;
; 0.827 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.827 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.045      ;
; 0.839 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.059      ;
; 0.843 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.845 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.845 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.065      ;
; 0.845 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.847 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.067      ;
; 0.847 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.854 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.858 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.858 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.860 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.862 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.862 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.082      ;
; 0.863 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.083      ;
; 0.865 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.086      ;
; 0.868 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.088      ;
; 0.869 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.089      ;
; 0.869 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.869 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.871 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.090      ;
; 0.877 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.884 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.103      ;
; 0.886 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.105      ;
; 0.891 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.111      ;
; 0.893 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.113      ;
; 0.895 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.115      ;
; 0.897 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.115      ;
; 0.899 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.117      ;
; 0.934 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.154      ;
; 0.936 ; HvSync:HVS1|vSync                                            ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.158      ;
; 0.937 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.155      ;
; 0.937 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.156      ;
; 0.953 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.955 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.175      ;
; 0.955 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.957 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.957 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.957 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.177      ;
; 0.957 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.958 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.177      ;
; 0.959 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.964 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.184      ;
; 0.964 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.184      ;
; 0.967 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.185      ;
; 0.967 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.186      ;
; 0.970 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.970 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.192      ;
; 0.972 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.973 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.193      ;
; 0.974 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.974 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.194      ;
; 0.975 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.195      ;
; 0.976 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 260.48 MHz ; 260.48 MHz      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 484.73 MHz ; 484.73 MHz      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.908  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 35.877 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.347 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.729  ; 0.000         ;
; clk                                              ; 9.818  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 19.601 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.908 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 2.004      ;
; 1.908 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 2.004      ;
; 1.909 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 2.003      ;
; 1.909 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 2.003      ;
; 1.910 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 2.002      ;
; 1.911 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 2.001      ;
; 1.914 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.998      ;
; 1.915 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.997      ;
; 1.917 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.995      ;
; 1.918 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 1.994      ;
; 2.132 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.142     ; 1.692      ;
; 2.240 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.668      ;
; 2.240 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.668      ;
; 2.240 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.668      ;
; 2.244 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.664      ;
; 2.245 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.663      ;
; 2.246 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.662      ;
; 2.247 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.661      ;
; 2.248 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.660      ;
; 2.249 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.659      ;
; 2.251 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.058     ; 1.657      ;
; 2.608 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.134     ; 1.224      ;
; 2.682 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.132     ; 1.152      ;
; 2.692 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.134     ; 1.140      ;
; 2.696 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.134     ; 1.136      ;
; 2.696 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.134     ; 1.136      ;
; 2.704 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 1.126      ;
; 2.705 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 1.125      ;
; 2.805 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 1.106      ;
; 2.826 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 1.003      ;
; 2.835 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.995      ;
; 2.836 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.994      ;
; 2.836 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.994      ;
; 2.836 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.993      ;
; 2.837 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.992      ;
; 2.841 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.988      ;
; 2.842 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.987      ;
; 2.843 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.986      ;
; 2.844 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.985      ;
; 2.846 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.983      ;
; 2.846 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.983      ;
; 2.865 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.964      ;
; 2.882 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.948      ;
; 2.885 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.945      ;
; 2.893 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.937      ;
; 2.898 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.136     ; 0.932      ;
; 2.913 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.916      ;
; 2.919 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.910      ;
; 2.936 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.137     ; 0.893      ;
; 2.940 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.971      ;
; 2.942 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.969      ;
; 2.942 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.969      ;
; 2.944 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.967      ;
; 2.945 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.966      ;
; 2.946 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.965      ;
; 2.949 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.962      ;
; 2.951 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.960      ;
; 2.959 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.952      ;
; 3.008 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.903      ;
; 3.008 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.903      ;
; 3.031 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.881      ;
; 3.032 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.880      ;
; 3.033 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.878      ;
; 3.035 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.876      ;
; 3.035 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.877      ;
; 3.035 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.876      ;
; 3.035 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.876      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.875      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.876      ;
; 3.036 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.875      ;
; 3.038 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.874      ;
; 3.039 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.873      ;
; 3.054 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.857      ;
; 3.056 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.855      ;
; 3.057 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.854      ;
; 3.057 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.854      ;
; 3.061 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.850      ;
; 3.077 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.834      ;
; 3.173 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.739      ;
; 3.175 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.737      ;
; 3.175 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.054     ; 0.737      ;
; 3.175 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.736      ;
; 3.180 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.731      ;
; 3.187 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.724      ;
; 3.256 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.655      ;
; 3.258 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.653      ;
; 3.282 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.629      ;
; 3.295 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.616      ;
; 3.300 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.611      ;
; 3.301 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.610      ;
; 3.301 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.610      ;
; 3.302 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.609      ;
; 3.302 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.609      ;
; 3.302 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.609      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.608      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.608      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.608      ;
; 3.328 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.583      ;
; 3.328 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.583      ;
; 3.328 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.055     ; 0.583      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 35.877 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.773      ;
; 36.076 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.574      ;
; 36.078 ; HvSync:HVS1|CounterX[11]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 3.571      ;
; 36.179 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.471      ;
; 36.222 ; HvSync:HVS1|CounterY[11]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.428      ;
; 36.236 ; HvSync:HVS1|CounterY[10]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.414      ;
; 36.243 ; HvSync:HVS1|CounterY[3]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.407      ;
; 36.292 ; HvSync:HVS1|CounterY[5]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.358      ;
; 36.305 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 3.349      ;
; 36.309 ; HvSync:HVS1|CounterY[1]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.341      ;
; 36.312 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 3.342      ;
; 36.327 ; HvSync:HVS1|CounterX[10]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 3.322      ;
; 36.329 ; HvSync:HVS1|CounterY[4]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.321      ;
; 36.436 ; HvSync:HVS1|CounterY[6]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.214      ;
; 36.634 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 3.016      ;
; 36.694 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.052     ; 2.965      ;
; 36.717 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.057     ; 2.937      ;
; 36.724 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.932      ;
; 36.731 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.925      ;
; 36.734 ; HvSync:HVS1|CounterX[3]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.915      ;
; 36.768 ; HvSync:HVS1|CounterX[1]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.881      ;
; 36.772 ; HvSync:HVS1|CounterY[9]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.878      ;
; 36.791 ; HvSync:HVS1|CounterX[6]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.858      ;
; 36.803 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.852      ;
; 36.808 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.847      ;
; 36.826 ; HvSync:HVS1|CounterX[7]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.823      ;
; 36.834 ; HvSync:HVS1|CounterY[8]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.816      ;
; 36.837 ; HvSync:HVS1|CounterX[2]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.812      ;
; 36.848 ; HvSync:HVS1|CounterY[2]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.802      ;
; 36.895 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.064     ; 2.752      ;
; 36.920 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.736      ;
; 36.956 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.052     ; 2.703      ;
; 36.978 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.678      ;
; 36.979 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.677      ;
; 36.985 ; HvSync:HVS1|CounterX[9]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.665      ;
; 36.985 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.671      ;
; 36.986 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.670      ;
; 36.988 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.668      ;
; 36.993 ; HvSync:HVS1|CounterX[0]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.656      ;
; 36.995 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.661      ;
; 37.005 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.651      ;
; 37.006 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.650      ;
; 37.011 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.645      ;
; 37.012 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.644      ;
; 37.015 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.641      ;
; 37.021 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.635      ;
; 37.027 ; HvSync:HVS1|CounterX[8]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.623      ;
; 37.041 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.615      ;
; 37.048 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.608      ;
; 37.049 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.607      ;
; 37.056 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.600      ;
; 37.069 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.587      ;
; 37.070 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.586      ;
; 37.070 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.586      ;
; 37.071 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.585      ;
; 37.072 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.584      ;
; 37.073 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.583      ;
; 37.079 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.577      ;
; 37.080 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.576      ;
; 37.082 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.574      ;
; 37.086 ; HvSync:HVS1|CounterX[4]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.062     ; 2.563      ;
; 37.112 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.544      ;
; 37.113 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.543      ;
; 37.122 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.534      ;
; 37.136 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.520      ;
; 37.137 ; HvSync:HVS1|CounterX[5]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.061     ; 2.513      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.160 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.495      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.162 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.493      ;
; 37.194 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.055     ; 2.462      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
; 37.196 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.056     ; 2.459      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.543      ;
; 0.350 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.549      ;
; 0.351 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.550      ;
; 0.431 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.630      ;
; 0.435 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.633      ;
; 0.435 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.633      ;
; 0.435 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.634      ;
; 0.436 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.634      ;
; 0.476 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.675      ;
; 0.495 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.694      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.698      ;
; 0.509 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.710      ;
; 0.518 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.717      ;
; 0.530 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.728      ;
; 0.531 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.730      ;
; 0.533 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.731      ;
; 0.533 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.733      ;
; 0.536 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.830      ;
; 0.536 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.830      ;
; 0.536 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.735      ;
; 0.538 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.832      ;
; 0.539 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.136      ; 0.833      ;
; 0.540 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.138      ; 0.836      ;
; 0.540 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.138      ; 0.836      ;
; 0.540 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.138      ; 0.836      ;
; 0.541 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.836      ;
; 0.542 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.837      ;
; 0.543 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.838      ;
; 0.543 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.838      ;
; 0.544 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.839      ;
; 0.544 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.839      ;
; 0.545 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.840      ;
; 0.548 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.843      ;
; 0.552 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.847      ;
; 0.552 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.847      ;
; 0.553 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.848      ;
; 0.565 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.860      ;
; 0.574 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.137      ; 0.869      ;
; 0.637 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.836      ;
; 0.640 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.839      ;
; 0.640 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.839      ;
; 0.641 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.840      ;
; 0.642 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.841      ;
; 0.644 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.843      ;
; 0.644 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.843      ;
; 0.645 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.844      ;
; 0.654 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.853      ;
; 0.658 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.857      ;
; 0.710 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.138      ; 1.006      ;
; 0.711 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.138      ; 1.007      ;
; 0.723 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.922      ;
; 0.731 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.139      ; 1.028      ;
; 0.731 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.139      ; 1.028      ;
; 0.731 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.139      ; 1.028      ;
; 0.794 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.142      ; 1.094      ;
; 0.795 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.139      ; 1.092      ;
; 1.323 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.131      ; 1.612      ;
; 1.362 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.557      ;
; 1.362 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.557      ;
; 1.362 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.557      ;
; 1.363 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.558      ;
; 1.364 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.559      ;
; 1.369 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.564      ;
; 1.371 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.566      ;
; 1.372 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.567      ;
; 1.373 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.568      ;
; 1.375 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.570      ;
; 1.679 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.879      ;
; 1.680 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.880      ;
; 1.681 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.881      ;
; 1.682 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.882      ;
; 1.685 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.885      ;
; 1.686 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.886      ;
; 1.686 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.886      ;
; 1.688 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.888      ;
; 1.696 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 1.896      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.347 ; HvSync:HVS1|CounterY[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.376 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|hSync                                            ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.475 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|hSync                                            ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.482 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.494 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.511 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.527 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.726      ;
; 0.530 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.534 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.733      ;
; 0.624 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.823      ;
; 0.627 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.826      ;
; 0.630 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.829      ;
; 0.631 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.831      ;
; 0.634 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.833      ;
; 0.652 ; pixRd.0011                                                   ; blue[0]                                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.853      ;
; 0.700 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.899      ;
; 0.703 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.902      ;
; 0.713 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.912      ;
; 0.739 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.742 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.941      ;
; 0.744 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.746 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.946      ;
; 0.751 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.756 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.764 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.766 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.771 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.971      ;
; 0.773 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.973      ;
; 0.775 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.974      ;
; 0.781 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.980      ;
; 0.783 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.982      ;
; 0.786 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.786 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.985      ;
; 0.788 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.987      ;
; 0.789 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.989      ;
; 0.791 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.990      ;
; 0.796 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.996      ;
; 0.798 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.997      ;
; 0.799 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.828 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.028      ;
; 0.831 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.030      ;
; 0.831 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.030      ;
; 0.845 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.851 ; HvSync:HVS1|vSync                                            ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.052      ;
; 0.851 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.051      ;
; 0.853 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.053      ;
; 0.854 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.854 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.856 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.057      ;
; 0.862 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.864 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.867 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.066      ;
; 0.869 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.869 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.068      ;
; 0.870 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.069      ;
; 0.871 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.872 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.071      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 2.560  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 37.222 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.204 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.766  ; 0.000         ;
; clk                                              ; 9.587  ; 0.000         ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 19.639 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.560 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.362      ;
; 2.561 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.361      ;
; 2.563 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.359      ;
; 2.565 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.357      ;
; 2.566 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.356      ;
; 2.568 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.354      ;
; 2.571 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.351      ;
; 2.574 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.348      ;
; 2.575 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.347      ;
; 2.576 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 1.346      ;
; 2.733 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.098     ; 1.127      ;
; 2.804 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.115      ;
; 2.806 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.113      ;
; 2.808 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.111      ;
; 2.810 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.109      ;
; 2.811 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.108      ;
; 2.812 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.107      ;
; 2.812 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.107      ;
; 2.814 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.105      ;
; 2.814 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.105      ;
; 2.815 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.039     ; 1.104      ;
; 3.074 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.090     ; 0.794      ;
; 3.117 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.089     ; 0.752      ;
; 3.139 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.090     ; 0.729      ;
; 3.139 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.090     ; 0.729      ;
; 3.139 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.090     ; 0.729      ;
; 3.148 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.718      ;
; 3.150 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.716      ;
; 3.217 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.705      ;
; 3.234 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.631      ;
; 3.244 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.621      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.621      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.620      ;
; 3.245 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.620      ;
; 3.246 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.620      ;
; 3.246 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.620      ;
; 3.246 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.619      ;
; 3.246 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.619      ;
; 3.248 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.617      ;
; 3.248 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.617      ;
; 3.249 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.616      ;
; 3.259 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.606      ;
; 3.270 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.596      ;
; 3.272 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.594      ;
; 3.276 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.590      ;
; 3.279 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.092     ; 0.587      ;
; 3.284 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.581      ;
; 3.293 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.572      ;
; 3.300 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.093     ; 0.565      ;
; 3.302 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.620      ;
; 3.303 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.619      ;
; 3.306 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.616      ;
; 3.307 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.615      ;
; 3.308 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.614      ;
; 3.311 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.611      ;
; 3.312 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.610      ;
; 3.314 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.608      ;
; 3.318 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.604      ;
; 3.350 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.571      ;
; 3.358 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.564      ;
; 3.378 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.544      ;
; 3.378 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.544      ;
; 3.378 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.543      ;
; 3.379 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.542      ;
; 3.379 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.543      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.542      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.542      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.380 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.541      ;
; 3.382 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.540      ;
; 3.395 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.527      ;
; 3.396 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.526      ;
; 3.396 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.526      ;
; 3.396 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.526      ;
; 3.397 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.525      ;
; 3.404 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.518      ;
; 3.467 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.454      ;
; 3.473 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.449      ;
; 3.475 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.447      ;
; 3.476 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.445      ;
; 3.477 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.445      ;
; 3.488 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.434      ;
; 3.526 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.396      ;
; 3.528 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.394      ;
; 3.545 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.377      ;
; 3.547 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.374      ;
; 3.547 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.375      ;
; 3.548 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.373      ;
; 3.548 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.373      ;
; 3.548 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.373      ;
; 3.548 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.373      ;
; 3.548 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.373      ;
; 3.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.372      ;
; 3.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.372      ;
; 3.549 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.037     ; 0.372      ;
; 3.563 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.359      ;
; 3.563 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.359      ;
; 3.563 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 3.971        ; -0.036     ; 0.359      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 37.222 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 2.438      ;
; 37.413 ; HvSync:HVS1|CounterX[11]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 2.247      ;
; 37.416 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 2.244      ;
; 37.420 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 2.240      ;
; 37.466 ; HvSync:HVS1|CounterY[3]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.195      ;
; 37.486 ; HvSync:HVS1|CounterY[5]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.175      ;
; 37.494 ; HvSync:HVS1|CounterY[11]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.167      ;
; 37.500 ; HvSync:HVS1|CounterY[10]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.161      ;
; 37.554 ; HvSync:HVS1|CounterX[10]                                     ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 2.106      ;
; 37.561 ; HvSync:HVS1|CounterY[1]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.100      ;
; 37.568 ; HvSync:HVS1|CounterY[4]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.093      ;
; 37.619 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 2.045      ;
; 37.623 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 2.041      ;
; 37.632 ; HvSync:HVS1|CounterY[6]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 2.029      ;
; 37.704 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.956      ;
; 37.795 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.034     ; 1.874      ;
; 37.795 ; HvSync:HVS1|CounterX[3]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.865      ;
; 37.813 ; HvSync:HVS1|CounterX[1]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.847      ;
; 37.819 ; HvSync:HVS1|CounterX[6]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.841      ;
; 37.830 ; HvSync:HVS1|CounterY[8]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 1.831      ;
; 37.834 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.036     ; 1.833      ;
; 37.838 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.036     ; 1.829      ;
; 37.843 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.045     ; 1.815      ;
; 37.850 ; HvSync:HVS1|CounterX[7]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.810      ;
; 37.856 ; HvSync:HVS1|CounterY[9]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 1.805      ;
; 37.866 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.039     ; 1.798      ;
; 37.868 ; HvSync:HVS1|CounterX[2]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.792      ;
; 37.892 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.774      ;
; 37.896 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.770      ;
; 37.911 ; HvSync:HVS1|CounterY[2]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 1.750      ;
; 37.940 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.726      ;
; 37.941 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.725      ;
; 37.951 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.715      ;
; 37.951 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.715      ;
; 37.962 ; HvSync:HVS1|CounterX[0]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.698      ;
; 37.982 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.684      ;
; 37.983 ; HvSync:HVS1|CounterX[8]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 1.679      ;
; 37.983 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.683      ;
; 37.987 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.034     ; 1.682      ;
; 37.992 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.674      ;
; 37.993 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.673      ;
; 37.993 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.673      ;
; 37.999 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.667      ;
; 38.000 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.666      ;
; 38.003 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.663      ;
; 38.004 ; HvSync:HVS1|CounterX[4]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.043     ; 1.656      ;
; 38.005 ; HvSync:HVS1|CounterX[9]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 1.657      ;
; 38.007 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.659      ;
; 38.008 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.658      ;
; 38.010 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.656      ;
; 38.018 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.648      ;
; 38.030 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.636      ;
; 38.031 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.635      ;
; 38.041 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.625      ;
; 38.044 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.622      ;
; 38.045 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.621      ;
; 38.048 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.618      ;
; 38.048 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.618      ;
; 38.049 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.617      ;
; 38.055 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.611      ;
; 38.058 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.608      ;
; 38.063 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.603      ;
; 38.064 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.602      ;
; 38.066 ; HvSync:HVS1|CounterX[5]                                      ; pixRd.0011                                                   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.041     ; 1.596      ;
; 38.070 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.042     ; 1.591      ;
; 38.074 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.592      ;
; 38.081 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.036     ; 1.586      ;
; 38.084 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.582      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.103 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.562      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.121 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.544      ;
; 38.126 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.540      ;
; 38.134 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.532      ;
; 38.136 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.037     ; 1.530      ;
; 38.143 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.522      ;
; 38.143 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.522      ;
; 38.143 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.522      ;
; 38.143 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.522      ;
; 38.143 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 39.716       ; -0.038     ; 1.522      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                               ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.203 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.323      ;
; 0.209 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.331      ;
; 0.252 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.263 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.290 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.481      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.483      ;
; 0.293 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[8]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.484      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.484      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[4] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.486      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.092      ; 0.485      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[8] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.486      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]           ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.489      ;
; 0.298 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.489      ;
; 0.298 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.489      ;
; 0.298 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.489      ;
; 0.299 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[2] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.490      ;
; 0.301 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.492      ;
; 0.301 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.492      ;
; 0.301 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.492      ;
; 0.301 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.492      ;
; 0.301 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.492      ;
; 0.302 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.493      ;
; 0.304 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.495      ;
; 0.304 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1] ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.496      ;
; 0.305 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[3]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.431      ;
; 0.316 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9]          ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[0]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.326 ; CreateHDMIOutputs:CHIO1|TMDS_mod10[2]                 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load      ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.363 ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]            ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.484      ;
; 0.378 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[0]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.499      ;
; 0.383 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[4]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[2]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.505      ;
; 0.384 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[7]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.505      ;
; 0.388 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[8]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.509      ;
; 0.388 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[6]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[1]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.510      ;
; 0.392 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[5]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.513      ;
; 0.393 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[9]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.514      ;
; 0.394 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.585      ;
; 0.396 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[3] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.093      ; 0.587      ;
; 0.412 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.095      ; 0.605      ;
; 0.412 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.095      ; 0.605      ;
; 0.412 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.095      ; 0.605      ;
; 0.434 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_blueI[3]  ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.555      ;
; 0.443 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9] ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.097      ; 0.638      ;
; 0.454 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[0] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.095      ; 0.647      ;
; 0.775 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7] ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; -0.006       ; 0.087      ; 0.960      ;
; 0.822 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[5] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.939      ;
; 0.822 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[8] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.939      ;
; 0.823 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[7] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.940      ;
; 0.824 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.941      ;
; 0.825 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.942      ;
; 0.825 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[3] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.942      ;
; 0.826 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[6] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.943      ;
; 0.828 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[4] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.945      ;
; 0.830 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[9] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.947      ;
; 0.831 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_greenI[2] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 0.948      ;
; 1.021 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[0]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.142      ;
; 1.022 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[1]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.143      ;
; 1.023 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[6]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.144      ;
; 1.025 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[5]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.146      ;
; 1.028 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[2]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.149      ;
; 1.029 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[7]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.150      ;
; 1.029 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[4]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.150      ;
; 1.031 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[9]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.152      ;
; 1.033 ; CreateHDMIOutputs:CHIO1|TMDS_shift_load               ; CreateHDMIOutputs:CHIO1|TMDS_shift_redI[3]   ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.154      ;
+-------+-------------------------------------------------------+----------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxlc|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.204 ; HvSync:HVS1|CounterY[11]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.220 ; HvSync:HVS1|CounterX[9]                                      ; HvSync:HVS1|hSync                                            ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.288 ; HvSync:HVS1|CounterX[8]                                      ; HvSync:HVS1|hSync                                            ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.409      ;
; 0.290 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.304 ; HvSync:HVS1|CounterX[11]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.318 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; blue[0]                                                      ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|TMDS[7]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.354 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.360 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.481      ;
; 0.363 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.364 ; pixRd.0011                                                   ; blue[0]                                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.487      ;
; 0.365 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.486      ;
; 0.406 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[1]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.527      ;
; 0.407 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[2]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.528      ;
; 0.414 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[6]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.535      ;
; 0.442 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.444 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.453 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[2]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[9]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; HvSync:HVS1|CounterY[10]                                     ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; HvSync:HVS1|CounterX[10]                                     ; HvSync:HVS1|CounterX[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[1]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; HvSync:HVS1|CounterX[3]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; HvSync:HVS1|CounterY[6]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.472 ; HvSync:HVS1|CounterX[2]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; HvSync:HVS1|CounterX[4]                                      ; HvSync:HVS1|CounterX[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.479 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.599      ;
; 0.482 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.483 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.484 ; HvSync:HVS1|CounterY[0]                                      ; HvSync:HVS1|CounterY[0]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.605      ;
; 0.485 ; HvSync:HVS1|vSync                                            ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|TMDS[9]        ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.609      ;
; 0.486 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.486 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.489 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.610      ;
; 0.505 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.514 ; HvSync:HVS1|CounterY[5]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.516 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.518 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; HvSync:HVS1|CounterX[1]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[1] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[2] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; HvSync:HVS1|CounterX[7]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; HvSync:HVS1|CounterY[7]                                      ; HvSync:HVS1|CounterY[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; HvSync:HVS1|CounterY[1]                                      ; HvSync:HVS1|CounterY[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; HvSync:HVS1|CounterY[3]                                      ; HvSync:HVS1|CounterY[6]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[3]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.524 ; HvSync:HVS1|CounterX[0]                                      ; HvSync:HVS1|CounterX[4]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_R|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[0] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.529 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[7]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_G|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[2] ; CreateHDMIOutputs:CHIO1|TMDS_encoder:encode_B|balance_acc[3] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.530 ; HvSync:HVS1|CounterY[8]                                      ; HvSync:HVS1|CounterY[11]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; HvSync:HVS1|CounterY[4]                                      ; HvSync:HVS1|CounterY[8]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; HvSync:HVS1|CounterY[2]                                      ; HvSync:HVS1|CounterY[5]                                      ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; HvSync:HVS1|CounterX[6]                                      ; HvSync:HVS1|CounterX[10]                                     ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; HvSync:HVS1|CounterY[9]                                      ; HvSync:HVS1|DrawArea                                         ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.645      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                             ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 1.633  ; 0.187 ; N/A      ; N/A     ; 1.729               ;
;  clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pxlc|altpll_component|auto_generated|pll1|clk[0] ; 35.386 ; 0.204 ; N/A      ; N/A     ; 19.601              ;
;  pxlc|altpll_component|auto_generated|pll1|clk[1] ; 1.633  ; 0.187 ; N/A      ; N/A     ; 1.729               ;
; Design-wide TNS                                   ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pxlc|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pxlc|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TMDSp[0]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSp[1]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSp[2]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn[0]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn[1]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn[2]      ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSp_clock   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; TMDSn_clock   ; LVDS         ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; 100 Ohm            ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dip[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dip[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDSp[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.432 V                      ; -0.432 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.8e-10 s                   ; 3.81e-10 s                  ; Yes                        ; Yes                        ; 0.432 V                     ; -0.432 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.8e-10 s                  ; 3.81e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDSp[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.376 V                      ; -0.376 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.85e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 0.376 V                     ; -0.376 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.85e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TMDSp[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[0]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[1]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn[2]      ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSp_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; TMDSn_clock   ; LVDS         ; 0 s                 ; 0 s                 ; 0.526 V                      ; -0.526 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.81e-10 s                  ; 3.83e-10 s                  ; Yes                        ; Yes                        ; 0.526 V                     ; -0.526 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.81e-10 s                 ; 3.83e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 668      ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 28       ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; 668      ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 28       ; 0        ; 0        ; 0        ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; 73       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; clk                                              ; clk                                              ; Base      ; Constrained ;
; pxlc|altpll_component|auto_generated|pll1|clk[0] ; pxlc|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pxlc|altpll_component|auto_generated|pll1|clk[1] ; pxlc|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDSn[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; TMDSn[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSn_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDSp_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 29 22:43:03 2019
Info: Command: quartus_sta HDMITest -c HDMITest
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'HDMITest.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pxlc|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 280 -multiply_by 141 -duty_cycle 50.00 -name {pxlc|altpll_component|auto_generated|pll1|clk[0]} {pxlc|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pxlc|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 28 -multiply_by 141 -duty_cycle 50.00 -name {pxlc|altpll_component|auto_generated|pll1|clk[1]} {pxlc|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.633               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.386               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.389               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.732               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.835               0.000 clk 
    Info (332119):    19.605               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.908               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    35.877               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.347               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.729               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.818               0.000 clk 
    Info (332119):    19.601               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.560               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.222               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.204               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.766               0.000 pxlc|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.587               0.000 clk 
    Info (332119):    19.639               0.000 pxlc|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Sun Dec 29 22:43:04 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


