

================================================================
== Vivado HLS Report for 'erase_1'
================================================================
* Date:           Thu May 23 17:57:01 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lr_standaloneHLS
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.799|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|        19|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (tmp_41)
	9  / (!tmp_41)
4 --> 
	5  / (tmp_50)
	9  / (!tmp_50)
5 --> 
	6  / (tmp_59)
	9  / (!tmp_59)
6 --> 
	7  / (tmp_6)
	9  / (!tmp_6)
7 --> 
	8  / (!tmp_i)
	9  / (tmp_i)
8 --> 
	9  / true
9 --> 
	10  / (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)
	2  / (!tmp_7) | (tmp1_i) | (tmp_i) | (!tmp_6) | (!tmp_59) | (!tmp_50) | (!tmp_41)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%value_barrel_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_barrel_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 28 'read' 'value_barrel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%value_psModule_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %value_psModule_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 29 'read' 'value_psModule_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%value_layerId_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %value_layerId_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 30 'read' 'value_layerId_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%value_z_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %value_z_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 31 'read' 'value_z_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%value_phi_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %value_phi_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 32 'read' 'value_phi_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%value_r_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %value_r_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 33 'read' 'value_r_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arrayHLS_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %arrayHLS_Stub_size_read)" [lr_standaloneHLS/.settings/LRutilityHLS.h:92]   --->   Operation 34 'read' 'arrayHLS_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%value_r_read_to_int = bitcast float %value_r_read_1 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 35 'bitcast' 'value_r_read_to_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_132 = trunc i32 %value_r_read_to_int to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 36 'trunc' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.11ns)   --->   "%notrhs2 = icmp eq i23 %tmp_132, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 37 'icmp' 'notrhs2' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%value_phi_read_to_i = bitcast float %value_phi_read_1 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 38 'bitcast' 'value_phi_read_to_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_133 = trunc i32 %value_phi_read_to_i to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 39 'trunc' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.11ns)   --->   "%notrhs6 = icmp eq i23 %tmp_133, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 40 'icmp' 'notrhs6' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%value_z_read_to_int = bitcast float %value_z_read_1 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 41 'bitcast' 'value_z_read_to_int' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i32 %value_z_read_to_int to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 42 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.11ns)   --->   "%notrhs3 = icmp eq i23 %tmp_134, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 43 'icmp' 'notrhs3' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.83ns)   --->   "br label %1" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %0 ], [ %i, %.loopexit ]"   --->   Operation 45 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.14ns)   --->   "%exitcond = icmp eq i32 %j, %arrayHLS_size_read" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 46 'icmp' 'exitcond' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%i = add i32 %j, 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %2" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %j to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 49 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_ad = getelementptr [10 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 50 'getelementptr' 'arrayHLS_data_r_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.69ns)   --->   "%arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 51 'load' 'arrayHLS_data_r_lo' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_r_read_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 52 'partselect' 'tmp_35' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.78ns)   --->   "%notlhs1 = icmp ne i8 %tmp_35, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 53 'icmp' 'notlhs1' <Predicate = (!exitcond)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.48ns)   --->   "%arrayHLS_size_write = add i32 %arrayHLS_size_read, -1" [lr_standaloneHLS/.settings/LRutilityHLS.h:100]   --->   Operation 54 'add' 'arrayHLS_size_write' <Predicate = (exitcond)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret i32 %arrayHLS_size_write" [lr_standaloneHLS/.settings/LRutilityHLS.h:101]   --->   Operation 55 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.51>
ST_3 : Operation 56 [1/2] (0.69ns)   --->   "%arrayHLS_data_r_lo = load float* %arrayHLS_data_r_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 56 'load' 'arrayHLS_data_r_lo' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_lo_1 = bitcast float %arrayHLS_data_r_lo to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 57 'bitcast' 'arrayHLS_data_r_lo_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_r_lo_1, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 58 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i32 %arrayHLS_data_r_lo_1 to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 59 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.78ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 60 'icmp' 'notlhs' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.11ns)   --->   "%notrhs = icmp eq i23 %tmp_135, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 61 'icmp' 'notrhs' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_37 = or i1 %notrhs, %notlhs" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 62 'or' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_38 = or i1 %notrhs2, %notlhs1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 63 'or' 'tmp_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node tmp_41)   --->   "%tmp_39 = and i1 %tmp_37, %tmp_38" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 64 'and' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (3.47ns)   --->   "%tmp_40 = fcmp oeq float %arrayHLS_data_r_lo, %value_r_read_1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 65 'fcmp' 'tmp_40' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_41 = and i1 %tmp_39, %tmp_40" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 66 'and' 'tmp_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp_41, label %3, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_s = getelementptr [10 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 68 'getelementptr' 'arrayHLS_data_phi_s' <Predicate = (tmp_41)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (0.69ns)   --->   "%arrayHLS_data_phi_1 = load float* %arrayHLS_data_phi_s, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 69 'load' 'arrayHLS_data_phi_1' <Predicate = (tmp_41)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_phi_read_to_i, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 70 'partselect' 'tmp_44' <Predicate = (tmp_41)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.78ns)   --->   "%notlhs5 = icmp ne i8 %tmp_44, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 71 'icmp' 'notlhs5' <Predicate = (tmp_41)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.51>
ST_4 : Operation 72 [1/2] (0.69ns)   --->   "%arrayHLS_data_phi_1 = load float* %arrayHLS_data_phi_s, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 72 'load' 'arrayHLS_data_phi_1' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_2 = bitcast float %arrayHLS_data_phi_1 to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 73 'bitcast' 'arrayHLS_data_phi_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_phi_2, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 74 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i32 %arrayHLS_data_phi_2 to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 75 'trunc' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.78ns)   --->   "%notlhs3 = icmp ne i8 %tmp_42, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 76 'icmp' 'notlhs3' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.11ns)   --->   "%notrhs4 = icmp eq i23 %tmp_136, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 77 'icmp' 'notrhs4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_46 = or i1 %notrhs4, %notlhs3" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 78 'or' 'tmp_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_47 = or i1 %notrhs6, %notlhs5" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 79 'or' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_48 = and i1 %tmp_46, %tmp_47" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 80 'and' 'tmp_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (3.47ns)   --->   "%tmp_49 = fcmp oeq float %arrayHLS_data_phi_1, %value_phi_read_1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 81 'fcmp' 'tmp_49' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_50 = and i1 %tmp_48, %tmp_49" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 82 'and' 'tmp_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %tmp_50, label %4, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_ad = getelementptr [10 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 84 'getelementptr' 'arrayHLS_data_z_ad' <Predicate = (tmp_50)> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (0.69ns)   --->   "%arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 85 'load' 'arrayHLS_data_z_lo' <Predicate = (tmp_50)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %value_z_read_to_int, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 86 'partselect' 'tmp_53' <Predicate = (tmp_50)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.78ns)   --->   "%notlhs9 = icmp ne i8 %tmp_53, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 87 'icmp' 'notlhs9' <Predicate = (tmp_50)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.51>
ST_5 : Operation 88 [1/2] (0.69ns)   --->   "%arrayHLS_data_z_lo = load float* %arrayHLS_data_z_ad, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 88 'load' 'arrayHLS_data_z_lo' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_lo_1 = bitcast float %arrayHLS_data_z_lo to i32" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 89 'bitcast' 'arrayHLS_data_z_lo_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %arrayHLS_data_z_lo_1, i32 23, i32 30)" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 90 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i32 %arrayHLS_data_z_lo_1 to i23" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 91 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.78ns)   --->   "%notlhs7 = icmp ne i8 %tmp_51, -1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 92 'icmp' 'notlhs7' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.11ns)   --->   "%notrhs8 = icmp eq i23 %tmp_137, 0" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 93 'icmp' 'notrhs8' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%tmp_55 = or i1 %notrhs8, %notlhs7" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 94 'or' 'tmp_55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%tmp_56 = or i1 %notrhs3, %notlhs9" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 95 'or' 'tmp_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%tmp_57 = and i1 %tmp_55, %tmp_56" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 96 'and' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (3.47ns)   --->   "%tmp_58 = fcmp oeq float %arrayHLS_data_z_lo, %value_z_read_1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 97 'fcmp' 'tmp_58' <Predicate = true> <Delay = 3.47> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_59 = and i1 %tmp_57, %tmp_58" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 98 'and' 'tmp_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %5, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%arrayHLS_data_layer = getelementptr [10 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 100 'getelementptr' 'arrayHLS_data_layer' <Predicate = (tmp_59)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (0.69ns)   --->   "%arrayHLS_data_layer_1 = load i32* %arrayHLS_data_layer, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 101 'load' 'arrayHLS_data_layer_1' <Predicate = (tmp_59)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 102 [1/2] (0.69ns)   --->   "%arrayHLS_data_layer_1 = load i32* %arrayHLS_data_layer, align 4" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 102 'load' 'arrayHLS_data_layer_1' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_6 : Operation 103 [1/1] (1.14ns)   --->   "%tmp_6 = icmp eq i32 %arrayHLS_data_layer_1, %value_layerId_read_1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 103 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %6, label %.loopexit" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%arrayHLS_data_psMod = getelementptr [10 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 105 'getelementptr' 'arrayHLS_data_psMod' <Predicate = (tmp_6)> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (0.69ns)   --->   "%arrayHLS_data_psMod_1 = load i1* %arrayHLS_data_psMod, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 106 'load' 'arrayHLS_data_psMod_1' <Predicate = (tmp_6)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 1.03>
ST_7 : Operation 107 [1/2] (0.69ns)   --->   "%arrayHLS_data_psMod_1 = load i1* %arrayHLS_data_psMod, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 107 'load' 'arrayHLS_data_psMod_1' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_7 : Operation 108 [1/1] (0.33ns)   --->   "%tmp_i = xor i1 %arrayHLS_data_psMod_1, %value_psModule_read_1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 108 'xor' 'tmp_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.loopexit, label %"operator==.exit"" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%arrayHLS_data_barre = getelementptr [10 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_s" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 110 'getelementptr' 'arrayHLS_data_barre' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_7 : Operation 111 [2/2] (0.69ns)   --->   "%arrayHLS_data_barre_1 = load i1* %arrayHLS_data_barre, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 111 'load' 'arrayHLS_data_barre_1' <Predicate = (!tmp_i)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 1.03>
ST_8 : Operation 112 [1/2] (0.69ns)   --->   "%arrayHLS_data_barre_1 = load i1* %arrayHLS_data_barre, align 1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 112 'load' 'arrayHLS_data_barre_1' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_8 : Operation 113 [1/1] (0.33ns)   --->   "%tmp1_i = xor i1 %arrayHLS_data_barre_1, %value_barrel_read_1" [lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 113 'xor' 'tmp1_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp1_i, label %.loopexit, label %.preheader.preheader" [lr_standaloneHLS/.settings/LRutilityHLS.h:94]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.83ns)   --->   "br label %.preheader" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 115 'br' <Predicate = (!tmp1_i)> <Delay = 0.83>

State 9 <SV = 8> <Delay = 6.79>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%j3 = phi i32 [ %j_1, %7 ], [ %j, %.preheader.preheader ]"   --->   Operation 116 'phi' 'j3' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.14ns)   --->   "%tmp_7 = icmp ult i32 %j3, %arrayHLS_size_read" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 117 'icmp' 'tmp_7' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %7, label %.loopexit.loopexit" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 118 'br' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.48ns)   --->   "%j_1 = add i32 1, %j3" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 119 'add' 'j_1' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = zext i32 %j_1 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 120 'zext' 'tmp_9' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i32 %j_1 to i9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 121 'trunc' 'tmp_139' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (2.24ns)   --->   "%tmp_113 = mul i9 19, %tmp_139" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 122 'mul' 'tmp_113' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 2.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_113_cast = sext i9 %tmp_113 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 123 'sext' 'tmp_113_cast' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_19 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_113_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 124 'getelementptr' 'arrayHLS_data_setti_19' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (1.30ns)   --->   "%tmp_114 = add i9 1, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 125 'add' 'tmp_114' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_114_cast = sext i9 %tmp_114 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 126 'sext' 'tmp_114_cast' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_20 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_114_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 127 'getelementptr' 'arrayHLS_data_setti_20' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_39 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 128 'getelementptr' 'arrayHLS_data_setti_39' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 129 [2/2] (0.69ns)   --->   "%arrayHLS_data_setti_40 = load float* %arrayHLS_data_setti_39, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 129 'load' 'arrayHLS_data_setti_40' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_42 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 130 'getelementptr' 'arrayHLS_data_setti_42' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (0.69ns)   --->   "%arrayHLS_data_setti_43 = load float* %arrayHLS_data_setti_42, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 131 'load' 'arrayHLS_data_setti_43' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 132 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_44 = load float* %arrayHLS_data_setti_19, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 132 'load' 'arrayHLS_data_setti_44' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 133 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_45 = load float* %arrayHLS_data_setti_20, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 133 'load' 'arrayHLS_data_setti_45' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_64 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 134 'getelementptr' 'arrayHLS_data_setti_64' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 135 [2/2] (0.69ns)   --->   "%arrayHLS_data_setti_65 = load i32* %arrayHLS_data_setti_64, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 135 'load' 'arrayHLS_data_setti_65' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_67 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 136 'getelementptr' 'arrayHLS_data_setti_67' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 137 [2/2] (0.69ns)   --->   "%arrayHLS_data_setti_68 = load i32* %arrayHLS_data_setti_67, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 137 'load' 'arrayHLS_data_setti_68' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_ad_2 = getelementptr [10 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 138 'getelementptr' 'arrayHLS_data_r_ad_2' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 139 [2/2] (0.69ns)   --->   "%arrayHLS_data_r_lo_2 = load float* %arrayHLS_data_r_ad_2, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 139 'load' 'arrayHLS_data_r_lo_2' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_4 = getelementptr [10 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 140 'getelementptr' 'arrayHLS_data_phi_4' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (0.69ns)   --->   "%arrayHLS_data_phi_5 = load float* %arrayHLS_data_phi_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 141 'load' 'arrayHLS_data_phi_5' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_ad_2 = getelementptr [10 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 142 'getelementptr' 'arrayHLS_data_z_ad_2' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 143 [2/2] (0.69ns)   --->   "%arrayHLS_data_z_lo_2 = load float* %arrayHLS_data_z_ad_2, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 143 'load' 'arrayHLS_data_z_lo_2' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%arrayHLS_data_layer_3 = getelementptr [10 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 144 'getelementptr' 'arrayHLS_data_layer_3' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 145 [2/2] (0.69ns)   --->   "%arrayHLS_data_layer_4 = load i32* %arrayHLS_data_layer_3, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 145 'load' 'arrayHLS_data_layer_4' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%arrayHLS_data_psMod_3 = getelementptr [10 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 146 'getelementptr' 'arrayHLS_data_psMod_3' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (0.69ns)   --->   "%arrayHLS_data_psMod_4 = load i1* %arrayHLS_data_psMod_3, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 147 'load' 'arrayHLS_data_psMod_4' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%arrayHLS_data_barre_3 = getelementptr [10 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 148 'getelementptr' 'arrayHLS_data_barre_3' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (0.69ns)   --->   "%arrayHLS_data_barre_4 = load i1* %arrayHLS_data_barre_3, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 149 'load' 'arrayHLS_data_barre_4' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & tmp_7)> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 150 'br' <Predicate = (tmp_41 & tmp_50 & tmp_59 & tmp_6 & !tmp_i & !tmp1_i & !tmp_7)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "br label %1" [lr_standaloneHLS/.settings/LRutilityHLS.h:93]   --->   Operation 151 'br' <Predicate = (!tmp_7) | (tmp1_i) | (tmp_i) | (!tmp_6) | (!tmp_59) | (!tmp_50) | (!tmp_41)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.07>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %j3 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 152 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i32 %j3 to i9" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 153 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.30ns)   --->   "%tmp_115 = add i9 2, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 154 'add' 'tmp_115' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_115_cast = sext i9 %tmp_115 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 155 'sext' 'tmp_115_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_21 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_115_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 156 'getelementptr' 'arrayHLS_data_setti_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.30ns)   --->   "%tmp_116 = add i9 3, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 157 'add' 'tmp_116' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_116_cast = sext i9 %tmp_116 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 158 'sext' 'tmp_116_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_22 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_116_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 159 'getelementptr' 'arrayHLS_data_setti_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_38 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofPhi_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 160 'getelementptr' 'arrayHLS_data_setti_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/2] (0.69ns)   --->   "%arrayHLS_data_setti_40 = load float* %arrayHLS_data_setti_39, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 161 'load' 'arrayHLS_data_setti_40' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 162 [1/1] (0.69ns)   --->   "store float %arrayHLS_data_setti_40, float* %arrayHLS_data_setti_38, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 162 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_41 = getelementptr [10 x float]* %arrayHLS_Stub_data_settings_chosenRofZ_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 163 'getelementptr' 'arrayHLS_data_setti_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/2] (0.69ns)   --->   "%arrayHLS_data_setti_43 = load float* %arrayHLS_data_setti_42, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 164 'load' 'arrayHLS_data_setti_43' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 165 [1/1] (0.69ns)   --->   "store float %arrayHLS_data_setti_43, float* %arrayHLS_data_setti_41, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 166 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_44 = load float* %arrayHLS_data_setti_19, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 166 'load' 'arrayHLS_data_setti_44' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 167 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_45 = load float* %arrayHLS_data_setti_20, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 167 'load' 'arrayHLS_data_setti_45' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 168 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_46 = load float* %arrayHLS_data_setti_21, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 168 'load' 'arrayHLS_data_setti_46' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 169 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_47 = load float* %arrayHLS_data_setti_22, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 169 'load' 'arrayHLS_data_setti_47' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_63 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minNumMatchLayers_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 170 'getelementptr' 'arrayHLS_data_setti_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/2] (0.69ns)   --->   "%arrayHLS_data_setti_65 = load i32* %arrayHLS_data_setti_64, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 171 'load' 'arrayHLS_data_setti_65' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 172 [1/1] (0.69ns)   --->   "store i32 %arrayHLS_data_setti_65, i32* %arrayHLS_data_setti_63, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 172 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_66 = getelementptr [10 x i32]* %arrayHLS_Stub_data_settings_minPSLayers_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 173 'getelementptr' 'arrayHLS_data_setti_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/2] (0.69ns)   --->   "%arrayHLS_data_setti_68 = load i32* %arrayHLS_data_setti_67, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 174 'load' 'arrayHLS_data_setti_68' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 175 [1/1] (0.69ns)   --->   "store i32 %arrayHLS_data_setti_68, i32* %arrayHLS_data_setti_66, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 175 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%arrayHLS_data_r_ad_1 = getelementptr [10 x float]* %arrayHLS_Stub_data_r_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 176 'getelementptr' 'arrayHLS_data_r_ad_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/2] (0.69ns)   --->   "%arrayHLS_data_r_lo_2 = load float* %arrayHLS_data_r_ad_2, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 177 'load' 'arrayHLS_data_r_lo_2' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 178 [1/1] (0.69ns)   --->   "store float %arrayHLS_data_r_lo_2, float* %arrayHLS_data_r_ad_1, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 178 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%arrayHLS_data_phi_3 = getelementptr [10 x float]* %arrayHLS_Stub_data_phi_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 179 'getelementptr' 'arrayHLS_data_phi_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/2] (0.69ns)   --->   "%arrayHLS_data_phi_5 = load float* %arrayHLS_data_phi_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 180 'load' 'arrayHLS_data_phi_5' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 181 [1/1] (0.69ns)   --->   "store float %arrayHLS_data_phi_5, float* %arrayHLS_data_phi_3, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 181 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%arrayHLS_data_z_ad_1 = getelementptr [10 x float]* %arrayHLS_Stub_data_z_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 182 'getelementptr' 'arrayHLS_data_z_ad_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/2] (0.69ns)   --->   "%arrayHLS_data_z_lo_2 = load float* %arrayHLS_data_z_ad_2, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 183 'load' 'arrayHLS_data_z_lo_2' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 184 [1/1] (0.69ns)   --->   "store float %arrayHLS_data_z_lo_2, float* %arrayHLS_data_z_ad_1, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%arrayHLS_data_layer_2 = getelementptr [10 x i32]* %arrayHLS_Stub_data_layerId_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 185 'getelementptr' 'arrayHLS_data_layer_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/2] (0.69ns)   --->   "%arrayHLS_data_layer_4 = load i32* %arrayHLS_data_layer_3, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 186 'load' 'arrayHLS_data_layer_4' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 187 [1/1] (0.69ns)   --->   "store i32 %arrayHLS_data_layer_4, i32* %arrayHLS_data_layer_2, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%arrayHLS_data_psMod_2 = getelementptr [10 x i1]* %arrayHLS_Stub_data_psModule_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 188 'getelementptr' 'arrayHLS_data_psMod_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/2] (0.69ns)   --->   "%arrayHLS_data_psMod_4 = load i1* %arrayHLS_data_psMod_3, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 189 'load' 'arrayHLS_data_psMod_4' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 190 [1/1] (0.69ns)   --->   "store i1 %arrayHLS_data_psMod_4, i1* %arrayHLS_data_psMod_2, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 190 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%arrayHLS_data_barre_2 = getelementptr [10 x i1]* %arrayHLS_Stub_data_barrel_s, i64 0, i64 %tmp_8" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 191 'getelementptr' 'arrayHLS_data_barre_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/2] (0.69ns)   --->   "%arrayHLS_data_barre_4 = load i1* %arrayHLS_data_barre_3, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 192 'load' 'arrayHLS_data_barre_4' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 193 [1/1] (0.69ns)   --->   "store i1 %arrayHLS_data_barre_4, i1* %arrayHLS_data_barre_2, align 1" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.69> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 194 [1/1] (1.30ns)   --->   "%tmp_117 = add i9 4, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 194 'add' 'tmp_117' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_117_cast = sext i9 %tmp_117 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 195 'sext' 'tmp_117_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_23 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_117_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 196 'getelementptr' 'arrayHLS_data_setti_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (1.30ns)   --->   "%tmp_118 = add i9 5, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 197 'add' 'tmp_118' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_118_cast = sext i9 %tmp_118 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 198 'sext' 'tmp_118_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_24 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_118_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 199 'getelementptr' 'arrayHLS_data_setti_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 200 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_46 = load float* %arrayHLS_data_setti_21, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 200 'load' 'arrayHLS_data_setti_46' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_11 : Operation 201 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_47 = load float* %arrayHLS_data_setti_22, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 201 'load' 'arrayHLS_data_setti_47' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_11 : Operation 202 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_48 = load float* %arrayHLS_data_setti_23, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 202 'load' 'arrayHLS_data_setti_48' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_11 : Operation 203 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_49 = load float* %arrayHLS_data_setti_24, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 203 'load' 'arrayHLS_data_setti_49' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 3.07>
ST_12 : Operation 204 [1/1] (1.30ns)   --->   "%tmp_119 = add i9 6, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 204 'add' 'tmp_119' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_119_cast = sext i9 %tmp_119 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 205 'sext' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_25 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_119_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 206 'getelementptr' 'arrayHLS_data_setti_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (1.30ns)   --->   "%tmp_120 = add i9 7, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 207 'add' 'tmp_120' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_120_cast = sext i9 %tmp_120 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 208 'sext' 'tmp_120_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_26 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_120_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 209 'getelementptr' 'arrayHLS_data_setti_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_48 = load float* %arrayHLS_data_setti_23, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 210 'load' 'arrayHLS_data_setti_48' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_12 : Operation 211 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_49 = load float* %arrayHLS_data_setti_24, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 211 'load' 'arrayHLS_data_setti_49' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_12 : Operation 212 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_50 = load float* %arrayHLS_data_setti_25, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 212 'load' 'arrayHLS_data_setti_50' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_12 : Operation 213 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_51 = load float* %arrayHLS_data_setti_26, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 213 'load' 'arrayHLS_data_setti_51' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 3.07>
ST_13 : Operation 214 [1/1] (1.30ns)   --->   "%tmp_121 = add i9 8, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 214 'add' 'tmp_121' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_121_cast = sext i9 %tmp_121 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 215 'sext' 'tmp_121_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_27 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_121_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 216 'getelementptr' 'arrayHLS_data_setti_27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (1.30ns)   --->   "%tmp_122 = add i9 9, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 217 'add' 'tmp_122' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i9 %tmp_122 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 218 'sext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_28 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_122_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 219 'getelementptr' 'arrayHLS_data_setti_28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_50 = load float* %arrayHLS_data_setti_25, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 220 'load' 'arrayHLS_data_setti_50' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_13 : Operation 221 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_51 = load float* %arrayHLS_data_setti_26, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 221 'load' 'arrayHLS_data_setti_51' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_13 : Operation 222 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_52 = load float* %arrayHLS_data_setti_27, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 222 'load' 'arrayHLS_data_setti_52' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_13 : Operation 223 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_53 = load float* %arrayHLS_data_setti_28, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 223 'load' 'arrayHLS_data_setti_53' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 3.07>
ST_14 : Operation 224 [1/1] (1.30ns)   --->   "%tmp_123 = add i9 10, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 224 'add' 'tmp_123' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_123_cast = sext i9 %tmp_123 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 225 'sext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_29 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_123_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 226 'getelementptr' 'arrayHLS_data_setti_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (1.30ns)   --->   "%tmp_124 = add i9 11, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 227 'add' 'tmp_124' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_124_cast = sext i9 %tmp_124 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 228 'sext' 'tmp_124_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_30 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_124_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 229 'getelementptr' 'arrayHLS_data_setti_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_52 = load float* %arrayHLS_data_setti_27, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 230 'load' 'arrayHLS_data_setti_52' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_14 : Operation 231 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_53 = load float* %arrayHLS_data_setti_28, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 231 'load' 'arrayHLS_data_setti_53' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_14 : Operation 232 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_54 = load float* %arrayHLS_data_setti_29, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 232 'load' 'arrayHLS_data_setti_54' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_14 : Operation 233 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_55 = load float* %arrayHLS_data_setti_30, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 233 'load' 'arrayHLS_data_setti_55' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 3.07>
ST_15 : Operation 234 [1/1] (1.30ns)   --->   "%tmp_125 = add i9 12, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 234 'add' 'tmp_125' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_125_cast = sext i9 %tmp_125 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 235 'sext' 'tmp_125_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_31 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_125_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 236 'getelementptr' 'arrayHLS_data_setti_31' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (1.30ns)   --->   "%tmp_126 = add i9 13, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 237 'add' 'tmp_126' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_126_cast = sext i9 %tmp_126 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 238 'sext' 'tmp_126_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_32 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_126_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 239 'getelementptr' 'arrayHLS_data_setti_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_54 = load float* %arrayHLS_data_setti_29, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 240 'load' 'arrayHLS_data_setti_54' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_15 : Operation 241 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_55 = load float* %arrayHLS_data_setti_30, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 241 'load' 'arrayHLS_data_setti_55' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_15 : Operation 242 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_56 = load float* %arrayHLS_data_setti_31, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 242 'load' 'arrayHLS_data_setti_56' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_15 : Operation 243 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_57 = load float* %arrayHLS_data_setti_32, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 243 'load' 'arrayHLS_data_setti_57' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 3.07>
ST_16 : Operation 244 [1/1] (1.30ns)   --->   "%tmp_127 = add i9 14, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 244 'add' 'tmp_127' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_127_cast = sext i9 %tmp_127 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 245 'sext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_33 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_127_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 246 'getelementptr' 'arrayHLS_data_setti_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (1.30ns)   --->   "%tmp_128 = add i9 15, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 247 'add' 'tmp_128' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_128_cast = sext i9 %tmp_128 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 248 'sext' 'tmp_128_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_34 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_128_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 249 'getelementptr' 'arrayHLS_data_setti_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_56 = load float* %arrayHLS_data_setti_31, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 250 'load' 'arrayHLS_data_setti_56' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_16 : Operation 251 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_57 = load float* %arrayHLS_data_setti_32, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 251 'load' 'arrayHLS_data_setti_57' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_16 : Operation 252 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_58 = load float* %arrayHLS_data_setti_33, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 252 'load' 'arrayHLS_data_setti_58' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_16 : Operation 253 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_59 = load float* %arrayHLS_data_setti_34, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 253 'load' 'arrayHLS_data_setti_59' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 3.07>
ST_17 : Operation 254 [1/1] (1.30ns)   --->   "%tmp_129 = add i9 16, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 254 'add' 'tmp_129' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_129_cast = sext i9 %tmp_129 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 255 'sext' 'tmp_129_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_35 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_129_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 256 'getelementptr' 'arrayHLS_data_setti_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (1.30ns)   --->   "%tmp_130 = add i9 17, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 257 'add' 'tmp_130' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_130_cast = sext i9 %tmp_130 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 258 'sext' 'tmp_130_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_36 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_130_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 259 'getelementptr' 'arrayHLS_data_setti_36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_58 = load float* %arrayHLS_data_setti_33, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 260 'load' 'arrayHLS_data_setti_58' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_17 : Operation 261 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_59 = load float* %arrayHLS_data_setti_34, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 261 'load' 'arrayHLS_data_setti_59' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_17 : Operation 262 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_60 = load float* %arrayHLS_data_setti_35, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 262 'load' 'arrayHLS_data_setti_60' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_17 : Operation 263 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_61 = load float* %arrayHLS_data_setti_36, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 263 'load' 'arrayHLS_data_setti_61' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 18 <SV = 17> <Delay = 4.01>
ST_18 : Operation 264 [1/1] (2.24ns)   --->   "%tmp_94 = mul i9 19, %tmp_138" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 264 'mul' 'tmp_94' <Predicate = true> <Delay = 2.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_94_cast = sext i9 %tmp_94 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 265 'sext' 'tmp_94_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_94_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 266 'getelementptr' 'arrayHLS_data_setti' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (1.30ns)   --->   "%tmp_131 = add i9 18, %tmp_113" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 267 'add' 'tmp_131' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_131_cast = sext i9 %tmp_131 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 268 'sext' 'tmp_131_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_37 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_131_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 269 'getelementptr' 'arrayHLS_data_setti_37' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_44, float* %arrayHLS_data_setti, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 270 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_18 : Operation 271 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_60 = load float* %arrayHLS_data_setti_35, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 271 'load' 'arrayHLS_data_setti_60' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_18 : Operation 272 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_61 = load float* %arrayHLS_data_setti_36, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 272 'load' 'arrayHLS_data_setti_61' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_18 : Operation 273 [2/2] (1.77ns)   --->   "%arrayHLS_data_setti_62 = load float* %arrayHLS_data_setti_37, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 273 'load' 'arrayHLS_data_setti_62' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 19 <SV = 18> <Delay = 3.07>
ST_19 : Operation 274 [1/1] (1.30ns)   --->   "%tmp_95 = add i9 1, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 274 'add' 'tmp_95' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_95_cast = sext i9 %tmp_95 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 275 'sext' 'tmp_95_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_1 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_95_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 276 'getelementptr' 'arrayHLS_data_setti_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 277 [1/1] (1.30ns)   --->   "%tmp_96 = add i9 2, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 277 'add' 'tmp_96' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_96_cast = sext i9 %tmp_96 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 278 'sext' 'tmp_96_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_2 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_96_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 279 'getelementptr' 'arrayHLS_data_setti_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_45, float* %arrayHLS_data_setti_1, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 280 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_19 : Operation 281 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_46, float* %arrayHLS_data_setti_2, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 281 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_19 : Operation 282 [1/2] (1.77ns)   --->   "%arrayHLS_data_setti_62 = load float* %arrayHLS_data_setti_37, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 282 'load' 'arrayHLS_data_setti_62' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 3.07>
ST_20 : Operation 283 [1/1] (1.30ns)   --->   "%tmp_97 = add i9 3, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 283 'add' 'tmp_97' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_97_cast = sext i9 %tmp_97 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 284 'sext' 'tmp_97_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_3 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_97_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 285 'getelementptr' 'arrayHLS_data_setti_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (1.30ns)   --->   "%tmp_98 = add i9 4, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 286 'add' 'tmp_98' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_98_cast = sext i9 %tmp_98 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 287 'sext' 'tmp_98_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_4 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_98_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 288 'getelementptr' 'arrayHLS_data_setti_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_47, float* %arrayHLS_data_setti_3, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 289 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_20 : Operation 290 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_48, float* %arrayHLS_data_setti_4, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 290 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 3.07>
ST_21 : Operation 291 [1/1] (1.30ns)   --->   "%tmp_99 = add i9 5, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 291 'add' 'tmp_99' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_99_cast = sext i9 %tmp_99 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 292 'sext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_5 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_99_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 293 'getelementptr' 'arrayHLS_data_setti_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (1.30ns)   --->   "%tmp_100 = add i9 6, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 294 'add' 'tmp_100' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_100_cast = sext i9 %tmp_100 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 295 'sext' 'tmp_100_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_6 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_100_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 296 'getelementptr' 'arrayHLS_data_setti_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_49, float* %arrayHLS_data_setti_5, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 297 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_21 : Operation 298 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_50, float* %arrayHLS_data_setti_6, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 298 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 3.07>
ST_22 : Operation 299 [1/1] (1.30ns)   --->   "%tmp_101 = add i9 7, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 299 'add' 'tmp_101' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_101_cast = sext i9 %tmp_101 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 300 'sext' 'tmp_101_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_7 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_101_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 301 'getelementptr' 'arrayHLS_data_setti_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (1.30ns)   --->   "%tmp_102 = add i9 8, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 302 'add' 'tmp_102' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_102_cast = sext i9 %tmp_102 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 303 'sext' 'tmp_102_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_8 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_102_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 304 'getelementptr' 'arrayHLS_data_setti_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_51, float* %arrayHLS_data_setti_7, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 305 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_22 : Operation 306 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_52, float* %arrayHLS_data_setti_8, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 306 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 3.07>
ST_23 : Operation 307 [1/1] (1.30ns)   --->   "%tmp_103 = add i9 9, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 307 'add' 'tmp_103' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_103_cast = sext i9 %tmp_103 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 308 'sext' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_9 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_103_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 309 'getelementptr' 'arrayHLS_data_setti_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (1.30ns)   --->   "%tmp_104 = add i9 10, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 310 'add' 'tmp_104' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_104_cast = sext i9 %tmp_104 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 311 'sext' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_10 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_104_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 312 'getelementptr' 'arrayHLS_data_setti_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_53, float* %arrayHLS_data_setti_9, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 313 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_23 : Operation 314 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_54, float* %arrayHLS_data_setti_10, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 314 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 3.07>
ST_24 : Operation 315 [1/1] (1.30ns)   --->   "%tmp_105 = add i9 11, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 315 'add' 'tmp_105' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_105_cast = sext i9 %tmp_105 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 316 'sext' 'tmp_105_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_11 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_105_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 317 'getelementptr' 'arrayHLS_data_setti_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (1.30ns)   --->   "%tmp_106 = add i9 12, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 318 'add' 'tmp_106' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_106_cast = sext i9 %tmp_106 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 319 'sext' 'tmp_106_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_12 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_106_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 320 'getelementptr' 'arrayHLS_data_setti_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_55, float* %arrayHLS_data_setti_11, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 321 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_24 : Operation 322 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_56, float* %arrayHLS_data_setti_12, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 322 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 25 <SV = 24> <Delay = 3.07>
ST_25 : Operation 323 [1/1] (1.30ns)   --->   "%tmp_107 = add i9 13, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 323 'add' 'tmp_107' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_107_cast = sext i9 %tmp_107 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 324 'sext' 'tmp_107_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_13 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_107_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 325 'getelementptr' 'arrayHLS_data_setti_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 326 [1/1] (1.30ns)   --->   "%tmp_108 = add i9 14, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 326 'add' 'tmp_108' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_108_cast = sext i9 %tmp_108 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 327 'sext' 'tmp_108_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 328 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_14 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_108_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 328 'getelementptr' 'arrayHLS_data_setti_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 329 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_57, float* %arrayHLS_data_setti_13, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 329 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_25 : Operation 330 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_58, float* %arrayHLS_data_setti_14, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 330 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 3.07>
ST_26 : Operation 331 [1/1] (1.30ns)   --->   "%tmp_109 = add i9 15, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 331 'add' 'tmp_109' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_109_cast = sext i9 %tmp_109 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 332 'sext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_15 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_109_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 333 'getelementptr' 'arrayHLS_data_setti_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (1.30ns)   --->   "%tmp_110 = add i9 16, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 334 'add' 'tmp_110' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_110_cast = sext i9 %tmp_110 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 335 'sext' 'tmp_110_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_16 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_110_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 336 'getelementptr' 'arrayHLS_data_setti_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_59, float* %arrayHLS_data_setti_15, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 337 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_26 : Operation 338 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_60, float* %arrayHLS_data_setti_16, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 338 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 27 <SV = 26> <Delay = 3.07>
ST_27 : Operation 339 [1/1] (1.30ns)   --->   "%tmp_111 = add i9 17, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 339 'add' 'tmp_111' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_111_cast = sext i9 %tmp_111 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 340 'sext' 'tmp_111_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_17 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_111_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 341 'getelementptr' 'arrayHLS_data_setti_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 342 [1/1] (1.30ns)   --->   "%tmp_112 = add i9 18, %tmp_94" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 342 'add' 'tmp_112' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_112_cast = sext i9 %tmp_112 to i64" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 343 'sext' 'tmp_112_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns)   --->   "%arrayHLS_data_setti_18 = getelementptr [190 x float]* %arrayHLS_Stub_data_settings_sinh_etaRegions_s, i64 0, i64 %tmp_112_cast" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 344 'getelementptr' 'arrayHLS_data_setti_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 345 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_61, float* %arrayHLS_data_setti_17, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 345 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_27 : Operation 346 [1/1] (1.77ns)   --->   "store float %arrayHLS_data_setti_62, float* %arrayHLS_data_setti_18, align 4" [lr_standaloneHLS/.settings/LRutilityHLS.h:96]   --->   Operation 346 'store' <Predicate = true> <Delay = 1.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader" [lr_standaloneHLS/.settings/LRutilityHLS.h:95]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.12ns
The critical path consists of the following:
	wire read on port 'value_z_read' (lr_standaloneHLS/.settings/LRutilityHLS.h:92) [22]  (0 ns)
	'icmp' operation ('notrhs3', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [34]  (1.12 ns)

 <State 2>: 1.49ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lr_standaloneHLS/.settings/LRutilityHLS.h:93) [37]  (0 ns)
	'add' operation ('i', lr_standaloneHLS/.settings/LRutilityHLS.h:93) [39]  (1.49 ns)

 <State 3>: 4.51ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_r_lo', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_r_s' [44]  (0.698 ns)
	'fcmp' operation ('tmp_40', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [55]  (3.48 ns)
	'and' operation ('tmp_41', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [56]  (0.337 ns)

 <State 4>: 4.51ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_phi_1', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_phi_s' [60]  (0.698 ns)
	'fcmp' operation ('tmp_49', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [71]  (3.48 ns)
	'and' operation ('tmp_50', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [72]  (0.337 ns)

 <State 5>: 4.51ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_z_lo', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_z_s' [76]  (0.698 ns)
	'fcmp' operation ('tmp_58', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [87]  (3.48 ns)
	'and' operation ('tmp_59', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [88]  (0.337 ns)

 <State 6>: 1.84ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_layer_1', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_layerId_s' [92]  (0.698 ns)
	'icmp' operation ('tmp_6', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [93]  (1.14 ns)

 <State 7>: 1.03ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_psMod_1', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_psModule_s' [97]  (0.698 ns)
	'xor' operation ('tmp_i', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [98]  (0.337 ns)

 <State 8>: 1.03ns
The critical path consists of the following:
	'load' operation ('arrayHLS_data_barre_1', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) on array 'arrayHLS_Stub_data_barrel_s' [102]  (0.698 ns)
	'xor' operation ('tmp1_i', lr_standaloneHLS/.settings/Stub.h:18->lr_standaloneHLS/.settings/LRutilityHLS.h:94) [103]  (0.337 ns)

 <State 9>: 6.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('i', lr_standaloneHLS/.settings/LRutilityHLS.h:93) ('j', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [108]  (0 ns)
	'add' operation ('j', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [171]  (1.49 ns)
	'mul' operation ('tmp_113', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [174]  (2.24 ns)
	'add' operation ('tmp_114', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [177]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_20', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [179]  (0 ns)
	'load' operation ('arrayHLS_data_setti_45', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [241]  (1.77 ns)

 <State 10>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_115', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [180]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_21', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [182]  (0 ns)
	'load' operation ('arrayHLS_data_setti_46', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [243]  (1.77 ns)

 <State 11>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_117', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [186]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_23', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [188]  (0 ns)
	'load' operation ('arrayHLS_data_setti_48', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [247]  (1.77 ns)

 <State 12>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_119', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [192]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_25', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [194]  (0 ns)
	'load' operation ('arrayHLS_data_setti_50', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [251]  (1.77 ns)

 <State 13>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_121', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [198]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_27', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [200]  (0 ns)
	'load' operation ('arrayHLS_data_setti_52', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [255]  (1.77 ns)

 <State 14>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_123', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [204]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_29', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [206]  (0 ns)
	'load' operation ('arrayHLS_data_setti_54', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [259]  (1.77 ns)

 <State 15>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_125', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [210]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_31', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [212]  (0 ns)
	'load' operation ('arrayHLS_data_setti_56', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [263]  (1.77 ns)

 <State 16>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_127', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [216]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_33', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [218]  (0 ns)
	'load' operation ('arrayHLS_data_setti_58', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [267]  (1.77 ns)

 <State 17>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_129', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [222]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_35', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [224]  (0 ns)
	'load' operation ('arrayHLS_data_setti_60', lr_standaloneHLS/.settings/LRutilityHLS.h:96) on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [271]  (1.77 ns)

 <State 18>: 4.01ns
The critical path consists of the following:
	'mul' operation ('tmp_94', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [114]  (2.24 ns)
	'getelementptr' operation ('arrayHLS_data_setti', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [116]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_44', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [240]  (1.77 ns)

 <State 19>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_95', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [117]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_1', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [119]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_45', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [242]  (1.77 ns)

 <State 20>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_97', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [123]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_3', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [125]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_47', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [246]  (1.77 ns)

 <State 21>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_99', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [129]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_5', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [131]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_49', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [250]  (1.77 ns)

 <State 22>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_101', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [135]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_7', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [137]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_51', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [254]  (1.77 ns)

 <State 23>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_103', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [141]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_9', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [143]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_53', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [258]  (1.77 ns)

 <State 24>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_105', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [147]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_11', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [149]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_55', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [262]  (1.77 ns)

 <State 25>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_107', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [153]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_13', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [155]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_57', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [266]  (1.77 ns)

 <State 26>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_109', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [159]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_15', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [161]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_59', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [270]  (1.77 ns)

 <State 27>: 3.07ns
The critical path consists of the following:
	'add' operation ('tmp_111', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [165]  (1.3 ns)
	'getelementptr' operation ('arrayHLS_data_setti_17', lr_standaloneHLS/.settings/LRutilityHLS.h:96) [167]  (0 ns)
	'store' operation (lr_standaloneHLS/.settings/LRutilityHLS.h:96) of variable 'arrayHLS_data_setti_61', lr_standaloneHLS/.settings/LRutilityHLS.h:96 on array 'arrayHLS_Stub_data_settings_sinh_etaRegions_s' [274]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
