Command: /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/simv +vcs+lic+wait -l vcs.log +vcs+initreg+0
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Mar 18 02:30 2022

Finished : minstret = 480, mcycle = 1506
TEST_PASSED
$finish called from file "/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv", line 352.
$finish at simulation time                15120
           V C S   S i m u l a t i o n   R e p o r t 
Time: 15120 ns
CPU Time:      0.270 seconds;       Data structure size:   2.5Mb
Fri Mar 18 02:30:19 2022
