# TODO List
This is a list of tasks and features to be implemented or improved in the project mainly for `riscv32`.

## Milestone 1 
- [ ] `rv32i` 
- [ ] `rv32im` 
- [ ] `rv32ima` 

## Milestone 2
- [ ] `documentation`
- [ ] `ci/cd pipeline`
- [ ] `simulator (demu)`
- [ ] `debugger`
- [ ] `systematic testbenches`
- [ ] `riscv-tests suite support`
- [ ] `real hardware verification (fpga)`
- [ ] `asic backend support (synthesis, pnr, timing etc.)`
- [ ] `configurable framework (generate different variants etc.)`

## Milestone 3
- [ ] `basic peripherals (uart, timer, gpio etc.)`
- [ ] `interrupts (software, timer, external etc.)` 
- [ ] `exceptions` 
- [ ] `memory-mapped I/O` 
- [ ] `mmu (sv32 paging etc.)`
- [ ] `bootloader (first-stage, device-tree etc.)`
- [ ] `privileged mode (m-mode, s-mode, u-mode etc.)`
- [ ] `toy os (by me)` 
- [ ] `linux kernel` 

## Milestone 4
- [ ] `branch prediction (static, dynamic etc.)`
- [ ] `hazard mitigation (forwarding, stalling etc.)`
- [ ] `memory hierarchy (cache, tlb etc.)`
- [ ] `prefetching`
- [ ] `pipelining (further)`
- [ ] `super scalar (multi-issue etc.)`
- [ ] `OoO (tomasulo etc.)`

## Milestone 5
- [ ] `rv64`
- [ ] `multiprocessor (cache coherence etc.)`
- [ ] `floating/double point (rv32f, rv64d etc.)`
- [ ] `vector extension`
- [ ] `custom extension`
- [ ] `other ISAs (arm, mips, loongarch etc.)`
