{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559577013023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559577013023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:50:12 2019 " "Processing started: Mon Jun 03 16:50:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559577013023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577013023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaCafef2 -c MaquinaCafef2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaCafef2 -c MaquinaCafef2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577013023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559577015023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559577015023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacafef2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinacafef2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaCafef2-structural " "Found design unit 1: MaquinaCafef2-structural" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028791 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaCafef2 " "Found entity 1: MaquinaCafef2" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporizador-Behavioral " "Found design unit 1: Temporizador-Behavioral" {  } { { "temporizador.vhd" "" { Text "F:/ProjetoFinal/Fase2/temporizador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028811 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "temporizador.vhd" "" { Text "F:/ProjetoFinal/Fase2/temporizador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtractor-Behavioral " "Found design unit 1: Subtractor-Behavioral" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase2/Subtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.vhd" "" { Text "F:/ProjetoFinal/Fase2/Subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-Behavioral " "Found design unit 1: Somador-Behavioral" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behav " "Found design unit 1: RegisterN-Behav" {  } { { "RegisterN.vhd" "" { Text "F:/ProjetoFinal/Fase2/RegisterN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028864 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "F:/ProjetoFinal/Fase2/RegisterN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "Multiplexer.vhd" "" { Text "F:/ProjetoFinal/Fase2/Multiplexer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028884 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.vhd" "" { Text "F:/ProjetoFinal/Fase2/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinacafebdf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinacafebdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maquinacafebdf " "Found entity 1: maquinacafebdf" {  } { { "maquinacafebdf.bdf" "" { Schematic "F:/ProjetoFinal/Fase2/maquinacafebdf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frequencydivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrequencyDivider-Behavioral " "Found design unit 1: FrequencyDivider-Behavioral" {  } { { "FrequencyDivider.vhd" "" { Text "F:/ProjetoFinal/Fase2/FrequencyDivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028923 ""} { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.vhd" "" { Text "F:/ProjetoFinal/Fase2/FrequencyDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "F:/ProjetoFinal/Fase2/Debouncer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "F:/ProjetoFinal/Fase2/Debouncer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577028943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577028943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador_TB-Stimulus " "Found design unit 1: Comparador_TB-Stimulus" {  } { { "Comparador_TB.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador_TB " "Found entity 1: Comparador_TB" {  } { { "Comparador_TB.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-Behavioral " "Found design unit 1: Comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "F:/ProjetoFinal/Fase2/binary_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029045 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "F:/ProjetoFinal/Fase2/binary_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2Dec-Behavioral " "Found design unit 1: Bin2Dec-Behavioral" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029057 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2Dec " "Found entity 1: Bin2Dec" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "BCD.vhd" "" { Text "F:/ProjetoFinal/Fase2/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029078 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "F:/ProjetoFinal/Fase2/BCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atribuidorvalor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atribuidorvalor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AtribuidorValor2-Behav " "Found design unit 1: AtribuidorValor2-Behav" {  } { { "AtribuidorValor2.vhd" "" { Text "F:/ProjetoFinal/Fase2/AtribuidorValor2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029098 ""} { "Info" "ISGN_ENTITY_NAME" "1 AtribuidorValor2 " "Found entity 1: AtribuidorValor2" {  } { { "AtribuidorValor2.vhd" "" { Text "F:/ProjetoFinal/Fase2/AtribuidorValor2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atribuidorvalor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atribuidorvalor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AtribuidorValor-Behav " "Found design unit 1: AtribuidorValor-Behav" {  } { { "AtribuidorValor.vhd" "" { Text "F:/ProjetoFinal/Fase2/AtribuidorValor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029118 ""} { "Info" "ISGN_ENTITY_NAME" "1 AtribuidorValor " "Found entity 1: AtribuidorValor" {  } { { "AtribuidorValor.vhd" "" { Text "F:/ProjetoFinal/Fase2/AtribuidorValor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Blinking-Behavioral " "Found design unit 1: Blinking-Behavioral" {  } { { "Blinking.vhd" "" { Text "F:/ProjetoFinal/Fase2/Blinking.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029139 ""} { "Info" "ISGN_ENTITY_NAME" "1 Blinking " "Found entity 1: Blinking" {  } { { "Blinking.vhd" "" { Text "F:/ProjetoFinal/Fase2/Blinking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debugging.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugging-Behavioral " "Found design unit 1: debugging-Behavioral" {  } { { "debugging.vhd" "" { Text "F:/ProjetoFinal/Fase2/debugging.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029159 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugging " "Found entity 1: debugging" {  } { { "debugging.vhd" "" { Text "F:/ProjetoFinal/Fase2/debugging.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577029159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaCafef2 " "Elaborating entity \"MaquinaCafef2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559577029636 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[4..1\] MaquinaCafef2.vhd(10) " "Using initial value X (don't care) for net \"LEDG\[4..1\]\" at MaquinaCafef2.vhd(10)" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029698 "|MaquinaCafef2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FrequencyDivider FrequencyDivider:FrequencyDivider A:behavioral " "Elaborating entity \"FrequencyDivider\" using architecture \"A:behavioral\" for hierarchy \"FrequencyDivider:FrequencyDivider\"" {  } { { "MaquinaCafef2.vhd" "FrequencyDivider" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiplexer Multiplexer:multiplexer0 A:behavioral " "Elaborating entity \"Multiplexer\" using architecture \"A:behavioral\" for hierarchy \"Multiplexer:multiplexer0\"" {  } { { "MaquinaCafef2.vhd" "multiplexer0" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AtribuidorValor AtribuidorValor:AtribuidorValor A:behav " "Elaborating entity \"AtribuidorValor\" using architecture \"A:behav\" for hierarchy \"AtribuidorValor:AtribuidorValor\"" {  } { { "MaquinaCafef2.vhd" "AtribuidorValor" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AtribuidorValor2 AtribuidorValor2:AtribuidorValor2 A:behav " "Elaborating entity \"AtribuidorValor2\" using architecture \"A:behav\" for hierarchy \"AtribuidorValor2:AtribuidorValor2\"" {  } { { "MaquinaCafef2.vhd" "AtribuidorValor2" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Somador Somador:Somador A:behavioral " "Elaborating entity \"Somador\" using architecture \"A:behavioral\" for hierarchy \"Somador:Somador\"" {  } { { "MaquinaCafef2.vhd" "Somador" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Subtractor Subtractor:Subtractor A:behavioral " "Elaborating entity \"Subtractor\" using architecture \"A:behavioral\" for hierarchy \"Subtractor:Subtractor\"" {  } { { "MaquinaCafef2.vhd" "Subtractor" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterN RegisterN:Registo A:behav " "Elaborating entity \"RegisterN\" using architecture \"A:behav\" for hierarchy \"RegisterN:Registo\"" {  } { { "MaquinaCafef2.vhd" "Registo" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Comparador Comparador:Comparador A:behavioral " "Elaborating entity \"Comparador\" using architecture \"A:behavioral\" for hierarchy \"Comparador:Comparador\"" {  } { { "MaquinaCafef2.vhd" "Comparador" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 126 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029899 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco Comparador.vhd(22) " "VHDL Process Statement warning at Comparador.vhd(22): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 "|MaquinaCafef2|Comparador:Comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Comparador.vhd(36) " "VHDL Process Statement warning at Comparador.vhd(36): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 "|MaquinaCafef2|Comparador:Comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precounsigned Comparador.vhd(37) " "VHDL Process Statement warning at Comparador.vhd(37): signal \"precounsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 "|MaquinaCafef2|Comparador:Comparador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "precounsigned Comparador.vhd(53) " "VHDL Process Statement warning at Comparador.vhd(53): signal \"precounsigned\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 "|MaquinaCafef2|Comparador:Comparador"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_reset Comparador.vhd(32) " "VHDL Process Statement warning at Comparador.vhd(32): inferring latch(es) for signal or variable \"saida_reset\", which holds its previous value in one or more paths through the process" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 "|MaquinaCafef2|Comparador:Comparador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_reset Comparador.vhd(32) " "Inferred latch for \"saida_reset\" at Comparador.vhd(32)" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 "|MaquinaCafef2|Comparador:Comparador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "binary_counter binary_counter:binary_counter A:rtl " "Elaborating entity \"binary_counter\" using architecture \"A:rtl\" for hierarchy \"binary_counter:binary_counter\"" {  } { { "MaquinaCafef2.vhd" "binary_counter" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 135 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin2Dec Bin2Dec:Bin2Dec A:behavioral " "Elaborating entity \"Bin2Dec\" using architecture \"A:behavioral\" for hierarchy \"Bin2Dec:Bin2Dec\"" {  } { { "MaquinaCafef2.vhd" "Bin2Dec" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577029968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Blinking Blinking:Blinking A:behavioral " "Elaborating entity \"Blinking\" using architecture \"A:behavioral\" for hierarchy \"Blinking:Blinking\"" {  } { { "MaquinaCafef2.vhd" "Blinking" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577030015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCD BCD:BCD0 A:behavioral " "Elaborating entity \"BCD\" using architecture \"A:behavioral\" for hierarchy \"BCD:BCD0\"" {  } { { "MaquinaCafef2.vhd" "BCD0" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 167 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577030021 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Mod0\"" {  } { { "Bin2Dec.vhd" "Mod0" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div0\"" {  } { { "Bin2Dec.vhd" "Div0" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Mod1\"" {  } { { "Bin2Dec.vhd" "Mod1" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div2\"" {  } { { "Bin2Dec.vhd" "Div2" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div4\"" {  } { { "Bin2Dec.vhd" "Div4" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div1\"" {  } { { "Bin2Dec.vhd" "Div1" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Bin2Dec:Bin2Dec\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Bin2Dec:Bin2Dec\|Div3\"" {  } { { "Bin2Dec.vhd" "Div3" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577030892 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1559577030892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:Bin2Dec\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Bin2Dec:Bin2Dec\|lpm_divide:Mod0\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577031113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:Bin2Dec\|lpm_divide:Mod0 " "Instantiated megafunction \"Bin2Dec:Bin2Dec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031113 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559577031113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577031237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577031237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577031370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577031370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577031471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577031471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577031613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577031613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577031746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577031746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:Bin2Dec\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Bin2Dec:Bin2Dec\|lpm_divide:Div0\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577031817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:Bin2Dec\|lpm_divide:Div0 " "Instantiated megafunction \"Bin2Dec:Bin2Dec\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577031817 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559577031817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577031936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577031936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577032030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577032030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577032162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577032162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Bin2Dec:Bin2Dec\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Bin2Dec:Bin2Dec\|lpm_divide:Div3\"" {  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577032779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Bin2Dec:Bin2Dec\|lpm_divide:Div3 " "Instantiated megafunction \"Bin2Dec:Bin2Dec\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577032779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577032779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577032779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559577032779 ""}  } { { "Bin2Dec.vhd" "" { Text "F:/ProjetoFinal/Fase2/Bin2Dec.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559577032779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577032893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577032893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577033012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577033012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "F:/ProjetoFinal/Fase2/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559577033116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577033116 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Comparador:Comparador\|saida_reset " "Latch Comparador:Comparador\|saida_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Comparador:Comparador\|s_currentState.statereset " "Ports D and ENA on the latch are fed by the same signal Comparador:Comparador\|s_currentState.statereset" {  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559577033766 ""}  } { { "Comparador.vhd" "" { Text "F:/ProjetoFinal/Fase2/Comparador.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559577033766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559577033999 "|MaquinaCafef2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559577033999 "|MaquinaCafef2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559577033999 "|MaquinaCafef2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "MaquinaCafef2.vhd" "" { Text "F:/ProjetoFinal/Fase2/MaquinaCafef2.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559577033999 "|MaquinaCafef2|LEDG[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559577033999 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559577034141 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_7_result_int\[0\]~0" { Text "F:/ProjetoFinal/Fase2/db/alt_u_div_i4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577035090 ""} { "Info" "ISCL_SCL_CELL_NAME" "Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"Bin2Dec:Bin2Dec\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_6_result_int\[0\]~14" { Text "F:/ProjetoFinal/Fase2/db/alt_u_div_i4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1559577035090 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1559577035090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559577035586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559577035586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "845 " "Implemented 845 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559577035781 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559577035781 ""} { "Info" "ICUT_CUT_TM_LCELLS" "803 " "Implemented 803 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559577035781 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559577035781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559577035828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:50:35 2019 " "Processing ended: Mon Jun 03 16:50:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559577035828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559577035828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559577035828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559577035828 ""}
