V 000035 56 363 1268927230270 AND2
(_unit AND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 43
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 44
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 364 1268927230275 AND2A
(_unit AND2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 86
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 87
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 366 1268927230280 AND2B
(_unit AND2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 128
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 129
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230285 AND3
(_unit AND3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 171
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 172
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 173
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 477 1268927230290 AND3A
(_unit AND3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 215
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 216
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 217
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 477 1268927230298 AND3B
(_unit AND3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 259
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 260
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 261
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 477 1268927230303 AND3C
(_unit AND3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 302
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 303
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 304
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 587 1268927230308 AND4
(_unit AND4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 347
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 348
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 349
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 350
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 588 1268927230313 AND4A
(_unit AND4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 393
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 394
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 395
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 396
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 588 1268927230318 AND4B
(_unit AND4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 437
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 438
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 439
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 440
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 588 1268927230359 AND4C
(_unit AND4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 482
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 483
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 484
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 485
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 810 1268927230364 AND4D
(_unit AND4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 532
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 533
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 534
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 535
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 699 1268927230369 AND5B
(_unit AND5B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 576
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 577
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 578
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 579
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 580
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 475 1268927230374 AO1
(_unit AO1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 622
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 623
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 624
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 661 1268927230379 AO10
(_unit AO10
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 667
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 668
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 669
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 670
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 671
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230384 AO11
(_unit AO11
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 714
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 715
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 716
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230389 AO1A
(_unit AO1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 757
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 758
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 759
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230398 AO1B
(_unit AO1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 800
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 801
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 802
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230407 AO1C
(_unit AO1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 843
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 844
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 845
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230412 AO1D
(_unit AO1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 884
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 885
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 886
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 476 1268927230417 AO1E
(_unit AO1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 930
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 931
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 932
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 586 1268927230453 AO2
(_unit AO2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 975
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 976
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 977
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 978
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230458 AO2A
(_unit AO2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1022
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1023
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1024
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1025
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230463 AO2B
(_unit AO2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1070
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1071
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1072
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1073
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230468 AO2C
(_unit AO2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1118
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1119
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1120
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1121
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230473 AO2D
(_unit AO2D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1173
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1174
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1175
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1176
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230478 AO2E
(_unit AO2E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1230
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1231
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1232
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1233
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 590 1268927230485 AO3
(_unit AO3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1275
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1276
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1277
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1278
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230494 AO3A
(_unit AO3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1319
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1320
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1321
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1322
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230499 AO3B
(_unit AO3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1370
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1371
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1372
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1373
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230504 AO3C
(_unit AO3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1417
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1418
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1419
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1420
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230517 AO4A
(_unit AO4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1462
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1463
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1464
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1465
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230526 AO5A
(_unit AO5A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1507
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1508
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1509
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1510
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 590 1268927230535 AO6
(_unit AO6
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1550
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1551
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1552
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1553
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 591 1268927230564 AO6A
(_unit AO6A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1594
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1595
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1596
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1597
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927230569 AO7
(_unit AO7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1639
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1640
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1641
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1642
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1643
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927230579 AO8
(_unit AO8
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1689
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1690
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1691
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1692
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1693
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927230584 AO9
(_unit AO9
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$E integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1736
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1737
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1738
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1739
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1740
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 479 1268927230589 AOI1
(_unit AOI1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1783
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1784
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1785
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927230594 AOI1A
(_unit AOI1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1827
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1828
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1829
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927230599 AOI1B
(_unit AOI1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1870
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1871
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1872
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927230604 AOI1C
(_unit AOI1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1914
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1915
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1916
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 480 1268927230609 AOI1D
(_unit AOI1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 1960
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1961
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1962
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927230614 AOI2A
(_unit AOI2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2005
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2006
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2007
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2008
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927230619 AOI2B
(_unit AOI2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2049
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2050
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2051
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2052
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927230628 AOI3A
(_unit AOI3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2093
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2094
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2095
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2096
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 813 1268927230645 AOI4
(_unit AOI4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 0)
		(_specparam ExtraDelayPaths$B$Y integer 0)
		(_specparam ExtraDelayPaths$C$Y integer 1)
		(_specparam ExtraDelayPaths$D$Y integer 1)
		(_modpath parallel unknown 0 2144
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2145
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2146
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2147
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 592 1268927230654 AOI4A
(_unit AOI4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2188
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2189
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2190
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2191
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 478 1268927230659 AX1
(_unit AX1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2232
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2233
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2234
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 656 1268927230672 AX1A
(_unit AX1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_modpath parallel unknown 0 2279
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2280
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2281
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 479 1268927230677 AX1B
(_unit AX1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2322
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2323
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2324
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 479 1268927230682 AX1C
(_unit AX1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2363
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2364
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2365
			(_port C in )
			(_port Y out )
		)
	)
)
V 000038 56 1530 1268927230687 BBDLHS
(_unit BBDLHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$GIN integer 1)
		(_specparam InputLoad$GOUT integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 2417
			(_code  1 GOUT*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2420
			(_code  2 E)
			(_port GOUT in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 2422
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 2425
			(_code  3 NT*GIN)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 2427
			(_port GIN in negedge)
			(_port Q out negedge)
			(_datain PAD in negedge)
		)
		(_tchk setup 0 2430
			(_port D ())
			(_port GOUT (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2431
			(_port GOUT (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 2433
			(_port PAD ())
			(_port GIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 2434
			(_port GIN (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2436
			(_port GOUT (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2437
			(_port GIN (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 526 1268927230703 BBHS
(_unit BBHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2479
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2480
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2481
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 527 1268927230708 BIBUF
(_unit BIBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2523
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2524
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2525
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000035 56 255 1268927230713 BUFA
(_unit BUFA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2563
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 255 1268927230718 BUFD
(_unit BUFD
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2603
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 255 1268927230723 BUFF
(_unit BUFF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2643
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 530 1268927230728 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2687
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2688
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2689
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000037 56 264 1268927230733 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 2728
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000037 56 256 1268927230738 CLKINT
(_unit CLKINT
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 2764
			(_port A in )
			(_port Y out )
		)
	)
)
V 000034 56 944 1268927230743 CM7
(_unit CM7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2811
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2812
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2813
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2814
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2816
			(_port S0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2817
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2818
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000035 56 1062 1268927230752 CM8
(_unit CM8
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 2)
		(_specparam InputLoad$S00 integer 1)
		(_specparam InputLoad$S01 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2868
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2869
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2870
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2871
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2873
			(_port S00 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2874
			(_port S01 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2875
			(_port S10 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2876
			(_port S11 in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927230757 CS1
(_unit CS1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2917
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2918
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2919
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2920
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2921
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 702 1268927230766 CS2
(_unit CS2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 2965
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2966
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2967
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2968
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2969
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 599 1268927230771 CY2A
(_unit CY2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3010
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3011
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3012
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3013
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000035 56 599 1268927230780 CY2B
(_unit CY2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A0 integer 1)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B0 integer 1)
		(_specparam InputLoad$B1 integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 3054
			(_port A0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3055
			(_port B0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3056
			(_port A1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3057
			(_port B1 in )
			(_port Y out )
		)
	)
)
V 000034 56 802 1268927230785 DF1
(_unit DF1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3103
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3106
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3107
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3109
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3110
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 805 1268927230794 DF1A
(_unit DF1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3157
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3160
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3161
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3163
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3164
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 808 1268927230803 DF1A_CC
(_unit DF1A_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3211
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3214
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3215
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3217
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3218
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 803 1268927230808 DF1B
(_unit DF1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3265
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3268
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3269
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3271
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3272
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 806 1268927230818 DF1B_CC
(_unit DF1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3319
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3322
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3323
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3325
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3326
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 805 1268927230823 DF1C
(_unit DF1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3373
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3376
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3377
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3379
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3380
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 808 1268927230832 DF1C_CC
(_unit DF1C_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 3427
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 3430
			(_port D ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3431
			(_port CLK (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3433
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3434
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 805 1268927230837 DF1_CC
(_unit DF1_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3481
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 3484
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3485
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3487
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3488
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1411 1268927230842 DFC1
(_unit DFC1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3541
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3543
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3546
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3547
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3550
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3553
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3554
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3555
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3557
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1412 1268927230851 DFC1A
(_unit DFC1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3609
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3611
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3614
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3615
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3618
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3621
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3622
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3623
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3625
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1415 1268927230860 DFC1A_CC
(_unit DFC1A_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 3677
			(_code  1 NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3679
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 3682
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3683
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3686
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3689
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3690
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3691
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3693
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1302 1268927230865 DFC1B
(_unit DFC1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3742
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3744
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3747
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3748
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3751
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3754
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3755
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3756
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3758
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1305 1268927230879 DFC1B_CC
(_unit DFC1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3807
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 3809
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3812
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3813
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3816
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3819
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3820
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3821
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3823
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1302 1268927230884 DFC1D
(_unit DFC1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3872
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3874
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3877
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3878
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3881
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3884
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3885
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3886
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3888
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1305 1268927230893 DFC1D_CC
(_unit DFC1D_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 3937
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 3939
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 3942
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3943
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 3946
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3949
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3950
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3951
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 3953
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1264 1268927230906 DFC1E
(_unit DFC1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \pos\)
		(_modpath parallel negative 0 4000
			(_code  1 CLR)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4002
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4005
			(_port D ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4006
			(_port CLK (posedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4009
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4012
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4013
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4014
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4016
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1264 1268927230923 DFC1G
(_unit DFC1G
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam EdgeType string \neg\)
		(_modpath parallel negative 0 4062
			(_code  1 CLR)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4064
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 4067
			(_port D ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4068
			(_port CLK (negedge))
			(_port D () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4071
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4074
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4075
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4076
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4078
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1414 1268927230932 DFC1_CC
(_unit DFC1_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \CLRN\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 4130
			(_code  1 NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4132
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 4135
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4136
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4139
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4142
			(_port CLK (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4143
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4144
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4146
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1096 1268927230939 DFE
(_unit DFE
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4195
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4198
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4199
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4201
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4202
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4204
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4205
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1117 1268927230948 DFE1B
(_unit DFE1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4254
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4257
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4258
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4260
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4261
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4263
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4264
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1120 1268927230957 DFE1B_CC
(_unit DFE1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4313
			(_code  1 NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4316
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4317
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4319
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4320
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4322
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4323
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1117 1268927230962 DFE1C
(_unit DFE1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4372
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4375
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4376
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4378
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4379
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4381
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4382
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1120 1268927230984 DFE1C_CC
(_unit DFE1C_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4431
			(_code  1 NT*E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4434
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4435
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4437
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4438
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4440
			(_port CLK (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4441
			(_port CLK (posedge) (_code  5 NTB*E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1588 1268927230989 DFE3A
(_unit DFE3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4494
			(_code  1 E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4496
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4499
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4500
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4502
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4503
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4506
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4511
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4512
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4514
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4515
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1588 1268927231001 DFE3B
(_unit DFE3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4568
			(_code  1 E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4570
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4573
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4574
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4576
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4577
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4580
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4583
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4584
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4586
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4587
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1592 1268927231020 DFE3C
(_unit DFE3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4641
			(_code  1 NT*E*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 4643
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4646
			(_port D ())
			(_port CLK (posedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4647
			(_port CLK (posedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4650
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4654
			(_port E ())
			(_port CLK (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4655
			(_port CLK (posedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4657
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4658
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4660
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4661
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1592 1268927231031 DFE3D
(_unit DFE3D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4716
			(_code  1 NT*E*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 4718
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 4721
			(_port D ())
			(_port CLK (negedge) (_code  2 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4722
			(_port CLK (negedge))
			(_port D () (_code  3 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4724
			(_port E ())
			(_port CLK (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4725
			(_port CLK (negedge))
			(_port E () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4728
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4731
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4732
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4734
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 4735
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1101 1268927231036 DFEA
(_unit DFEA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 4785
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4788
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4789
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4791
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4792
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4794
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4795
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1104 1268927231063 DFEA_CC
(_unit DFEA_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_modpath parallel positive 0 4844
			(_code  1 E)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 4847
			(_port D ())
			(_port CLK (negedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4848
			(_port CLK (negedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4850
			(_port E ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4851
			(_port CLK (negedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4853
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4854
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1099 1268927231068 DFE_CC
(_unit DFE_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4903
			(_code  1 E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 4906
			(_port D ())
			(_port CLK (posedge) (_code  2 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4907
			(_port CLK (posedge))
			(_port D () (_code  3 E))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4909
			(_port E ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4910
			(_port CLK (posedge))
			(_port E ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4912
			(_port CLK (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4913
			(_port CLK (negedge) (_code  5 E))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1495 1268927231073 DFM
(_unit DFM
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 4965
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 4967
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 4970
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4971
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4972
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4973
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 4975
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 4976
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4978
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4979
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1500 1268927231082 DFM1B
(_unit DFM1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5031
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5033
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 5036
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5037
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5038
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5039
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5041
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5042
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5044
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5045
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1503 1268927231098 DFM1B_CC
(_unit DFM1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5097
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5099
			(_code  2 S)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 5102
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5103
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5104
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5105
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5107
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5108
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5110
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5111
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1500 1268927231103 DFM1C
(_unit DFM1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5163
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5165
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 5168
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5169
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5170
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5171
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5173
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5174
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5176
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5177
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1503 1268927231112 DFM1C_CC
(_unit DFM1C_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5229
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5231
			(_code  2 S)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 5234
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5235
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5236
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5237
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5239
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5240
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5242
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5243
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2063 1268927231117 DFM3
(_unit DFM3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5304
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 5306
			(_code  2 S*AN*NT*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 5308
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5311
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5312
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5313
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5314
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5316
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5317
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5320
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5323
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5324
			(_port CLK (posedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5325
			(_port CLK (negedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5327
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1968 1268927231126 DFM3B
(_unit DFM3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5386
			(_code  1 NT*S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 5388
			(_code  2 S*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5390
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5393
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5394
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5395
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5396
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5398
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5399
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5402
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5405
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5406
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5407
			(_port CLK (posedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5409
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2064 1268927231156 DFM3E
(_unit DFM3E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 5470
			(_code  1 NT*S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 5472
			(_code  2 S*AN*NT*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5474
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 5477
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5478
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5479
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5480
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5482
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5483
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5486
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5489
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5490
			(_port CLK (negedge) (_code  9 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5491
			(_port CLK (posedge) (_code  10 CLR_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5493
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1972 1268927231165 DFM4C
(_unit DFM4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5552
			(_code  1 NT*S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel negative 0 5554
			(_code  2 S*AN*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 5556
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5559
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5560
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5561
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5562
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5564
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5565
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5568
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5571
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5572
			(_port CLK (posedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5573
			(_port CLK (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5575
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1972 1268927231174 DFM4D
(_unit DFM4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 5634
			(_code  1 NT*S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel negative 0 5636
			(_code  2 S*AN*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain B in negedge)
		)
		(_modpath parallel positive 0 5638
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 5641
			(_port A ())
			(_port CLK (negedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5642
			(_port CLK (negedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5643
			(_port B ())
			(_port CLK (negedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5644
			(_port CLK (negedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5646
			(_port S ())
			(_port CLK (negedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5647
			(_port CLK (negedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5650
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5653
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5654
			(_port CLK (negedge) (_code  9 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5655
			(_port CLK (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5657
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3097 1268927231188 DFM6A
(_unit DFM6A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5720
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 5722
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 5724
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 5726
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 5728
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5731
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5732
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5733
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5734
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5735
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5736
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5737
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5738
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5740
			(_port S0 ())
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5741
			(_port CLK (posedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5742
			(_port S1 ())
			(_port CLK (posedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5743
			(_port CLK (posedge))
			(_port S1 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5745
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5747
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5748
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5749
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5751
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3097 1268927231197 DFM6B
(_unit DFM6B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5813
			(_code  1 NT*S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 5815
			(_code  2 S0*AN*NT*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 5817
			(_code  3 NT*S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 5819
			(_code  4 S0*AN*S1*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 5821
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5824
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5825
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5826
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5827
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5828
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5829
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5830
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5831
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5833
			(_port S0 ())
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5834
			(_port CLK (negedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5835
			(_port S1 ())
			(_port CLK (negedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5836
			(_port CLK (negedge))
			(_port S1 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5838
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5840
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5841
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5842
			(_port CLK (negedge) (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5844
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3396 1268927231204 DFM7A
(_unit DFM7A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 5907
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 5909
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 5911
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 5913
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 5915
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 5918
			(_port D0 ())
			(_port CLK (posedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5919
			(_port CLK (posedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5920
			(_port D1 ())
			(_port CLK (posedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5921
			(_port CLK (posedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5922
			(_port D2 ())
			(_port CLK (posedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5923
			(_port CLK (posedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5924
			(_port D3 ())
			(_port CLK (posedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5925
			(_port CLK (posedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5927
			(_port S0 ())
			(_port CLK (posedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5928
			(_port CLK (posedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5929
			(_port S10 ())
			(_port CLK (posedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5930
			(_port CLK (posedge))
			(_port S10 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 5931
			(_port S11 ())
			(_port CLK (posedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5932
			(_port CLK (posedge))
			(_port S11 () (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 5934
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5936
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5937
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5938
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 5940
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 3396 1268927231209 DFM7B
(_unit DFM7B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6005
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 6007
			(_code  2 S0*AN*NT*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 6009
			(_code  3 NT*S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 6011
			(_code  4 S0*AN*S10*OR*S11*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 6013
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6016
			(_port D0 ())
			(_port CLK (negedge) (_code  5 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6017
			(_port CLK (negedge))
			(_port D0 () (_code  6 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6018
			(_port D1 ())
			(_port CLK (negedge) (_code  7 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6019
			(_port CLK (negedge))
			(_port D1 () (_code  8 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6020
			(_port D2 ())
			(_port CLK (negedge) (_code  9 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6021
			(_port CLK (negedge))
			(_port D2 () (_code  10 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6022
			(_port D3 ())
			(_port CLK (negedge) (_code  11 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6023
			(_port CLK (negedge))
			(_port D3 () (_code  12 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6025
			(_port S0 ())
			(_port CLK (negedge) (_code  13 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6026
			(_port CLK (negedge))
			(_port S0 () (_code  14 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6027
			(_port S10 ())
			(_port CLK (negedge) (_code  15 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6028
			(_port CLK (negedge))
			(_port S10 () (_code  16 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6029
			(_port S11 ())
			(_port CLK (negedge) (_code  17 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6030
			(_port CLK (negedge))
			(_port S11 () (_code  18 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6032
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6034
			(_port CLK (posedge) (_code  19 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6035
			(_port CLK (negedge) (_code  20 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6036
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6038
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1496 1268927231214 DFMA
(_unit DFMA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6089
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6091
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6094
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6095
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6096
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6097
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6099
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6100
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6102
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6103
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1499 1268927231224 DFMA_CC
(_unit DFMA_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6155
			(_code  1 NT*S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain A in negedge)
		)
		(_modpath parallel positive 0 6157
			(_code  2 S)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
		)
		(_tchk setup 0 6160
			(_port A ())
			(_port CLK (negedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6161
			(_port CLK (negedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6162
			(_port B ())
			(_port CLK (negedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6163
			(_port CLK (negedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6165
			(_port S ())
			(_port CLK (negedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6166
			(_port CLK (negedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6168
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6169
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1967 1268927231229 DFMB
(_unit DFMB
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6228
			(_code  1 NT*S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6230
			(_code  2 S*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_modpath parallel positive 0 6232
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6235
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6236
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6237
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6238
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6240
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6241
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6244
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6247
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6248
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6249
			(_port CLK (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6251
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1789 1268927231238 DFME1A
(_unit DFME1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6312
			(_code  1 NT*S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6314
			(_code  2 S*AN*NT*E)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6318
			(_port A ())
			(_port CLK (posedge) (_code  3 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6319
			(_port CLK (posedge))
			(_port A () (_code  4 EN_A))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6320
			(_port B ())
			(_port CLK (posedge) (_code  5 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6321
			(_port CLK (posedge))
			(_port B () (_code  6 EN_B))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6323
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6324
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6326
			(_port S ())
			(_port CLK (posedge) (_code  7 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6327
			(_port CLK (posedge))
			(_port S () (_code  8 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6329
			(_port CLK (posedge) (_code  9 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6330
			(_port CLK (negedge) (_code  10 E_))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1498 1268927231243 DFM_CC
(_unit DFM_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 6382
			(_code  1 NT*S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain A in posedge)
		)
		(_modpath parallel positive 0 6384
			(_code  2 S)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
		)
		(_tchk setup 0 6387
			(_port A ())
			(_port CLK (posedge) (_code  3 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6388
			(_port CLK (posedge))
			(_port A () (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6389
			(_port B ())
			(_port CLK (posedge) (_code  5 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6390
			(_port CLK (posedge))
			(_port B () (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6392
			(_port S ())
			(_port CLK (posedge) (_code  7 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6393
			(_port CLK (posedge))
			(_port S () (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6395
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6396
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1325 1268927231248 DFP1
(_unit DFP1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6445
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6447
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6450
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6451
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6454
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6457
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6458
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6459
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6461
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1326 1268927231257 DFP1A
(_unit DFP1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6510
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6512
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6515
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6516
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6519
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6522
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6523
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6524
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6526
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1329 1268927231285 DFP1A_CC
(_unit DFP1A_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6575
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6577
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 6580
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6581
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6584
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6587
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6588
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6589
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6591
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1307 1268927231290 DFP1B
(_unit DFP1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6640
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6642
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6645
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6646
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6649
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6652
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6653
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6654
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6656
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1310 1268927231299 DFP1B_CC
(_unit DFP1B_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 3)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6705
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6707
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6710
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6711
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6714
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6717
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6718
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6719
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6721
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1415 1268927231304 DFP1C
(_unit DFP1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 6772
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6774
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6777
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6778
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6781
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6784
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6785
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6786
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6788
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1307 1268927231313 DFP1D
(_unit DFP1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6837
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6839
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6842
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6843
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6846
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6849
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6850
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6851
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6853
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1310 1268927231322 DFP1D_CC
(_unit DFP1D_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 6902
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6904
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 6907
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6908
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6911
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6914
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6915
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6916
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6918
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1305 1268927231327 DFP1E
(_unit DFP1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 6967
			(_code  1 PRE)
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 6969
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6972
			(_port D ())
			(_port CLK (posedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6973
			(_port CLK (posedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6976
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6979
			(_port CLK (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6980
			(_port CLK (negedge) (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6981
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6983
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1415 1268927231336 DFP1F
(_unit DFP1F
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \PREN\)
		(_specparam ExtraDelayPin string \PRE\)
		(_modpath parallel negative 0 7034
			(_code  1 NT*PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7036
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7039
			(_port D ())
			(_port CLK (negedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7040
			(_port CLK (negedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7043
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7046
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7047
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7048
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7050
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1313 1268927231345 DFP1G
(_unit DFP1G
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel negative 0 7099
			(_code  1 PRE)
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7101
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7104
			(_port D ())
			(_port CLK (negedge) (_code  2 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7105
			(_port CLK (negedge))
			(_port D () (_code  3 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7108
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7112
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7113
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7114
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7116
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1328 1268927231354 DFP1_CC
(_unit DFP1_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7165
			(_code  1 NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7167
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7170
			(_port D ())
			(_port CLK (posedge) (_code  2 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7171
			(_port CLK (posedge))
			(_port D () (_code  3 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7174
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7177
			(_port CLK (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7178
			(_port CLK (negedge) (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7179
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7181
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1818 1268927231359 DFPC
(_unit DFPC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7235
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7238
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7241
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7244
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7245
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7248
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7250
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7253
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7254
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7255
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7256
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7258
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7259
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1819 1268927231368 DFPCA
(_unit DFPCA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7313
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7316
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7319
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7322
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7323
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7326
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7328
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7331
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7332
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7333
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7334
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7336
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7337
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1822 1268927231377 DFPCA_CC
(_unit DFPCA_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 2)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7391
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7394
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7397
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7400
			(_port D ())
			(_port CLK (negedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7401
			(_port CLK (negedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7404
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7406
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7409
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7410
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7411
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7412
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7414
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7415
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1821 1268927231382 DFPC_CC
(_unit DFPC_CC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 3)
		(_specparam InputLoad$PRE integer 3)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combcomb\)
		(_modpath parallel positive 0 7469
			(_code  1 CLR*AN*NT*PRE)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7472
			(_code  2 NT*PRE)
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7475
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 7478
			(_port D ())
			(_port CLK (posedge) (_code  4 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7479
			(_port CLK (posedge))
			(_port D () (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7482
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7484
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7487
			(_port CLK (posedge) (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7488
			(_port CLK (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7489
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7490
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7492
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  8 PRE_))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7493
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 762 1268927231387 DL1
(_unit DL1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 7543
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7545
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7548
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7549
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7551
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 766 1268927231392 DL1A
(_unit DL1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 7600
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7602
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7605
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7606
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7608
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 766 1268927231401 DL1B
(_unit DL1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 7658
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7660
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7663
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7664
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7666
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 769 1268927231406 DL1C
(_unit DL1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 7715
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7717
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7720
			(_port D ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7721
			(_port G (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7723
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1967 1268927231415 DL2A
(_unit DL2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7775
			(_code  1 G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7777
			(_code  2 CLR*AN*NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7779
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7782
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7784
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7787
			(_code  4 G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7791
			(_port D ())
			(_port G (negedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7792
			(_port G (negedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7795
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7797
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7800
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7802
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7803
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7805
			(_port CLR (posedge))
			(_port G (negedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7806
			(_port PRE (negedge))
			(_port G (negedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2032 1268927231424 DL2B
(_unit DL2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 7857
			(_code  1 NT*G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 7859
			(_code  2 NT*CLR*AN*PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7862
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 7865
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 7868
			(_code  5 NT*G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 7871
			(_code  6 NT*G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7875
			(_port D ())
			(_port G (posedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7876
			(_port G (posedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7879
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7881
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7884
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7886
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7887
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7889
			(_port CLR (negedge))
			(_port G (posedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7890
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1973 1268927231433 DL2C
(_unit DL2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 7941
			(_code  1 NT*G*AN*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 7943
			(_code  2 CLR*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7945
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 7948
			(_code  3 CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 7950
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7953
			(_code  4 NT*G*AN*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 7957
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7958
			(_port G (posedge))
			(_port D () (_code  6 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7961
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7963
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7966
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7968
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7969
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7971
			(_port CLR (posedge))
			(_port G (posedge) (_code  8 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7972
			(_port PRE (negedge))
			(_port G (posedge) (_code  9 CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2023 1268927231454 DL2D
(_unit DL2D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel negative 0 8023
			(_code  1 G*AN*NT*CLR*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8025
			(_code  2 NT*CLR*AN*PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8028
			(_code  3 PRE)
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8031
			(_code  4 NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 8034
			(_code  5 G*AN*PRE)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 8037
			(_code  6 G*AN*NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8041
			(_port D ())
			(_port G (negedge) (_code  7 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8042
			(_port G (negedge))
			(_port D () (_code  8 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8045
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8047
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8050
			(_port G (posedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8052
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8053
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8055
			(_port CLR (negedge))
			(_port G (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8056
			(_port PRE (posedge))
			(_port G (negedge) (_code  11 NTB*CLR))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1382 1268927231474 DLC
(_unit DLC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 8106
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8109
			(_code  2 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8111
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8114
			(_code  3 G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8117
			(_port D ())
			(_port G (negedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8118
			(_port G (negedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8121
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8124
			(_port G (posedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8125
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8127
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1405 1268927231498 DLC1
(_unit DLC1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8178
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8181
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8183
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8186
			(_code  3 G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8189
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8190
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8193
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8196
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8197
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8199
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1412 1268927231507 DLC1A
(_unit DLC1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8250
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8253
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8255
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8258
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8261
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8262
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8265
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8268
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8269
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8271
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1411 1268927231516 DLC1F
(_unit DLC1F
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 2)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8322
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8325
			(_code  2 NT*CLR)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8327
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 8330
			(_code  3 G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8333
			(_port D ())
			(_port G (negedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8334
			(_port G (negedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8337
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8340
			(_port G (posedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8341
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8343
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1417 1268927231547 DLC1G
(_unit DLC1G
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$G integer 2)
		(_specparam InputLoad$CLR integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8394
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8397
			(_code  2 NT*CLR)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8399
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel negative 0 8402
			(_code  3 NT*G)
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8405
			(_port D ())
			(_port G (posedge) (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8406
			(_port G (posedge))
			(_port D () (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8409
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8412
			(_port G (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8413
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8415
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1389 1268927231556 DLCA
(_unit DLCA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 8466
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8469
			(_code  2 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8471
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8474
			(_code  3 NT*G)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8477
			(_port D ())
			(_port G (posedge) (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8478
			(_port G (posedge))
			(_port D () (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8481
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8484
			(_port G (negedge) (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8485
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8487
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1283 1268927231565 DLE
(_unit DLE
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8538
			(_code  1 G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8541
			(_code  2 E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8544
			(_code  3 G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8547
			(_port D ())
			(_port G (negedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8548
			(_port G (negedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8550
			(_port G (posedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8551
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8554
			(_port D ())
			(_port E (negedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8555
			(_port E (negedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1321 1268927231582 DLE1D
(_unit DLE1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel negative 0 8607
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 8610
			(_code  2 NT*E)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel negative 0 8613
			(_code  3 NT*G)
			(_port E in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8616
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8617
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8619
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8620
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8623
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8624
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2158 1268927231591 DLE2B
(_unit DLE2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8680
			(_code  1 NT*G*AN*NT*E*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8683
			(_code  2 NT*E*AN*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8686
			(_code  3 NT*G*AN*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8688
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8691
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8694
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8695
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8697
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8698
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8701
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8702
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8703
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8705
			(_port CLR (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8706
			(_port G (posedge) (_code  12 E_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8708
			(_port CLR (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8709
			(_port E (posedge) (_code  14 G_))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2209 1268927231600 DLE2C
(_unit DLE2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 8770
			(_code  1 NT*G*AN*NT*E*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8773
			(_code  2 NT*E*AN*NT*CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8776
			(_code  3 NT*G*AN*NT*CLR)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8778
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8781
			(_code  4 NT*G*AN*NT*E)
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8783
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8784
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8786
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_CLR_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8787
			(_port E (posedge) (_code  8 ENABLE_CLR_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8790
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8791
			(_port E (negedge) (_code  10 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8792
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8794
			(_port CLR (negedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8795
			(_port G (posedge) (_code  12 E_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8797
			(_port CLR (negedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8798
			(_port E (posedge) (_code  14 G_))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2183 1268927231609 DLE3B
(_unit DLE3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8855
			(_code  1 NT*G*AN*NT*E*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8858
			(_code  2 NT*E*AN*NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8861
			(_code  3 NT*G*AN*NT*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8863
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 8866
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8870
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8871
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8873
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8874
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8876
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8877
			(_port E (negedge) (_code  10 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8878
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8880
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8881
			(_port G (posedge) (_code  12 NTB*E))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8884
			(_port PRE (negedge))
			(_port E (posedge) (_code  13 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8885
			(_port E (posedge) (_code  14 NTB*G))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2158 1268927231618 DLE3C
(_unit DLE3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_modpath parallel positive 0 8940
			(_code  1 NT*G*AN*NT*E*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 8943
			(_code  2 NT*E*AN*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8946
			(_code  3 NT*G*AN*PRE)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8948
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 8951
			(_code  4 NT*G*AN*NT*E)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8954
			(_port D ())
			(_port G (posedge) (_code  5 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8955
			(_port G (posedge) (_code  6 ENABLE))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8957
			(_port D ())
			(_port E (posedge) (_code  7 ENABLE_PRE_G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8958
			(_port E (posedge) (_code  8 ENABLE_PRE_G_))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8960
			(_port G (negedge) (_code  9 ENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8961
			(_port E (negedge) (_code  10 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8962
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8964
			(_port PRE (posedge))
			(_port G (posedge) (_code  11 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8965
			(_port G (posedge) (_code  12 E_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8967
			(_port PRE (posedge))
			(_port E (posedge) (_code  13 G_))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8968
			(_port E (posedge) (_code  14 G_))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1302 1268927231627 DLEA
(_unit DLEA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9018
			(_code  1 G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9021
			(_code  2 NT*E)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 9024
			(_code  3 G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9027
			(_port D ())
			(_port G (negedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9028
			(_port G (negedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9030
			(_port G (posedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9031
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9034
			(_port D ())
			(_port E (posedge) (_code  7 G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9035
			(_port E (posedge) (_code  8 G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1298 1268927231636 DLEB
(_unit DLEB
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9087
			(_code  1 NT*G*AN*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9090
			(_code  2 E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9093
			(_code  3 NT*G)
			(_port E in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 9096
			(_port D ())
			(_port G (posedge) (_code  4 E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9097
			(_port G (posedge) (_code  5 E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9099
			(_port G (negedge) (_code  6 E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9100
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9103
			(_port D ())
			(_port E (negedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9104
			(_port E (negedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1316 1268927231641 DLEC
(_unit DLEC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 9155
			(_code  1 NT*G*AN*NT*E)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9158
			(_code  2 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9161
			(_code  3 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9164
			(_port D ())
			(_port G (posedge) (_code  4 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9165
			(_port G (posedge) (_code  5 NTB*E))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9167
			(_port G (negedge) (_code  6 NTB*E))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9168
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9171
			(_port D ())
			(_port E (posedge) (_code  7 NTB*G))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9172
			(_port E (posedge) (_code  8 NTB*G))
			(_port D ())
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1579 1268927231650 DLM
(_unit DLM
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9225
			(_code  1 NT*S*AN*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9227
			(_code  2 S*AN*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9229
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel unknown 0 9232
			(_code  3 G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 9235
			(_port A ())
			(_port G (negedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9236
			(_port G (negedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9238
			(_port B ())
			(_port G (negedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9239
			(_port G (negedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9241
			(_port S ())
			(_port G (negedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9242
			(_port G (negedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9244
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 2052 1268927231655 DLM2
(_unit DLM2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9293
			(_code  1 NT*S*AN*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9295
			(_code  2 S*AN*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 9298
			(_code  3 G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9301
			(_code  4 CLR)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain B in posedge)
			(_datain S in posedge)
			(_datain A in posedge)
			(_datain S in posedge)
		)
		(_modpath parallel positive 0 9303
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9307
			(_port A ())
			(_port G (negedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9308
			(_port G (negedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9310
			(_port B ())
			(_port G (negedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9311
			(_port G (negedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9313
			(_port S ())
			(_port G (negedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9314
			(_port G (negedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9317
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9318
			(_port G (posedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9320
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9321
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 2062 1268927231660 DLM2B
(_unit DLM2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9372
			(_code  1 NT*S*AN*NT*G*AN*CLR)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9374
			(_code  2 S*AN*NT*G*AN*CLR)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel unknown 0 9377
			(_code  3 NT*G*AN*A*XOB*B*AN*CLR)
			(_port S in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9380
			(_code  4 CLR)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 9382
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9386
			(_port A ())
			(_port G (posedge) (_code  5 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9387
			(_port G (posedge) (_code  6 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9389
			(_port B ())
			(_port G (posedge) (_code  7 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9390
			(_port G (posedge) (_code  8 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9392
			(_port S ())
			(_port G (posedge) (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9393
			(_port G (posedge))
			(_port S () (_code  10 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9396
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9399
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9400
			(_port G (negedge) (_code  11 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9402
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 3970 1268927231665 DLM3
(_unit DLM3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9465
			(_code  1 NT*S0*AN*NT*S1*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9467
			(_code  2 S0*AN*NT*S1*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9469
			(_code  3 NT*S0*AN*S1*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9471
			(_code  4 S0*AN*S1*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9474
			(_code  5 NT*S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 9476
			(_code  6 S0*AN*NT*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9478
			(_code  7 NT*S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9480
			(_code  8 S0*AN*S1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9483
			(_code  9 NT*S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9485
			(_code  10 NT*S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9488
			(_code  11 S0*AN*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9490
			(_code  12 NT*S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9493
			(_code  13 NT*S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9495
			(_code  14 S1*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9498
			(_code  15 S0*AN*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9500
			(_code  16 S1*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9504
			(_port D0 ())
			(_port G (negedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9505
			(_port G (negedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9506
			(_port D1 ())
			(_port G (negedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9507
			(_port G (negedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9508
			(_port D2 ())
			(_port G (negedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9509
			(_port G (negedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9510
			(_port D3 ())
			(_port G (negedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9511
			(_port G (negedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9513
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9514
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9515
			(_port S1 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9516
			(_port G (negedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9518
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4007 1268927231670 DLM3A
(_unit DLM3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9577
			(_code  1 NT*S0*AN*NT*S1*AN*NT*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9579
			(_code  2 NT*S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9581
			(_code  3 NT*S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9583
			(_code  4 NT*S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9586
			(_code  5 S0*AN*NT*S1*AN*NT*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9588
			(_code  6 S0*AN*NT*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9590
			(_code  7 S0*AN*NT*G)
			(_port S1 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9592
			(_code  8 NT*S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9595
			(_code  9 NT*S0*AN*S1*AN*NT*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9597
			(_code  10 NT*S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9599
			(_code  11 NT*S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9601
			(_code  12 S1*AN*NT*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9604
			(_code  13 S0*AN*S1*AN*NT*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9606
			(_code  14 S0*AN*S1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9608
			(_code  15 S0*AN*NT*G)
			(_port S1 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9610
			(_code  16 S1*AN*NT*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9614
			(_port D0 ())
			(_port G (posedge) (_code  17 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9615
			(_port G (posedge) (_code  18 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9616
			(_port D1 ())
			(_port G (posedge) (_code  19 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9617
			(_port G (posedge) (_code  20 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9618
			(_port D2 ())
			(_port G (posedge) (_code  21 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9619
			(_port G (posedge) (_code  22 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9620
			(_port D3 ())
			(_port G (posedge) (_code  23 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9621
			(_port G (posedge) (_code  24 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9623
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9624
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9625
			(_port S1 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9626
			(_port G (posedge))
			(_port S1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9628
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 4955 1268927231675 DLM4
(_unit DLM4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9690
			(_code  1 NT*S0*AN*NT*S10*OR*S11*AN*G)
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9692
			(_code  2 S0*AN*NT*S10*OR*S11*AN*G)
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9694
			(_code  3 NT*S0*AN*S10*OR*S11*AN*G)
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9696
			(_code  4 S0*AN*S10*OR*S11*AN*G)
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9699
			(_code  5 NT*S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D0 in posedge)
		)
		(_modpath parallel positive 0 9701
			(_code  6 S0*AN*NT*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9703
			(_code  7 NT*S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9705
			(_code  8 S0*AN*S10*OR*S11)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9708
			(_code  9 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9710
			(_code  10 NT*S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9712
			(_code  11 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9715
			(_code  12 S0*AN*G*AN*NT*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9717
			(_code  13 S0*AN*G*AN*NT*S10)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9719
			(_code  14 NT*S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D1 in posedge)
		)
		(_modpath parallel positive 0 9722
			(_code  15 NT*S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9724
			(_code  16 NT*S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D2 in posedge)
		)
		(_modpath parallel positive 0 9726
			(_code  17 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9729
			(_code  18 S0*AN*G*AN*NT*S11)
			(_port S10 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9731
			(_code  19 S0*AN*G*AN*NT*S10)
			(_port S11 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_modpath parallel positive 0 9733
			(_code  20 S10*OR*S11*AN*G)
			(_port S0 in posedge)
			(_port Q out posedge)
			(_datain D3 in posedge)
		)
		(_tchk setup 0 9737
			(_port D0 ())
			(_port G (negedge) (_code  21 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9738
			(_port G (negedge) (_code  22 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9739
			(_port D1 ())
			(_port G (negedge) (_code  23 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9740
			(_port G (negedge) (_code  24 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9741
			(_port D2 ())
			(_port G (negedge) (_code  25 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9742
			(_port G (negedge) (_code  26 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9743
			(_port D3 ())
			(_port G (negedge) (_code  27 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9744
			(_port G (negedge) (_code  28 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9746
			(_port S0 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9747
			(_port G (negedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9748
			(_port S10 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9749
			(_port G (negedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9750
			(_port S11 ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9751
			(_port G (negedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9753
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 4672 1268927231680 DLM4A
(_unit DLM4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S10 integer 1)
		(_specparam InputLoad$S11 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9815
			(_port D0 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9817
			(_port D1 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9819
			(_port D2 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9821
			(_port D3 in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9824
			(_code  1 NT*S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9826
			(_code  2 S0*AN*NT*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9828
			(_code  3 NT*S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9830
			(_code  4 S0*AN*S10*OR*S11)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9833
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9835
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9837
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D0 in negedge)
		)
		(_modpath parallel positive 0 9840
			(_code  5 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9842
			(_code  6 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9844
			(_code  7 NT*S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D1 in negedge)
		)
		(_modpath parallel positive 0 9847
			(_code  8 NT*S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9849
			(_code  9 NT*S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9851
			(_code  10 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D2 in negedge)
		)
		(_modpath parallel positive 0 9854
			(_code  11 S0*AN*G*AN*S11)
			(_port S10 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9856
			(_code  12 S0*AN*G*AN*S10)
			(_port S11 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_modpath parallel positive 0 9858
			(_code  13 S10*OR*S11*AN*G)
			(_port S0 in negedge)
			(_port Q out negedge)
			(_datain D3 in negedge)
		)
		(_tchk setup 0 9862
			(_port D0 ())
			(_port G (posedge) (_code  14 EN_D0))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9863
			(_port G (posedge) (_code  15 EN_D0))
			(_port D0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9864
			(_port D1 ())
			(_port G (posedge) (_code  16 EN_D1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9865
			(_port G (posedge) (_code  17 EN_D1))
			(_port D1 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9866
			(_port D2 ())
			(_port G (posedge) (_code  18 EN_D2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9867
			(_port G (posedge) (_code  19 EN_D2))
			(_port D2 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9868
			(_port D3 ())
			(_port G (posedge) (_code  20 EN_D3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9869
			(_port G (posedge) (_code  21 EN_D3))
			(_port D3 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9871
			(_port S0 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9872
			(_port G (posedge))
			(_port S0 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9873
			(_port S10 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9874
			(_port G (posedge))
			(_port S10 ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9875
			(_port S11 ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9876
			(_port G (posedge))
			(_port S11 ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9878
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1589 1268927231685 DLMA
(_unit DLMA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel positive 0 9929
			(_code  1 NT*S*AN*NT*G)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9931
			(_code  2 S*AN*NT*G)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 9933
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 9936
			(_code  3 NT*G*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 9939
			(_port A ())
			(_port G (posedge) (_code  4 NTB*S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9940
			(_port G (posedge) (_code  5 NTB*S))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9942
			(_port B ())
			(_port G (posedge) (_code  6 S))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9943
			(_port G (posedge) (_code  7 S))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9945
			(_port S ())
			(_port G (posedge) (_code  8 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9946
			(_port G (posedge))
			(_port S () (_code  9 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9948
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 2654 1268927231690 DLME1A
(_unit DLME1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam InputLoad$E integer 2)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10006
			(_code  1 NT*S*AN*NT*G*AN*NT*E)
			(_port A in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10008
			(_code  2 S*AN*NT*G*AN*NT*E)
			(_port B in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10011
			(_code  3 NT*E)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel positive 0 10013
			(_code  4 NT*G)
			(_port E in negedge)
			(_port Q out negedge)
			(_datain B in negedge)
			(_datain S in negedge)
			(_datain A in negedge)
			(_datain S in negedge)
		)
		(_modpath parallel unknown 0 10016
			(_code  5 NT*G*AN*NT*E*AN*A*XOB*B)
			(_port S in )
			(_port Q out )
		)
		(_tchk setup 0 10019
			(_port A ())
			(_port G (posedge) (_code  6 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10020
			(_port G (posedge) (_code  7 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10022
			(_port B ())
			(_port G (posedge) (_code  8 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10023
			(_port G (posedge) (_code  9 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10025
			(_port S ())
			(_port G (posedge) (_code  10 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10026
			(_port G (posedge))
			(_port S () (_code  11 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10028
			(_port A ())
			(_port E (posedge) (_code  12 EN1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10029
			(_port E (posedge) (_code  13 EN1))
			(_port A ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10031
			(_port B ())
			(_port E (posedge) (_code  14 EN2))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10032
			(_port E (posedge) (_code  15 EN2))
			(_port B ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10034
			(_port S ())
			(_port E (posedge) (_code  16 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10035
			(_port E (posedge))
			(_port S () (_code  17 EN3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10037
			(_port G (negedge) (_code  18 E_))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10038
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1415 1268927231695 DLP1
(_unit DLP1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10089
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10092
			(_code  2 NT*PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10094
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10097
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10100
			(_port D ())
			(_port G (negedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10101
			(_port G (negedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10104
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10107
			(_port G (posedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10108
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10110
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1422 1268927231704 DLP1A
(_unit DLP1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10161
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10164
			(_code  2 NT*PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10166
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10169
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 10172
			(_port D ())
			(_port G (posedge) (_code  4 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10173
			(_port G (posedge))
			(_port D () (_code  5 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10176
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10179
			(_port G (negedge) (_code  6 NTB*PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10180
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10182
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1398 1268927231713 DLP1B
(_unit DLP1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10232
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10235
			(_code  2 PRE)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10237
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10240
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10243
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10244
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10247
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10250
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10251
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10253
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1404 1268927231722 DLP1C
(_unit DLP1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \combWfb\)
		(_modpath parallel positive 0 10304
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 10307
			(_code  2 PRE)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10309
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 10312
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10315
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10316
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10319
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10322
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10323
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10325
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1399 1268927231731 DLP1D
(_unit DLP1D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 10376
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10379
			(_code  2 PRE)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10381
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 10384
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10387
			(_port D ())
			(_port G (negedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10388
			(_port G (negedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10391
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10394
			(_port G (posedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10395
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10397
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1405 1268927231740 DLP1E
(_unit DLP1E
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$PRE integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$QN integer 0)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \seq\)
		(_modpath parallel negative 0 10448
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel negative 0 10451
			(_code  2 PRE)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10453
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel negative 0 10456
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10459
			(_port D ())
			(_port G (posedge) (_code  4 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10460
			(_port G (posedge))
			(_port D () (_code  5 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10463
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10466
			(_port G (negedge) (_code  6 PRE))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10467
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10469
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 936 1268927231749 DXAND7
(_unit DXAND7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$F integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10516
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10517
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10518
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10519
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10520
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10521
			(_port F in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10522
			(_port G in )
			(_port Y out )
		)
	)
)
V 000037 56 1048 1268927231754 DXAX7
(_unit DXAX7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$F integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam InputLoad$H integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10569
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10570
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10571
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10572
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10573
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10574
			(_port F in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10575
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10576
			(_port H in )
			(_port Y out )
		)
	)
)
V 000038 56 937 1268927231759 DXNAND7
(_unit DXNAND7
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam InputLoad$F integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 10621
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10622
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10623
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10624
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10625
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10626
			(_port F in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 10627
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 1074 1268927231788 FA1A
(_unit FA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 3)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 11142
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11143
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11144
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11145
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11146
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11147
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1074 1268927231793 FA1B
(_unit FA1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 11201
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11202
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11203
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11204
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11205
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11206
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 1365 1268927231798 FA2A
(_unit FA2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A0 integer 2)
		(_specparam InputLoad$A1 integer 2)
		(_specparam InputLoad$B integer 3)
		(_specparam InputLoad$CI integer 3)
		(_specparam OutputLoad$CO integer 2)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_specparam InternalPinName string \CO\)
		(_specparam ExtraDelayPaths$A0$CO integer 0)
		(_specparam ExtraDelayPaths$A1$CO integer 0)
		(_specparam ExtraDelayPaths$B$CO integer 0)
		(_specparam ExtraDelayPaths$CI$CO integer 0)
		(_specparam ExtraDelayPaths$A0$S integer 1)
		(_specparam ExtraDelayPaths$A1$S integer 1)
		(_specparam ExtraDelayPaths$B$S integer 1)
		(_specparam ExtraDelayPaths$CI$S integer 1)
		(_modpath parallel unknown 0 11265
			(_port A0 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11266
			(_port A1 in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11267
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11268
			(_port CI in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11269
			(_port A0 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11270
			(_port A1 in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11271
			(_port B in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11272
			(_port CI in )
			(_port S out )
		)
	)
)
V 000036 56 370 1268927231803 GAND2
(_unit GAND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11314
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11315
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 831 1268927231808 GMX4
(_unit GMX4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11361
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11362
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11363
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11364
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11365
			(_port G in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11366
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000037 56 371 1268927231813 GNAND2
(_unit GNAND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11408
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11409
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 104 1268927231818 GND
(_unit GND
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000036 56 370 1268927231823 GNOR2
(_unit GNOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11477
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11478
			(_port G in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927231828 GOR2
(_unit GOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11518
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11519
			(_port G in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927231833 GXOR2
(_unit GXOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11559
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 11560
			(_port G in )
			(_port Y out )
		)
	)
)
V 000034 56 562 1268927231838 HA1
(_unit HA1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11603
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11604
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11605
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11606
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 563 1268927231843 HA1A
(_unit HA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11653
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11654
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11655
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11656
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 562 1268927231848 HA1B
(_unit HA1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OuputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11701
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11702
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11703
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11704
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 563 1268927231853 HA1C
(_unit HA1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam OutputLoad$CO integer 0)
		(_specparam OutputLoad$S integer 0)
		(_specparam MacroType string \sdlm\)
		(_modpath parallel unknown 0 11749
			(_port A in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11750
			(_port B in )
			(_port CO out )
		)
		(_modpath parallel unknown 0 11751
			(_port A in )
			(_port S out )
		)
		(_modpath parallel unknown 0 11752
			(_port B in )
			(_port S out )
		)
	)
)
V 000035 56 780 1268927231858 IBDL
(_unit IBDL
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$Q integer 0)
		(_specparam InputLoad$PAD integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 11797
			(_code  1 NT*G)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 11799
			(_port G in negedge)
			(_port Q out negedge)
			(_datain PAD in negedge)
		)
		(_tchk setup 0 11802
			(_port PAD ())
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11803
			(_port G (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11805
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 260 1268927231863 INBUF
(_unit INBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 11843
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000034 56 255 1268927231868 INV
(_unit INV
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11881
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 256 1268927231873 INVA
(_unit INVA
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11921
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 256 1268927231878 INVD
(_unit INVD
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 11961
			(_port A in )
			(_port Y out )
		)
	)
)
V 000033 56 675 1268927231883 IR
(_unit IR
	(_specify
		(_specparam Libname string \3200dx\)
		(_specparam MacroType string \io\)
		(_modpath parallel positive 0 11998
			(_code  1 CLK)
			(_port PAD in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12000
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain PAD in posedge)
		)
		(_tchk setup 0 12003
			(_port PAD ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12004
			(_port CLK (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12006
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12007
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 641 1268927231888 IRI
(_unit IRI
	(_specify
		(_specparam Libname string \3200dx\)
		(_modpath parallel positive 0 12041
			(_code  1 CLK)
			(_port PAD in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12043
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain PAD in posedge)
		)
		(_tchk setup 0 12046
			(_port PAD ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12047
			(_port CLK (posedge))
			(_port PAD ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12049
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12050
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 1199 1268927231893 JKF
(_unit JKF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12098
			(_code  1 J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 12100
			(_code  2 J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_tchk setup 0 12103
			(_port J ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12104
			(_port CLK (posedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12106
			(_port K ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12107
			(_port CLK (posedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12109
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12110
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1201 1268927231902 JKF1B
(_unit JKF1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12159
			(_code  1 J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 12161
			(_code  2 J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_tchk setup 0 12164
			(_port J ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12165
			(_port CLK (negedge))
			(_port J ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12167
			(_port K ())
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12168
			(_port CLK (negedge))
			(_port K ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12170
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12171
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1729 1268927231911 JKF2A
(_unit JKF2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12223
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 12225
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 12227
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12230
			(_port J ())
			(_port CLK (posedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12231
			(_port CLK (posedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12233
			(_port K ())
			(_port CLK (posedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12234
			(_port CLK (posedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12237
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12240
			(_port CLK (posedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12241
			(_port CLK (negedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12243
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12245
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1729 1268927231920 JKF2B
(_unit JKF2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_modpath parallel positive 0 12297
			(_code  1 CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 12299
			(_code  2 CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 12301
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 12304
			(_port J ())
			(_port CLK (negedge) (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12305
			(_port CLK (negedge))
			(_port J () (_code  4 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12307
			(_port K ())
			(_port CLK (negedge) (_code  5 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12308
			(_port CLK (negedge))
			(_port K () (_code  6 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12311
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12314
			(_port CLK (negedge) (_code  7 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12315
			(_port CLK (posedge) (_code  8 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12317
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12319
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1847 1268927231929 JKF2C
(_unit JKF2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 12373
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain J in posedge)
		)
		(_modpath parallel positive 0 12375
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 12377
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12380
			(_port J ())
			(_port CLK (posedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12381
			(_port CLK (posedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12383
			(_port K ())
			(_port CLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12384
			(_port CLK (posedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12387
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12390
			(_port CLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12391
			(_port CLK (negedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12393
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12395
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 1847 1268927231938 JKF2D
(_unit JKF2D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$J integer 1)
		(_specparam InputLoad$K integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \combseq\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPin string \CLR\)
		(_modpath parallel positive 0 12448
			(_code  1 NT*CLR*AN*J*EQ*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain J in negedge)
		)
		(_modpath parallel positive 0 12450
			(_code  2 NT*CLR*AN*J*AN*NT*K)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 12452
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 12455
			(_port J ())
			(_port CLK (negedge) (_code  3 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12456
			(_port CLK (negedge))
			(_port J () (_code  4 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12458
			(_port K ())
			(_port CLK (negedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12459
			(_port CLK (negedge))
			(_port K () (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12462
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12465
			(_port CLK (negedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12466
			(_port CLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12468
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12470
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 482 1268927231954 MAJ3
(_unit MAJ3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 2)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12512
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12513
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12514
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927231959 MX2
(_unit MX2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12557
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12558
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12559
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927231964 MX2A
(_unit MX2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12605
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12606
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12607
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927231970 MX2B
(_unit MX2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12653
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12654
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12655
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927231975 MX2C
(_unit MX2C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$S integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12701
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12702
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12703
			(_port S in )
			(_port Y out )
		)
	)
)
V 000034 56 832 1268927231980 MX4
(_unit MX4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0 integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12750
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12751
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12752
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12753
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12754
			(_port S1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12755
			(_port S0 in )
			(_port Y out )
		)
	)
)
V 000035 56 975 1268927231985 MXC1
(_unit MXC1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$S integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$S$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 12807
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12808
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12809
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12810
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12811
			(_port S in )
			(_port Y out )
		)
	)
)
V 000035 56 1317 1268927231990 MXT
(_unit MXT
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D0 integer 1)
		(_specparam InputLoad$D1 integer 1)
		(_specparam InputLoad$D2 integer 1)
		(_specparam InputLoad$D3 integer 1)
		(_specparam InputLoad$S0A integer 1)
		(_specparam InputLoad$S0B integer 1)
		(_specparam InputLoad$S1 integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$D0$Y integer 1)
		(_specparam ExtraDelayPaths$D1$Y integer 1)
		(_specparam ExtraDelayPaths$S0A$Y integer 1)
		(_specparam ExtraDelayPaths$D2$Y integer 0)
		(_specparam ExtraDelayPaths$D3$Y integer 0)
		(_specparam ExtraDelayPaths$S0B$Y integer 0)
		(_specparam ExtraDelayPaths$S1$Y integer 0)
		(_modpath parallel unknown 0 12869
			(_port D0 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12870
			(_port D1 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12871
			(_port D2 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12872
			(_port D3 in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12873
			(_port S0A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12874
			(_port S0B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12875
			(_port S1 in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927231995 NAND2
(_unit NAND2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12916
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12917
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 371 1268927232000 NAND2A
(_unit NAND2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12957
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12958
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 371 1268927232005 NAND2B
(_unit NAND2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 12997
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 12998
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927232010 NAND3
(_unit NAND3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13039
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13040
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13041
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 484 1268927232017 NAND3A
(_unit NAND3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13083
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13084
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13085
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 484 1268927232022 NAND3B
(_unit NAND3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13127
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13128
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13129
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 484 1268927232027 NAND3C
(_unit NAND3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13171
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13172
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13173
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 818 1268927232032 NAND4
(_unit NAND4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 13222
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13223
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13224
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13225
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927232037 NAND4A
(_unit NAND4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13268
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13269
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13270
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13271
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927232042 NAND4B
(_unit NAND4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13314
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13315
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13316
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13317
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927232047 NAND4C
(_unit NAND4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13359
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13360
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13361
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13362
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 597 1268927232052 NAND4D
(_unit NAND4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13403
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13404
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13405
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13406
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 710 1268927232057 NAND5C
(_unit NAND5C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13447
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13448
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13449
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13450
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13451
			(_port E in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927232066 NOR2
(_unit NOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13491
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13492
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927232071 NOR2A
(_unit NOR2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13532
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13533
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927232076 NOR2B
(_unit NOR2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13572
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13573
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232081 NOR3
(_unit NOR3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13613
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13614
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13615
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927232086 NOR3A
(_unit NOR3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13657
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13658
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13659
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927232091 NOR3B
(_unit NOR3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13701
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13702
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13703
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 483 1268927232096 NOR3C
(_unit NOR3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13744
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13745
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13746
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 817 1268927232101 NOR4
(_unit NOR4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 13794
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13795
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13796
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13797
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927232106 NOR4A
(_unit NOR4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13839
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13840
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13841
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13842
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927232111 NOR4B
(_unit NOR4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13884
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13885
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13886
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13887
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927232116 NOR4C
(_unit NOR4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13930
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13931
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13932
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13933
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927232121 NOR4D
(_unit NOR4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 13975
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13976
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13977
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 13978
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 709 1268927232126 NOR5C
(_unit NOR5C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14019
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14020
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14021
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14022
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14023
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927232131 OA1
(_unit OA1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14065
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14066
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14067
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232136 OA1A
(_unit OA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14108
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14109
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14110
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232145 OA1B
(_unit OA1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14151
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14152
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14153
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232154 OA1C
(_unit OA1C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14195
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14196
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14197
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927232159 OA2
(_unit OA2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14239
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14240
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14241
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14242
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232168 OA2A
(_unit OA2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14285
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14286
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14287
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14288
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927232173 OA3
(_unit OA3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14331
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14332
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14333
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14334
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232178 OA3A
(_unit OA3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14376
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14377
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14378
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14379
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232183 OA3B
(_unit OA3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14421
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14422
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14423
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14424
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927232192 OA4
(_unit OA4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14465
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14466
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14467
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14468
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232201 OA4A
(_unit OA4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14510
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14511
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14512
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14513
			(_port D in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927232206 OA5
(_unit OA5
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 2)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14555
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14556
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14557
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14558
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232211 OAI1
(_unit OAI1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14600
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14601
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14602
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927232216 OAI2A
(_unit OAI2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14645
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14646
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14647
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14648
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232221 OAI3
(_unit OAI3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14692
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14693
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14694
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14695
			(_port D in )
			(_port Y out )
		)
	)
)
V 000036 56 596 1268927232226 OAI3A
(_unit OAI3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14741
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14742
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14743
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14744
			(_port D in )
			(_port Y out )
		)
	)
)
V 000037 56 775 1268927232231 OBDLHS
(_unit OBDLHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 14788
			(_code  1 G)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 14790
			(_port G in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 14793
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 14794
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14796
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 259 1268927232236 OBHS
(_unit OBHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 14835
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 368 1268927232241 OR2
(_unit OR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14875
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14876
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927232246 OR2A
(_unit OR2A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14916
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14917
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927232251 OR2B
(_unit OR2B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14956
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14957
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927232256 OR3
(_unit OR3
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 14997
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14998
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14999
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232261 OR3A
(_unit OR3A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15042
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15043
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15044
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232266 OR3B
(_unit OR3B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15087
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15088
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15089
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232271 OR3C
(_unit OR3C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15131
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15132
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15133
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 594 1268927232276 OR4
(_unit OR4
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15175
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15176
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15177
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15178
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232281 OR4A
(_unit OR4A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15220
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15221
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15222
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15223
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232286 OR4B
(_unit OR4B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15265
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15266
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15267
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15268
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 595 1268927232291 OR4C
(_unit OR4C
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15311
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15312
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15313
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15314
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 817 1268927232296 OR4D
(_unit OR4D
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \dlm\)
		(_specparam InternalPinName string \X\)
		(_specparam ExtraDelayPaths$A$Y integer 1)
		(_specparam ExtraDelayPaths$B$Y integer 1)
		(_specparam ExtraDelayPaths$C$Y integer 0)
		(_specparam ExtraDelayPaths$D$Y integer 0)
		(_modpath parallel unknown 0 15361
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15362
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15363
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15364
			(_port D in )
			(_port Y out )
		)
	)
)
V 000035 56 708 1268927232301 OR5B
(_unit OR5B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 1)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 15405
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15406
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15407
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15408
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15409
			(_port E in )
			(_port Y out )
		)
	)
)
V 000034 56 596 1268927232306 ORH
(_unit ORH
	(_specify
		(_modpath parallel positive 0 15442
			(_code  1 CLK)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15444
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 15447
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15448
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15450
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15451
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 597 1268927232311 ORIH
(_unit ORIH
	(_specify
		(_modpath parallel positive 0 15486
			(_code  1 CLK)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15488
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 15491
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15492
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15494
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15495
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 697 1268927232316 ORITH
(_unit ORITH
	(_specify
		(_modpath parallel positive 0 15530
			(_code  1 CLK*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15533
			(_code  2 E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 15535
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 15538
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15539
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15541
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15542
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 696 1268927232321 ORTH
(_unit ORTH
	(_specify
		(_modpath parallel positive 0 15581
			(_code  1 CLK*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 15584
			(_code  2 E)
			(_port CLK in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 15586
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 15589
			(_port D ())
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15590
			(_port CLK (posedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15592
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15593
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 261 1268927232326 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15631
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000038 56 266 1268927232331 QCLKBUF
(_unit QCLKBUF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$PAD integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf\)
		(_modpath parallel unknown 0 15669
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000038 56 258 1268927232336 QCLKINT
(_unit QCLKINT
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 15705
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 5590 1268927232341 RAM4FA
(_unit RAM4FA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 15757
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15758
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15759
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15760
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel unknown 0 15762
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15763
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15764
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15765
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15766
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15767
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15768
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15769
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15770
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15771
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15772
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15773
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15774
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15775
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15776
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15777
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15778
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15779
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15780
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15781
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 15782
			(_port RDAD5 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 15783
			(_port RDAD5 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 15784
			(_port RDAD5 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 15785
			(_port RDAD5 in )
			(_port RD3 out )
		)
		(_tchk width 0 15788
			(_port WCLK (negedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15789
			(_port WCLK (posedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15790
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15791
			(_port WCLK (negedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15792
			(_port WEN ())
			(_port WCLK (negedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15793
			(_port WCLK (negedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15794
			(_port WRAD5 ())
			(_port WCLK (negedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15795
			(_port WCLK (negedge))
			(_port WRAD5 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15796
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15797
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15798
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15799
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15800
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15801
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15802
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15803
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15804
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15805
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15806
			(_port WD3 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15807
			(_port WCLK (negedge))
			(_port WD3 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15808
			(_port WD2 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15809
			(_port WCLK (negedge))
			(_port WD2 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15810
			(_port WD1 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15811
			(_port WCLK (negedge))
			(_port WD1 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15812
			(_port WD0 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15813
			(_port WCLK (negedge))
			(_port WD0 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927232346 RAM4FF
(_unit RAM4FF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 15857
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15858
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15859
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15860
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 15862
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15863
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15864
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15865
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 15867
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15868
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15869
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15870
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15871
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15872
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15873
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15874
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15875
			(_port WRAD5 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15876
			(_port WCLK (negedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15877
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15878
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15879
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15880
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15881
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15882
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15883
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15884
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15885
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15886
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15887
			(_port WD3 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15888
			(_port WCLK (negedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15889
			(_port WD2 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15890
			(_port WCLK (negedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15891
			(_port WD1 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15892
			(_port WCLK (negedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15893
			(_port WD0 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15894
			(_port WCLK (negedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15895
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15896
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15897
			(_port RDAD5 ())
			(_port RCLK (negedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15898
			(_port RCLK (negedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15899
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15900
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15901
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15902
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15903
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15904
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15905
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15906
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15907
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15908
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927232351 RAM4FR
(_unit RAM4FR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 15954
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 15955
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 15956
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 15957
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 15959
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 15960
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 15961
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 15962
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 15964
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15965
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15966
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 15967
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15968
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15969
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15970
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15971
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15972
			(_port WRAD5 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15973
			(_port WCLK (negedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15974
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15975
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15976
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15977
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15978
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15979
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15980
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15981
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15982
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15983
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15984
			(_port WD3 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15985
			(_port WCLK (negedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15986
			(_port WD2 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15987
			(_port WCLK (negedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15988
			(_port WD1 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15989
			(_port WCLK (negedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15990
			(_port WD0 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15991
			(_port WCLK (negedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15992
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15993
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15994
			(_port RDAD5 ())
			(_port RCLK (posedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15995
			(_port RCLK (posedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15996
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15997
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 15998
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 15999
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16000
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16001
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16002
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16003
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16004
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16005
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5590 1268927232356 RAM4RA
(_unit RAM4RA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16060
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16061
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16062
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16063
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel unknown 0 16065
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16066
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16067
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16068
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16069
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16070
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16071
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16072
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16073
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16074
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16075
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16076
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16077
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16078
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16079
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16080
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16081
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16082
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16083
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16084
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16085
			(_port RDAD5 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16086
			(_port RDAD5 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16087
			(_port RDAD5 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16088
			(_port RDAD5 in )
			(_port RD3 out )
		)
		(_tchk width 0 16091
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16092
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16093
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16094
			(_port WCLK (posedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16095
			(_port WEN ())
			(_port WCLK (posedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16096
			(_port WCLK (posedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16097
			(_port WRAD5 ())
			(_port WCLK (posedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16098
			(_port WCLK (posedge))
			(_port WRAD5 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16099
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16100
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16101
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16102
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16103
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16104
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16105
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16106
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16107
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16108
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16109
			(_port WD3 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16110
			(_port WCLK (posedge))
			(_port WD3 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16111
			(_port WD2 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16112
			(_port WCLK (posedge))
			(_port WD2 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16113
			(_port WD1 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16114
			(_port WCLK (posedge))
			(_port WD1 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16115
			(_port WD0 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16116
			(_port WCLK (posedge))
			(_port WD0 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927232361 RAM4RF
(_unit RAM4RF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16160
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16161
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16162
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16163
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 16165
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16166
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16167
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16168
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16170
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16171
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16172
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16173
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16174
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16175
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16176
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16177
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16178
			(_port WRAD5 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16179
			(_port WCLK (posedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16180
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16181
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16182
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16183
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16184
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16185
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16186
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16187
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16188
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16189
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16190
			(_port WD3 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16191
			(_port WCLK (posedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16192
			(_port WD2 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16193
			(_port WCLK (posedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16194
			(_port WD1 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16195
			(_port WCLK (posedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16196
			(_port WD0 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16197
			(_port WCLK (posedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16198
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16199
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16200
			(_port RDAD5 ())
			(_port RCLK (negedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16201
			(_port RCLK (negedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16202
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16203
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16204
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16205
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16206
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16207
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16208
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16209
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16210
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16211
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 5907 1268927232366 RAM4RR
(_unit RAM4RR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16257
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16258
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16259
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16260
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 16261
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16262
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16263
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16264
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16266
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16267
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16268
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16269
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16270
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16271
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16272
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16273
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16274
			(_port WRAD5 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16275
			(_port WCLK (posedge))
			(_port WRAD5 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16276
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16277
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16278
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16279
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16280
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16281
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16282
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16283
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16284
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16285
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16286
			(_port WD3 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16287
			(_port WCLK (posedge))
			(_port WD3 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16288
			(_port WD2 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16289
			(_port WCLK (posedge))
			(_port WD2 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16290
			(_port WD1 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16291
			(_port WCLK (posedge))
			(_port WD1 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16292
			(_port WD0 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16293
			(_port WCLK (posedge))
			(_port WD0 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16294
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16295
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16296
			(_port RDAD5 ())
			(_port RCLK (posedge) (_code  29 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16297
			(_port RCLK (posedge))
			(_port RDAD5 () (_code  30 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16298
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  31 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16299
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  32 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16300
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  33 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16301
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  34 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16302
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16303
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16304
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16305
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16306
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16307
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 8105 1268927232371 RAM8FA
(_unit RAM8FA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16365
			(_port WCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16366
			(_port WCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16367
			(_port WCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16368
			(_port WCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16369
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16370
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16371
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16372
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel unknown 0 16374
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16375
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16376
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16377
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16378
			(_port RDAD0 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16379
			(_port RDAD0 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16380
			(_port RDAD0 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16381
			(_port RDAD0 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16382
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16383
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16384
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16385
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16386
			(_port RDAD1 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16387
			(_port RDAD1 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16388
			(_port RDAD1 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16389
			(_port RDAD1 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16390
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16391
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16392
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16393
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16394
			(_port RDAD2 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16395
			(_port RDAD2 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16396
			(_port RDAD2 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16397
			(_port RDAD2 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16398
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16399
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16400
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16401
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16402
			(_port RDAD3 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16403
			(_port RDAD3 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16404
			(_port RDAD3 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16405
			(_port RDAD3 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16406
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16407
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16408
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16409
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16410
			(_port RDAD4 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16411
			(_port RDAD4 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16412
			(_port RDAD4 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16413
			(_port RDAD4 in )
			(_port RD7 out )
		)
		(_tchk width 0 16416
			(_port WCLK (negedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16417
			(_port WCLK (posedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16418
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16419
			(_port WCLK (negedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16420
			(_port WEN ())
			(_port WCLK (negedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16421
			(_port WCLK (negedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16422
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16423
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16424
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16425
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16426
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16427
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16428
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16429
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16430
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16431
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16432
			(_port WD7 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16433
			(_port WCLK (negedge))
			(_port WD7 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16434
			(_port WD6 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16435
			(_port WCLK (negedge))
			(_port WD6 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16436
			(_port WD5 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16437
			(_port WCLK (negedge))
			(_port WD5 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16438
			(_port WD4 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16439
			(_port WCLK (negedge))
			(_port WD4 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16440
			(_port WD3 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16441
			(_port WCLK (negedge))
			(_port WD3 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16442
			(_port WD2 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16443
			(_port WCLK (negedge))
			(_port WD2 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16444
			(_port WD1 ())
			(_port WCLK (negedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16445
			(_port WCLK (negedge))
			(_port WD1 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16446
			(_port WD0 ())
			(_port WCLK (negedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16447
			(_port WCLK (negedge))
			(_port WD0 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927232376 RAM8FF
(_unit RAM8FF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16491
			(_port RCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16492
			(_port RCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16493
			(_port RCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16494
			(_port RCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16495
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16496
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16497
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16498
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 16499
			(_port WCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16500
			(_port WCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16501
			(_port WCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16502
			(_port WCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16503
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16504
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16505
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16506
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 16509
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16510
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16511
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16512
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16513
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16514
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16515
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16516
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16517
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16518
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16519
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16520
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16521
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16522
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16523
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16524
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16525
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16526
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16527
			(_port WD7 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16528
			(_port WCLK (negedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16529
			(_port WD6 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16530
			(_port WCLK (negedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16531
			(_port WD5 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16532
			(_port WCLK (negedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16533
			(_port WD4 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16534
			(_port WCLK (negedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16535
			(_port WD3 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16536
			(_port WCLK (negedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16537
			(_port WD2 ())
			(_port WCLK (negedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16538
			(_port WCLK (negedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16539
			(_port WD1 ())
			(_port WCLK (negedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16540
			(_port WCLK (negedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16541
			(_port WD0 ())
			(_port WCLK (negedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16542
			(_port WCLK (negedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16543
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16544
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16545
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16546
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16547
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16548
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16549
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16550
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16551
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16552
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16553
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16554
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927232381 RAM8FR
(_unit RAM8FR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16600
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16601
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16602
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16603
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16604
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16605
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16606
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16607
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 16608
			(_port WCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16609
			(_port WCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16610
			(_port WCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16611
			(_port WCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16612
			(_port WCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16613
			(_port WCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16614
			(_port WCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16615
			(_port WCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_tchk width 0 16618
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16619
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16620
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16621
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16622
			(_port BLKEN ())
			(_port WCLK (negedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16623
			(_port WCLK (negedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16624
			(_port WEN ())
			(_port WCLK (negedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16625
			(_port WCLK (negedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16626
			(_port WRAD4 ())
			(_port WCLK (negedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16627
			(_port WCLK (negedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16628
			(_port WRAD3 ())
			(_port WCLK (negedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16629
			(_port WCLK (negedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16630
			(_port WRAD2 ())
			(_port WCLK (negedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16631
			(_port WCLK (negedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16632
			(_port WRAD1 ())
			(_port WCLK (negedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16633
			(_port WCLK (negedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16634
			(_port WRAD0 ())
			(_port WCLK (negedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16635
			(_port WCLK (negedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16636
			(_port WD7 ())
			(_port WCLK (negedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16637
			(_port WCLK (negedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16638
			(_port WD6 ())
			(_port WCLK (negedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16639
			(_port WCLK (negedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16640
			(_port WD5 ())
			(_port WCLK (negedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16641
			(_port WCLK (negedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16642
			(_port WD4 ())
			(_port WCLK (negedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16643
			(_port WCLK (negedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16644
			(_port WD3 ())
			(_port WCLK (negedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16645
			(_port WCLK (negedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16646
			(_port WD2 ())
			(_port WCLK (negedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16647
			(_port WCLK (negedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16648
			(_port WD1 ())
			(_port WCLK (negedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16649
			(_port WCLK (negedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16650
			(_port WD0 ())
			(_port WCLK (negedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16651
			(_port WCLK (negedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16652
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16653
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16654
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16655
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16656
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16657
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16658
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16659
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16660
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16661
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16662
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16663
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 8105 1268927232386 RAM8RA
(_unit RAM8RA
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16721
			(_port WCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16722
			(_port WCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16723
			(_port WCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16724
			(_port WCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16725
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16726
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16727
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16728
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel unknown 0 16730
			(_port RDAD0 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16731
			(_port RDAD0 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16732
			(_port RDAD0 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16733
			(_port RDAD0 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16734
			(_port RDAD0 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16735
			(_port RDAD0 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16736
			(_port RDAD0 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16737
			(_port RDAD0 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16738
			(_port RDAD1 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16739
			(_port RDAD1 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16740
			(_port RDAD1 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16741
			(_port RDAD1 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16742
			(_port RDAD1 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16743
			(_port RDAD1 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16744
			(_port RDAD1 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16745
			(_port RDAD1 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16746
			(_port RDAD2 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16747
			(_port RDAD2 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16748
			(_port RDAD2 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16749
			(_port RDAD2 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16750
			(_port RDAD2 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16751
			(_port RDAD2 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16752
			(_port RDAD2 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16753
			(_port RDAD2 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16754
			(_port RDAD3 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16755
			(_port RDAD3 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16756
			(_port RDAD3 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16757
			(_port RDAD3 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16758
			(_port RDAD3 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16759
			(_port RDAD3 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16760
			(_port RDAD3 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16761
			(_port RDAD3 in )
			(_port RD7 out )
		)
		(_modpath parallel unknown 0 16762
			(_port RDAD4 in )
			(_port RD0 out )
		)
		(_modpath parallel unknown 0 16763
			(_port RDAD4 in )
			(_port RD1 out )
		)
		(_modpath parallel unknown 0 16764
			(_port RDAD4 in )
			(_port RD2 out )
		)
		(_modpath parallel unknown 0 16765
			(_port RDAD4 in )
			(_port RD3 out )
		)
		(_modpath parallel unknown 0 16766
			(_port RDAD4 in )
			(_port RD4 out )
		)
		(_modpath parallel unknown 0 16767
			(_port RDAD4 in )
			(_port RD5 out )
		)
		(_modpath parallel unknown 0 16768
			(_port RDAD4 in )
			(_port RD6 out )
		)
		(_modpath parallel unknown 0 16769
			(_port RDAD4 in )
			(_port RD7 out )
		)
		(_tchk width 0 16772
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16773
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16774
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  3 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16775
			(_port WCLK (posedge))
			(_port BLKEN () (_code  4 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16776
			(_port WEN ())
			(_port WCLK (posedge) (_code  5 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16777
			(_port WCLK (posedge))
			(_port WEN () (_code  6 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16778
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  7 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16779
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  8 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16780
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16781
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16782
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16783
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16784
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16785
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16786
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16787
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16788
			(_port WD7 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16789
			(_port WCLK (posedge))
			(_port WD7 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16790
			(_port WD6 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16791
			(_port WCLK (posedge))
			(_port WD6 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16792
			(_port WD5 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16793
			(_port WCLK (posedge))
			(_port WD5 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16794
			(_port WD4 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16795
			(_port WCLK (posedge))
			(_port WD4 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16796
			(_port WD3 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16797
			(_port WCLK (posedge))
			(_port WD3 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16798
			(_port WD2 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16799
			(_port WCLK (posedge))
			(_port WD2 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16800
			(_port WD1 ())
			(_port WCLK (posedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16801
			(_port WCLK (posedge))
			(_port WD1 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16802
			(_port WD0 ())
			(_port WCLK (posedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16803
			(_port WCLK (posedge))
			(_port WD0 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927232391 RAM8RF
(_unit RAM8RF
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16847
			(_port RCLK in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 16848
			(_port RCLK in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 16849
			(_port RCLK in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 16850
			(_port RCLK in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 16851
			(_port RCLK in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 16852
			(_port RCLK in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 16853
			(_port RCLK in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 16854
			(_port RCLK in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 16855
			(_port WCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16856
			(_port WCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16857
			(_port WCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16858
			(_port WCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16859
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16860
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16861
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16862
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16865
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16866
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16867
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16868
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16869
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16870
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16871
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16872
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16873
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16874
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16875
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16876
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16877
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16878
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16879
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16880
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16881
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16882
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16883
			(_port WD7 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16884
			(_port WCLK (posedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16885
			(_port WD6 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16886
			(_port WCLK (posedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16887
			(_port WD5 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16888
			(_port WCLK (posedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16889
			(_port WD4 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16890
			(_port WCLK (posedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16891
			(_port WD3 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16892
			(_port WCLK (posedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16893
			(_port WD2 ())
			(_port WCLK (posedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16894
			(_port WCLK (posedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16895
			(_port WD1 ())
			(_port WCLK (posedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16896
			(_port WCLK (posedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16897
			(_port WD0 ())
			(_port WCLK (posedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16898
			(_port WCLK (posedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16899
			(_port REN ())
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16900
			(_port RCLK (negedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16901
			(_port RDAD4 ())
			(_port RCLK (negedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16902
			(_port RCLK (negedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16903
			(_port RDAD3 ())
			(_port RCLK (negedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16904
			(_port RCLK (negedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16905
			(_port RDAD2 ())
			(_port RCLK (negedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16906
			(_port RCLK (negedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16907
			(_port RDAD1 ())
			(_port RCLK (negedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16908
			(_port RCLK (negedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16909
			(_port RDAD0 ())
			(_port RCLK (negedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16910
			(_port RCLK (negedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 7373 1268927232396 RAM8RR
(_unit RAM8RR
	(_specify
		(_specparam LibName string \3200dx\)
		(_modpath parallel positive 0 16956
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16957
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16958
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16959
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16960
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16961
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16962
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16963
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 16964
			(_port WCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 16965
			(_port WCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 16966
			(_port WCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 16967
			(_port WCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 16968
			(_port WCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 16969
			(_port WCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 16970
			(_port WCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 16971
			(_port WCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_tchk width 0 16973
			(_port WCLK (posedge) (_code  1 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16974
			(_port WCLK (negedge) (_code  2 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16975
			(_port RCLK (posedge) (_code  3 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16976
			(_port RCLK (negedge) (_code  4 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16977
			(_port BLKEN ())
			(_port WCLK (posedge) (_code  5 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16978
			(_port WCLK (posedge))
			(_port BLKEN () (_code  6 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16979
			(_port WEN ())
			(_port WCLK (posedge) (_code  7 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16980
			(_port WCLK (posedge))
			(_port WEN () (_code  8 BLK))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16981
			(_port WRAD4 ())
			(_port WCLK (posedge) (_code  9 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16982
			(_port WCLK (posedge))
			(_port WRAD4 () (_code  10 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16983
			(_port WRAD3 ())
			(_port WCLK (posedge) (_code  11 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16984
			(_port WCLK (posedge))
			(_port WRAD3 () (_code  12 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16985
			(_port WRAD2 ())
			(_port WCLK (posedge) (_code  13 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16986
			(_port WCLK (posedge))
			(_port WRAD2 () (_code  14 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16987
			(_port WRAD1 ())
			(_port WCLK (posedge) (_code  15 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16988
			(_port WCLK (posedge))
			(_port WRAD1 () (_code  16 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16989
			(_port WRAD0 ())
			(_port WCLK (posedge) (_code  17 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16990
			(_port WCLK (posedge))
			(_port WRAD0 () (_code  18 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16991
			(_port WD7 ())
			(_port WCLK (posedge) (_code  19 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16992
			(_port WCLK (posedge))
			(_port WD7 () (_code  20 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16993
			(_port WD6 ())
			(_port WCLK (posedge) (_code  21 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16994
			(_port WCLK (posedge))
			(_port WD6 () (_code  22 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16995
			(_port WD5 ())
			(_port WCLK (posedge) (_code  23 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16996
			(_port WCLK (posedge))
			(_port WD5 () (_code  24 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16997
			(_port WD4 ())
			(_port WCLK (posedge) (_code  25 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 16998
			(_port WCLK (posedge))
			(_port WD4 () (_code  26 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 16999
			(_port WD3 ())
			(_port WCLK (posedge) (_code  27 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17000
			(_port WCLK (posedge))
			(_port WD3 () (_code  28 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17001
			(_port WD2 ())
			(_port WCLK (posedge) (_code  29 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17002
			(_port WCLK (posedge))
			(_port WD2 () (_code  30 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17003
			(_port WD1 ())
			(_port WCLK (posedge) (_code  31 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17004
			(_port WCLK (posedge))
			(_port WD1 () (_code  32 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17005
			(_port WD0 ())
			(_port WCLK (posedge) (_code  33 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17006
			(_port WCLK (posedge))
			(_port WD0 () (_code  34 WEN_EFF))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17007
			(_port REN ())
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17008
			(_port RCLK (posedge))
			(_port REN ())
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17009
			(_port RDAD4 ())
			(_port RCLK (posedge) (_code  35 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17010
			(_port RCLK (posedge))
			(_port RDAD4 () (_code  36 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17011
			(_port RDAD3 ())
			(_port RCLK (posedge) (_code  37 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17012
			(_port RCLK (posedge))
			(_port RDAD3 () (_code  38 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17013
			(_port RDAD2 ())
			(_port RCLK (posedge) (_code  39 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17014
			(_port RCLK (posedge))
			(_port RDAD2 () (_code  40 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17015
			(_port RDAD1 ())
			(_port RCLK (posedge) (_code  41 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17016
			(_port RCLK (posedge))
			(_port RDAD1 () (_code  42 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 17017
			(_port RDAD0 ())
			(_port RCLK (posedge) (_code  43 REN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17018
			(_port RCLK (posedge))
			(_port RDAD0 () (_code  44 REN))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 911 1268927232401 TBDLHS
(_unit TBDLHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$G integer 1)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \latch\)
		(_specparam LatchType string \io\)
		(_modpath parallel positive 0 17066
			(_code  1 G*AN*E)
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel positive 0 17069
			(_code  2 E)
			(_port G in posedge)
			(_port PAD out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel unknown 0 17071
			(_port E in )
			(_port PAD out )
		)
		(_tchk setup 0 17074
			(_port D ())
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17075
			(_port G (negedge))
			(_port D ())
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17077
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 374 1268927232406 TBHS
(_unit TBHS
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17117
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17118
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000036 56 1364 1268927232411 TF1A
(_unit TF1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \pos\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 17176
			(_code  1 T*AN*CLR)
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain Q in posedge)
		)
		(_modpath parallel positive 0 17178
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 17181
			(_port T ())
			(_port CLK (posedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17182
			(_port CLK (posedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17184
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17186
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17187
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17188
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 17190
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1364 1268927232416 TF1B
(_unit TF1B
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$T integer 1)
		(_specparam InputLoad$CLR integer 1)
		(_specparam InputLoad$CLK integer 1)
		(_specparam OutputLoad$Q integer 1)
		(_specparam EdgeType string \neg\)
		(_specparam MacroType string \seq\)
		(_specparam SeqType string \flipflop\)
		(_specparam FlipFlopType string \seq\)
		(_specparam DelayOverride$M1 real (1.0 1.0 1.0))
		(_modpath parallel negative 0 17249
			(_code  1 T*AN*CLR)
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain Q in negedge)
		)
		(_modpath parallel positive 0 17251
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 17253
			(_port T ())
			(_port CLK (negedge) (_code  2 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17254
			(_port CLK (negedge))
			(_port T () (_code  3 CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 17256
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17258
			(_port CLK (posedge) (_code  4 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17259
			(_port CLK (negedge) (_code  5 EN))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17261
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 17263
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 377 1268927232421 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$D integer 0)
		(_specparam InputLoad$E integer 0)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 17301
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17302
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000034 56 104 1268927232430 VCC
(_unit VCC
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam OutputLoad$Y integer 0)
	)
)
V 000034 56 481 1268927232435 XA1
(_unit XA1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22378
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22379
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22380
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232440 XA1A
(_unit XA1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22421
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22422
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22423
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 370 1268927232445 XNOR2
(_unit XNOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22462
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22463
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 481 1268927232450 XO1
(_unit XO1
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22504
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22505
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22506
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 482 1268927232455 XO1A
(_unit XO1A
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam InputLoad$C integer 2)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22547
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22548
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22549
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 369 1268927232460 XOR2
(_unit XOR2
	(_specify
		(_specparam LibName string \3200dx\)
		(_specparam InputLoad$A integer 1)
		(_specparam InputLoad$B integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \slm\)
		(_modpath parallel unknown 0 22586
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22587
			(_port B in )
			(_port Y out )
		)
	)
)
