$date
	Sat Mar 18 13:42:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_tb $end
$scope module dut $end
$var wire 1 ! y $end
$var wire 1 " s $end
$var wire 2 # a [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#10
1"
#20
0"
b10 #
#30
1!
1"
#40
0"
b1 #
#50
0!
1"
#60
1!
0"
b11 #
#70
1"
#80
0!
0"
b0 #
#90
1"
#100
0"
b10 #
