module top
#(parameter param204 = ((({(~(8'ha4))} ? (8'hac) : (&((8'hac) ? (8'hb5) : (8'h9c)))) - (((|(8'hba)) ? ((8'haa) ? (8'hab) : (8'haf)) : ((7'h41) != (8'ha4))) ^ (((8'hbe) ? (8'haf) : (8'hbc)) ? {(8'hb3)} : ((8'ha1) && (8'hb8))))) & (|((~&{(8'hb0), (8'h9f)}) << (((8'ha8) ? (8'ha1) : (8'hbf)) ? {(8'hb7)} : (^(7'h44)))))), 
parameter param205 = param204)
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2b3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire3;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire [(5'h10):(1'h0)] wire1;
  input wire signed [(3'h7):(1'h0)] wire0;
  wire signed [(5'h13):(1'h0)] wire203;
  wire [(5'h15):(1'h0)] wire201;
  wire signed [(4'hb):(1'h0)] wire118;
  wire [(4'h8):(1'h0)] wire101;
  wire signed [(3'h4):(1'h0)] wire100;
  wire signed [(2'h3):(1'h0)] wire99;
  wire [(5'h12):(1'h0)] wire98;
  wire [(5'h10):(1'h0)] wire96;
  wire [(4'hd):(1'h0)] wire66;
  wire signed [(4'h8):(1'h0)] wire58;
  reg signed [(5'h15):(1'h0)] reg60 = (1'h0);
  reg [(4'ha):(1'h0)] reg61 = (1'h0);
  reg [(3'h7):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg63 = (1'h0);
  reg [(5'h15):(1'h0)] reg64 = (1'h0);
  reg [(5'h14):(1'h0)] reg65 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg67 = (1'h0);
  reg [(4'hb):(1'h0)] reg68 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg69 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg70 = (1'h0);
  reg [(4'hb):(1'h0)] reg71 = (1'h0);
  reg [(5'h12):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg73 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg74 = (1'h0);
  reg [(4'hf):(1'h0)] reg75 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg76 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg77 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg78 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg79 = (1'h0);
  reg [(3'h5):(1'h0)] reg80 = (1'h0);
  reg [(2'h2):(1'h0)] reg81 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg82 = (1'h0);
  reg [(5'h14):(1'h0)] reg83 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg84 = (1'h0);
  reg [(3'h7):(1'h0)] reg85 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg86 = (1'h0);
  reg [(3'h7):(1'h0)] reg87 = (1'h0);
  reg [(4'hd):(1'h0)] reg88 = (1'h0);
  reg [(5'h13):(1'h0)] reg89 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg90 = (1'h0);
  reg [(3'h6):(1'h0)] reg91 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg92 = (1'h0);
  reg [(4'hd):(1'h0)] reg93 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg94 = (1'h0);
  reg signed [(4'he):(1'h0)] reg95 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg97 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg102 = (1'h0);
  reg [(4'hd):(1'h0)] reg103 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg104 = (1'h0);
  reg signed [(4'he):(1'h0)] reg105 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg106 = (1'h0);
  reg [(3'h7):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg108 = (1'h0);
  reg [(3'h5):(1'h0)] reg109 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg110 = (1'h0);
  reg [(4'hb):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg112 = (1'h0);
  reg [(2'h2):(1'h0)] reg113 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg114 = (1'h0);
  reg [(4'he):(1'h0)] reg115 = (1'h0);
  reg [(4'h8):(1'h0)] reg116 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg117 = (1'h0);
  assign y = {wire203,
                 wire201,
                 wire118,
                 wire101,
                 wire100,
                 wire99,
                 wire98,
                 wire96,
                 wire66,
                 wire58,
                 reg60,
                 reg61,
                 reg62,
                 reg63,
                 reg64,
                 reg65,
                 reg67,
                 reg68,
                 reg69,
                 reg70,
                 reg71,
                 reg72,
                 reg73,
                 reg74,
                 reg75,
                 reg76,
                 reg77,
                 reg78,
                 reg79,
                 reg80,
                 reg81,
                 reg82,
                 reg83,
                 reg84,
                 reg85,
                 reg86,
                 reg87,
                 reg88,
                 reg89,
                 reg90,
                 reg91,
                 reg92,
                 reg93,
                 reg94,
                 reg95,
                 reg97,
                 reg102,
                 reg103,
                 reg104,
                 reg105,
                 reg106,
                 reg107,
                 reg108,
                 reg109,
                 reg110,
                 reg111,
                 reg112,
                 reg113,
                 reg114,
                 reg115,
                 reg116,
                 reg117,
                 (1'h0)};
  module4 #() modinst59 (wire58, clk, wire3, wire0, wire2, wire1);
  always
    @(posedge clk) begin
      reg60 <= (7'h44);
      reg61 <= {reg60};
      reg62 <= $signed(wire58);
      if ((8'ha0))
        begin
          reg63 <= (~^(~$unsigned(wire58)));
          reg64 <= (wire58[(3'h6):(2'h3)] ?
              ($unsigned(wire1) ?
                  wire3[(4'hf):(4'hb)] : $unsigned(($signed(wire58) & (reg63 ?
                      wire3 : reg61)))) : wire2);
          reg65 <= ($unsigned({(8'ha7), $signed(wire2)}) ?
              ($unsigned(reg64) ?
                  (~wire1[(4'hb):(3'h4)]) : ((|reg60) > {(&wire0),
                      (wire2 - reg62)})) : $unsigned(wire1[(4'hb):(4'h9)]));
        end
      else
        begin
          reg63 <= ($unsigned($unsigned($signed($signed(reg61)))) <= ($signed(wire2) ?
              $unsigned($signed(reg60[(5'h10):(1'h0)])) : $signed((wire1[(5'h10):(4'he)] >= $unsigned(wire3)))));
          reg64 <= wire2[(3'h5):(3'h5)];
        end
    end
  assign wire66 = $signed({reg61[(2'h3):(1'h1)], (8'h9e)});
  always
    @(posedge clk) begin
      if (reg62[(2'h2):(1'h1)])
        begin
          reg67 <= $unsigned((8'hbc));
          if (wire66[(2'h2):(1'h0)])
            begin
              reg68 <= ($signed({reg67[(5'h15):(4'hc)],
                  $unsigned($unsigned((8'hb5)))}) >>> $signed($signed((&$signed(wire58)))));
              reg69 <= (~&(~|(reg65[(4'he):(1'h0)] <<< $unsigned((wire66 - (8'ha4))))));
              reg70 <= ($signed(reg67) == wire1[(4'he):(3'h7)]);
              reg71 <= ({$unsigned(($unsigned(reg68) & $signed(wire2))),
                      $signed($unsigned((~|(8'hb5))))} ?
                  $signed(reg62) : wire0);
              reg72 <= $unsigned(reg69[(2'h3):(1'h1)]);
            end
          else
            begin
              reg68 <= reg61;
              reg69 <= ((reg60[(4'hf):(1'h0)] > ((^reg60) && reg70)) ?
                  reg61 : ((^~reg69[(1'h0):(1'h0)]) >= $signed($unsigned((wire58 & wire58)))));
              reg70 <= $unsigned(wire0);
            end
          if ((wire66 > ($unsigned($signed(wire1[(4'hd):(4'hb)])) ?
              (-{(reg64 && reg63)}) : reg67[(1'h0):(1'h0)])))
            begin
              reg73 <= (wire58[(3'h7):(1'h1)] ?
                  reg60 : ((reg72[(3'h4):(1'h0)] ? reg61 : $unsigned(reg70)) ?
                      (&$unsigned(wire1[(4'hd):(4'ha)])) : $unsigned((~^(&reg69)))));
              reg74 <= {((+{wire0,
                      {reg65, wire1}}) >>> (~|$signed((reg72 << reg61)))),
                  $unsigned(wire3)};
              reg75 <= (&reg73);
              reg76 <= (wire58 > ($signed({(wire66 ? reg71 : reg60),
                  (|wire66)}) ~^ (8'ha6)));
              reg77 <= $unsigned($signed(($signed($signed(reg76)) << (reg64 - $signed((8'ha5))))));
            end
          else
            begin
              reg73 <= reg74;
            end
          if ((($signed((reg76[(3'h5):(1'h1)] == reg73[(2'h3):(1'h1)])) ?
                  (!$unsigned(reg64[(5'h15):(4'ha)])) : {(8'ha2)}) ?
              $signed(reg77[(2'h2):(1'h0)]) : ((^$unsigned((&reg64))) << {$unsigned($unsigned(reg75)),
                  {(|reg77)}})))
            begin
              reg78 <= (-(($signed((!(8'hb8))) <<< reg76) ^ $unsigned(reg75[(3'h7):(3'h7)])));
              reg79 <= (((reg60 ?
                      reg71 : $signed($unsigned((8'hae)))) | (~&wire1[(4'he):(4'hc)])) ?
                  $signed({$signed(reg65[(5'h12):(1'h0)]), reg60}) : reg73);
              reg80 <= $signed($signed((-$unsigned(reg68[(2'h2):(2'h2)]))));
            end
          else
            begin
              reg78 <= ($unsigned($unsigned($unsigned($signed(reg78)))) >> $unsigned(wire0[(3'h5):(2'h3)]));
            end
        end
      else
        begin
          reg67 <= reg77[(3'h7):(3'h5)];
          if ((reg72 * reg60))
            begin
              reg68 <= (reg62[(2'h2):(1'h1)] - ({(^$signed(reg68)),
                      $unsigned(reg79)} ?
                  reg71[(3'h5):(3'h5)] : reg67[(2'h3):(2'h2)]));
            end
          else
            begin
              reg68 <= {$signed((~^reg72))};
              reg69 <= (8'h9e);
              reg70 <= $signed($unsigned(reg75));
              reg71 <= $signed(($signed($unsigned($signed(reg67))) ?
                  reg80[(2'h3):(2'h2)] : $signed(wire3)));
            end
          if ((7'h42))
            begin
              reg72 <= ($signed((&(&(reg61 ^~ reg67)))) * $unsigned(wire1[(4'hc):(3'h4)]));
              reg73 <= (8'hb0);
              reg74 <= wire66;
              reg75 <= $unsigned((((8'ha7) < reg72) ?
                  reg79[(2'h2):(1'h1)] : reg73));
              reg76 <= reg62[(3'h6):(3'h6)];
            end
          else
            begin
              reg72 <= reg60;
              reg73 <= reg77;
              reg74 <= (8'hb0);
              reg75 <= $signed({(($unsigned(reg77) >= $signed(reg80)) ?
                      ($signed(wire66) < $signed(reg79)) : {(^~reg70)})});
            end
          reg77 <= ($signed((^~{reg70[(1'h0):(1'h0)], reg78[(3'h6):(1'h1)]})) ?
              (~(&reg68)) : $unsigned($signed((wire1 ?
                  (+reg69) : $signed(reg76)))));
          reg78 <= reg69[(1'h1):(1'h1)];
        end
      reg81 <= (8'ha1);
      if (wire1[(4'hb):(4'ha)])
        begin
          reg82 <= $unsigned(($signed($signed(((7'h41) - reg75))) ~^ wire1));
          if (reg73)
            begin
              reg83 <= {(!($unsigned($unsigned((8'h9e))) + $unsigned({reg81,
                      reg76}))),
                  reg63[(1'h1):(1'h1)]};
            end
          else
            begin
              reg83 <= {reg80};
              reg84 <= {$unsigned(($unsigned((reg74 ? reg74 : reg80)) ?
                      (8'h9c) : $unsigned((~&reg72)))),
                  reg63};
              reg85 <= ((~wire2[(4'h8):(3'h6)]) >>> ((reg80 ?
                      (((8'ha0) <= reg81) ?
                          $signed(reg77) : (reg63 == wire0)) : $signed($unsigned((8'hbb)))) ?
                  (({reg78, wire3} < $unsigned(reg76)) ?
                      $signed($unsigned((8'hbb))) : ($signed(reg67) << (^wire3))) : (reg75[(3'h6):(2'h2)] ?
                      ({reg61} ?
                          $signed(reg71) : ((8'hbf) ?
                              wire1 : reg73)) : reg70)));
            end
          if (((8'hb8) ?
              (reg84 || $signed(((reg71 <= reg81) ?
                  reg79 : reg61[(2'h3):(2'h2)]))) : reg85))
            begin
              reg86 <= (&reg76);
              reg87 <= $signed({(^~((reg67 ? reg81 : (8'hbe)) ?
                      (reg72 ~^ reg68) : reg81)),
                  reg86});
              reg88 <= $signed({reg63[(1'h1):(1'h1)], wire58});
              reg89 <= {$unsigned((reg70[(3'h5):(2'h3)] <= (|((8'hb7) ?
                      reg84 : wire3))))};
              reg90 <= reg60;
            end
          else
            begin
              reg86 <= reg87;
              reg87 <= (((8'hbb) ?
                  wire58[(1'h1):(1'h0)] : ($signed((reg74 - (8'ha8))) ?
                      reg70[(2'h3):(1'h0)] : $signed((+reg69)))) << $unsigned(reg87));
            end
        end
      else
        begin
          if ((~&(reg77 ?
              (((~&reg90) ?
                  (^~reg88) : (~^reg89)) || reg69[(1'h0):(1'h0)]) : reg64[(4'h8):(1'h0)])))
            begin
              reg82 <= ($unsigned((((-reg65) ? (reg82 == reg63) : reg80) ?
                      reg79 : (^$signed(reg85)))) ?
                  $unsigned((reg78 - $unsigned((reg85 > wire0)))) : ((8'had) - reg79));
              reg83 <= $signed(reg80);
            end
          else
            begin
              reg82 <= $unsigned({(((reg85 ~^ reg89) ?
                      ((8'ha2) <= (8'ha1)) : {(8'hb2)}) ^ (-reg84[(3'h7):(3'h5)]))});
              reg83 <= (8'haa);
            end
          reg84 <= reg63[(2'h2):(2'h2)];
          reg85 <= ($unsigned($signed(((reg90 ? reg78 : reg82) ?
                  (reg78 - wire2) : $signed((8'ha0))))) ?
              ($signed($unsigned((|reg72))) + (~^{(reg84 ? reg81 : reg60),
                  {reg83, reg68}})) : (~(8'h9f)));
        end
      if ({(($unsigned({reg62, reg76}) ?
              reg86 : reg87[(3'h6):(2'h3)]) ^ reg84)})
        begin
          reg91 <= (|(reg67[(5'h13):(3'h6)] <<< ({(reg89 ? reg89 : reg82),
                  $unsigned(reg65)} ?
              $signed($unsigned((8'hb8))) : wire0[(3'h7):(2'h2)])));
          reg92 <= ((($signed(reg89[(3'h7):(3'h6)]) > ((wire2 ?
                  reg76 : (8'h9c)) & reg86)) << (+reg68)) ?
              $unsigned({((!reg61) ? (reg60 ^ reg87) : wire58),
                  (~&(wire66 ?
                      reg89 : (8'ha2)))}) : $signed((!$unsigned($signed(reg74)))));
          reg93 <= {(($signed($unsigned((7'h42))) ?
                  $signed((reg82 || wire0)) : reg85[(3'h6):(3'h6)]) != reg63[(2'h2):(1'h1)]),
              {$unsigned($signed((wire2 ? (7'h43) : reg86)))}};
          reg94 <= $signed((reg70[(1'h1):(1'h1)] ?
              (+reg71[(1'h0):(1'h0)]) : $unsigned($signed(wire58))));
          reg95 <= reg74;
        end
      else
        begin
          reg91 <= (8'h9d);
        end
    end
  assign wire96 = reg71[(3'h5):(1'h1)];
  always
    @(posedge clk) begin
      reg97 <= $unsigned($signed((8'h9f)));
    end
  assign wire98 = ($unsigned(((!(|reg73)) ?
                      ($signed(reg94) && reg72[(4'hd):(4'hc)]) : ($signed(reg88) ?
                          $signed(reg76) : $signed(reg64)))) << wire66);
  assign wire99 = reg87[(2'h2):(1'h0)];
  assign wire100 = (({(wire2[(4'he):(4'h9)] ? $signed((8'hbb)) : (8'ha4)),
                               {reg89}} ?
                           (wire3 >>> reg61) : ($signed((wire2 ?
                               reg93 : reg69)) ^~ (reg95[(2'h2):(1'h1)] ?
                               {reg89} : (^~reg76)))) ?
                       reg95[(4'hc):(3'h5)] : ($signed($unsigned({(7'h42)})) ~^ reg62[(3'h4):(2'h2)]));
  assign wire101 = {$unsigned($unsigned(reg80[(3'h4):(3'h4)])),
                       reg63[(2'h2):(1'h0)]};
  always
    @(posedge clk) begin
      reg102 <= ($signed($unsigned($signed((|reg77)))) ?
          ($signed($unsigned(reg91[(3'h6):(3'h6)])) ?
              ((8'hb1) ~^ wire0[(2'h2):(1'h1)]) : reg67[(4'h8):(2'h2)]) : (reg75[(3'h4):(1'h0)] - {reg87[(1'h0):(1'h0)]}));
      reg103 <= ($signed({((reg87 ? reg71 : reg93) | $signed(wire99)),
          $unsigned(reg86)}) ~^ reg78);
      reg104 <= {(!{(-(~|reg90))}), $signed($unsigned((^~(reg67 << reg91))))};
      reg105 <= $unsigned($signed(reg72));
    end
  always
    @(posedge clk) begin
      reg106 <= $signed($unsigned(($unsigned((reg95 ?
          wire96 : reg105)) ~^ reg80)));
      if ((((^((|wire3) + {reg86, reg63})) ?
              reg82 : ($unsigned(reg84) ?
                  wire100[(1'h1):(1'h0)] : {(|reg87),
                      (reg94 ? reg78 : reg91)})) ?
          reg84 : reg93))
        begin
          reg107 <= (reg64 == ($signed(($unsigned(reg106) > $unsigned((8'hb7)))) ?
              reg68[(3'h6):(3'h5)] : $signed((reg72[(4'h9):(3'h5)] <<< wire99))));
          if (wire58)
            begin
              reg108 <= (~&(($unsigned((~|reg85)) + $signed((wire96 == reg85))) ?
                  (!((reg95 ? wire0 : (8'hbf)) ?
                      wire2 : {reg84})) : (reg81[(1'h1):(1'h1)] ?
                      wire3[(3'h6):(1'h0)] : $signed($unsigned(reg106)))));
            end
          else
            begin
              reg108 <= $signed((~reg61[(3'h6):(1'h1)]));
              reg109 <= {reg68[(3'h5):(2'h3)],
                  $unsigned((reg102[(2'h2):(1'h1)] ?
                      ((-reg97) != (reg79 ?
                          wire66 : (8'hbf))) : (~|reg68[(3'h5):(1'h0)])))};
              reg110 <= ((~(8'hb9)) & ({{$unsigned(reg109), (~&(7'h44))}} ?
                  $signed(reg65[(4'hf):(3'h7)]) : ((+reg68[(2'h3):(2'h3)]) ?
                      (&$signed((8'hba))) : {$signed(reg78),
                          $signed(reg106)})));
              reg111 <= (^~{({reg69, (~(8'hae))} < wire98[(5'h10):(4'hc)])});
              reg112 <= (reg67[(3'h4):(2'h3)] | ($unsigned((+(^(8'hab)))) != (-(8'ha3))));
            end
          reg113 <= ({{wire101}, (~&(reg105 <<< $signed(reg93)))} || reg93);
          if (($signed(($unsigned($signed((8'hb6))) ?
                  {$unsigned(reg61),
                      (reg106 * reg109)} : (wire58 > (^~reg84)))) ?
              $signed({(reg104[(2'h2):(1'h0)] ?
                      (reg62 ^~ wire66) : (wire58 << (7'h40)))}) : $signed((((8'haf) ?
                  $unsigned((8'ha7)) : (^~reg74)) < (wire3[(4'ha):(3'h4)] ?
                  reg65 : ((8'ha8) >>> reg113))))))
            begin
              reg114 <= {(&reg85), reg71};
              reg115 <= reg61;
            end
          else
            begin
              reg114 <= ($signed($signed(((reg102 ?
                      (8'h9f) : reg102) >>> {reg97}))) ?
                  (~|(8'haa)) : ($unsigned(reg73) ?
                      reg67 : (~&(+reg83[(2'h3):(2'h3)]))));
              reg115 <= (((reg91 ~^ ($unsigned(reg80) ?
                  $unsigned(reg68) : (reg95 << reg80))) >>> ((reg111[(3'h4):(3'h4)] ?
                      reg93[(3'h6):(1'h1)] : (^(7'h42))) ?
                  {$unsigned(reg95), (reg82 ? wire3 : reg78)} : ({reg90,
                          (8'hac)} ?
                      (reg111 ?
                          reg83 : reg71) : $signed((8'ha6))))) << ($signed(({(8'ha1),
                          wire2} ?
                      reg103[(1'h0):(1'h0)] : (reg112 && (7'h44)))) ?
                  reg111 : $unsigned(reg110)));
              reg116 <= (^~(reg93[(4'h8):(3'h5)] ?
                  ($unsigned({wire0, wire66}) ?
                      reg111[(2'h3):(1'h0)] : reg112) : (~|((reg104 ?
                      reg106 : reg110) << $signed(reg109)))));
            end
        end
      else
        begin
          if ({reg85})
            begin
              reg107 <= $unsigned((~wire0));
              reg108 <= wire2[(4'hb):(1'h0)];
              reg109 <= $unsigned((((8'ha4) ? reg78[(4'h9):(3'h7)] : reg106) ?
                  $unsigned((~(~|reg76))) : ((|(wire2 && reg84)) ?
                      reg113[(1'h1):(1'h0)] : {$unsigned(reg61),
                          {reg69, reg111}})));
            end
          else
            begin
              reg107 <= $signed((|((!$unsigned(reg89)) || $unsigned($unsigned((8'hac))))));
              reg108 <= wire101[(2'h3):(2'h3)];
              reg109 <= $unsigned({(8'ha7), {$unsigned((reg62 > reg91))}});
            end
          reg110 <= $signed((($unsigned($signed(reg112)) ?
              (^(!(8'haa))) : (~^((7'h43) >> reg104))) - (-$signed($signed(reg65)))));
        end
      reg117 <= (reg88 ?
          $signed(wire99[(2'h2):(1'h1)]) : (^~(-{reg83, $unsigned((7'h41))})));
    end
  assign wire118 = wire100[(1'h1):(1'h1)];
  module119 #() modinst202 (wire201, clk, reg68, reg83, reg95, reg70, reg114);
  assign wire203 = $signed(reg95[(3'h6):(2'h3)]);
endmodule

module module119
#(parameter param200 = (((|(^(~&(8'ha7)))) == (((|(8'hb2)) >= (~^(7'h42))) ? (((7'h42) ? (8'ha2) : (8'hb1)) >= ((7'h44) >= (8'hb0))) : {((8'ha7) ^ (8'had)), (+(8'ha9))})) ? ((((~&(8'hab)) && ((8'hb5) >= (8'hab))) || (^((8'hba) ? (8'hb7) : (8'ha2)))) < (({(8'hba)} ? ((8'hbb) ? (7'h44) : (8'ha4)) : {(8'ha1)}) ? (((8'hb8) < (7'h42)) <<< (8'ha2)) : {(+(7'h44))})) : ((((|(8'h9c)) + (8'hbd)) ? (|((8'hbd) ? (8'hbe) : (8'hb4))) : ((|(8'hbd)) << {(8'haf)})) != ((((8'ha1) ? (8'ha6) : (8'haa)) ? {(8'ha9), (8'hb8)} : (+(8'ha2))) >>> (^((8'ha4) >> (8'hbb)))))))
(y, clk, wire120, wire121, wire122, wire123, wire124);
  output wire [(32'h1aa):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire120;
  input wire signed [(5'h14):(1'h0)] wire121;
  input wire signed [(4'hc):(1'h0)] wire122;
  input wire signed [(4'hf):(1'h0)] wire123;
  input wire [(2'h2):(1'h0)] wire124;
  wire [(5'h15):(1'h0)] wire199;
  wire signed [(4'hc):(1'h0)] wire198;
  wire [(5'h14):(1'h0)] wire184;
  wire [(2'h2):(1'h0)] wire183;
  wire signed [(3'h7):(1'h0)] wire177;
  wire [(4'hc):(1'h0)] wire176;
  wire [(2'h3):(1'h0)] wire125;
  wire signed [(3'h6):(1'h0)] wire126;
  wire [(2'h2):(1'h0)] wire127;
  wire signed [(3'h4):(1'h0)] wire136;
  wire [(4'hc):(1'h0)] wire137;
  wire signed [(4'h8):(1'h0)] wire138;
  wire [(3'h4):(1'h0)] wire142;
  wire signed [(5'h13):(1'h0)] wire143;
  wire signed [(3'h7):(1'h0)] wire174;
  reg [(3'h7):(1'h0)] reg197 = (1'h0);
  reg [(3'h7):(1'h0)] reg196 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg195 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg194 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg193 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg192 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg191 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg190 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg189 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg188 = (1'h0);
  reg [(4'hd):(1'h0)] reg187 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg186 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg185 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg182 = (1'h0);
  reg [(4'ha):(1'h0)] reg181 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg180 = (1'h0);
  reg [(3'h7):(1'h0)] reg179 = (1'h0);
  reg [(3'h6):(1'h0)] reg178 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg128 = (1'h0);
  reg [(5'h13):(1'h0)] reg129 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg130 = (1'h0);
  reg [(3'h5):(1'h0)] reg131 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg132 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg133 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg134 = (1'h0);
  reg signed [(4'he):(1'h0)] reg135 = (1'h0);
  reg [(5'h10):(1'h0)] reg139 = (1'h0);
  reg [(4'h8):(1'h0)] reg140 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg141 = (1'h0);
  assign y = {wire199,
                 wire198,
                 wire184,
                 wire183,
                 wire177,
                 wire176,
                 wire125,
                 wire126,
                 wire127,
                 wire136,
                 wire137,
                 wire138,
                 wire142,
                 wire143,
                 wire174,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg128,
                 reg129,
                 reg130,
                 reg131,
                 reg132,
                 reg133,
                 reg134,
                 reg135,
                 reg139,
                 reg140,
                 reg141,
                 (1'h0)};
  assign wire125 = $unsigned({wire120[(1'h1):(1'h0)],
                       {$signed((wire120 ? wire124 : wire121)),
                           ((wire124 ? wire123 : wire123) == {(8'ha4)})}});
  assign wire126 = $unsigned(($unsigned($unsigned($unsigned(wire123))) ?
                       wire124 : $unsigned(wire124[(2'h2):(2'h2)])));
  assign wire127 = (8'haa);
  always
    @(posedge clk) begin
      reg128 <= ((wire122[(1'h1):(1'h1)] ?
              (8'hb4) : $unsigned(((wire125 && wire120) != (wire126 ?
                  (8'hb3) : (8'hb0))))) ?
          ($unsigned(($signed(wire122) ?
              wire127[(1'h0):(1'h0)] : wire127[(2'h2):(1'h0)])) || (~|(^$signed(wire121)))) : {(wire122 ?
                  ({(8'hb4), wire126} ?
                      (wire127 <<< wire121) : $signed(wire125)) : $signed($signed(wire126)))});
      if ({wire120, (8'hbc)})
        begin
          reg129 <= (~|(!wire123[(3'h4):(2'h2)]));
          reg130 <= wire121[(3'h5):(3'h4)];
          if ($signed($signed($signed(((reg130 ?
              wire127 : reg130) >> $unsigned(wire124))))))
            begin
              reg131 <= $signed($unsigned($signed((8'ha3))));
              reg132 <= (~&(reg131 ? (~|reg128) : reg129));
              reg133 <= (^~(-$unsigned($signed((reg128 ? reg132 : (8'hba))))));
              reg134 <= (((($signed(reg131) ?
                      reg129[(3'h5):(1'h1)] : (wire123 || wire126)) - $signed(wire127[(1'h0):(1'h0)])) ?
                  (&reg130) : $signed((-(reg133 ?
                      (8'had) : reg128)))) != ({(|$signed(wire120))} ?
                  (|reg131) : $signed(((wire126 >= (8'h9d)) ?
                      wire127 : reg133[(3'h6):(2'h3)]))));
              reg135 <= wire120;
            end
          else
            begin
              reg131 <= reg129[(3'h5):(1'h1)];
              reg132 <= $signed(({$signed($unsigned(reg131)),
                      $unsigned($signed(wire122))} ?
                  ($unsigned({wire121}) <= wire125[(1'h0):(1'h0)]) : (~wire121)));
              reg133 <= $signed(((((~&reg135) >> wire123[(3'h5):(3'h5)]) ?
                  ({reg131,
                      wire126} != $signed(wire121)) : $unsigned((~&wire120))) << reg133));
              reg134 <= $unsigned($signed(reg135[(3'h7):(2'h2)]));
            end
        end
      else
        begin
          reg129 <= ((~|($unsigned((-reg133)) + (&reg129[(1'h1):(1'h0)]))) - {(((wire125 ?
                      (8'ha9) : wire124) >> $unsigned(wire121)) ?
                  $signed({reg133}) : wire120)});
          if ($signed(wire122))
            begin
              reg130 <= (~|(~&reg133[(3'h5):(3'h4)]));
              reg131 <= {{wire125, reg134}};
            end
          else
            begin
              reg130 <= ($signed(((~|(wire126 ?
                      wire124 : wire124)) > (~(^~reg135)))) ?
                  ($signed({wire126[(1'h1):(1'h0)],
                      $signed(wire126)}) << ((~|(~|reg135)) >= (wire124 ^~ reg130))) : (wire121 ?
                      $signed($signed($unsigned((8'hae)))) : $signed($unsigned($unsigned(reg135)))));
              reg131 <= (reg134[(4'ha):(2'h2)] ?
                  (^$signed($signed($signed(reg128)))) : $unsigned(((^~reg131) + $unsigned(reg131))));
              reg132 <= ((reg129 ?
                  $unsigned($signed($unsigned((8'hba)))) : ((|$unsigned(wire123)) ~^ wire124[(1'h0):(1'h0)])) >>> (~(+(~|$signed(reg133)))));
            end
          reg133 <= $unsigned(reg134[(4'hb):(3'h4)]);
        end
    end
  assign wire136 = {(|(^$unsigned(wire121)))};
  assign wire137 = reg128;
  assign wire138 = $signed((~(((~&reg135) << (wire120 ? wire124 : wire124)) ?
                       (reg132 + wire136) : reg133[(2'h3):(1'h1)])));
  always
    @(posedge clk) begin
      reg139 <= $signed((|reg130[(4'h9):(1'h0)]));
      reg140 <= (($signed(reg130[(3'h6):(1'h0)]) ?
          (((wire122 != reg128) == wire136) >= $unsigned((8'hbc))) : $signed($unsigned(reg139[(3'h5):(3'h5)]))) | $unsigned({$signed($signed(wire126))}));
      reg141 <= wire127;
    end
  assign wire142 = reg135;
  assign wire143 = ({((!(7'h44)) ?
                           ($unsigned((8'hb8)) & ((8'hbd) ?
                               reg130 : reg128)) : (|$unsigned((8'hbd))))} ~^ (wire126 - (~|(reg140[(4'h8):(3'h6)] ~^ (wire125 * wire126)))));
  module144 #() modinst175 (.wire146(wire143), .wire145(reg135), .y(wire174), .wire148(reg133), .clk(clk), .wire147(reg129));
  assign wire176 = ({$signed(($unsigned(wire136) ?
                           wire137[(4'ha):(1'h0)] : (~|wire174)))} >>> reg134[(3'h7):(2'h3)]);
  assign wire177 = ($signed({wire142,
                       $unsigned($unsigned(wire124))}) == (&wire125[(1'h1):(1'h0)]));
  always
    @(posedge clk) begin
      reg178 <= (wire176[(3'h7):(3'h6)] * {(((reg140 <= reg130) * (reg140 <= reg139)) * (|reg139)),
          $unsigned(($unsigned(wire136) != wire125[(1'h1):(1'h1)]))});
      reg179 <= wire120[(1'h0):(1'h0)];
      reg180 <= $unsigned($unsigned(($unsigned(reg139) ?
          ((reg178 ? wire143 : wire120) ?
              $signed(reg140) : $unsigned(wire124)) : (wire136[(2'h3):(2'h2)] ?
              wire142[(1'h0):(1'h0)] : (!wire126)))));
      reg181 <= {{(!((~|wire137) ? $signed(wire137) : reg141[(3'h5):(2'h2)])),
              $unsigned(((+reg130) && (^~reg128)))}};
      reg182 <= (8'hab);
    end
  assign wire183 = reg140[(2'h3):(1'h0)];
  assign wire184 = $unsigned((({wire125[(2'h2):(1'h0)],
                       $signed((8'h9f))} * (~&$signed((8'h9f)))) ~^ ($unsigned(wire177[(3'h4):(1'h1)]) ?
                       $signed((reg128 ? wire125 : reg131)) : reg139)));
  always
    @(posedge clk) begin
      reg185 <= $unsigned($unsigned({(reg139 ?
              {wire120, wire174} : (!(8'had)))}));
      if (wire122[(2'h3):(1'h1)])
        begin
          reg186 <= (^~$signed((($unsigned(reg133) && wire143) ?
              (+(^~reg133)) : ((8'had) ? wire174 : wire120))));
          reg187 <= {$signed($unsigned(reg133))};
          reg188 <= (({wire184[(4'hb):(3'h7)],
              $signed((wire123 ? reg133 : reg139))} ^~ (8'haa)) >>> wire183);
        end
      else
        begin
          if (wire121[(2'h2):(1'h0)])
            begin
              reg186 <= reg135;
              reg187 <= (wire123[(4'hf):(4'ha)] ?
                  $unsigned((((+wire184) || $signed((8'hb3))) >> wire138)) : $unsigned((($signed(wire125) || reg182[(1'h1):(1'h1)]) ?
                      $unsigned($signed(reg187)) : ((8'hac) * wire176))));
              reg188 <= {(~^(-reg135[(2'h3):(1'h1)])),
                  (wire126[(3'h4):(1'h0)] ?
                      $unsigned($unsigned((~^(8'hb3)))) : $unsigned((~^(+reg129))))};
            end
          else
            begin
              reg186 <= wire136;
              reg187 <= (7'h40);
              reg188 <= $signed(wire137);
              reg189 <= ((reg181 ~^ wire138) ?
                  $signed(reg135) : (reg135[(4'hb):(2'h2)] ?
                      reg129 : $unsigned(wire122[(3'h4):(2'h3)])));
              reg190 <= (~^(($signed((^(8'h9e))) ?
                  (wire184[(5'h12):(4'hb)] == reg140) : {{wire184,
                          reg128}}) ^ {wire121[(5'h11):(4'hd)], reg130}));
            end
          reg191 <= (~&{$signed(reg180), $signed((-{reg188, reg181}))});
          reg192 <= ((reg181 ?
              (($signed(wire124) ?
                  reg179[(2'h3):(1'h1)] : (reg139 <= wire127)) <= {(reg178 ?
                      wire176 : wire174),
                  (reg139 >= reg131)}) : $unsigned($signed(wire120))) | ((wire120[(1'h1):(1'h0)] >>> (~^$unsigned(reg130))) ?
              reg131[(3'h4):(1'h1)] : $unsigned((+(reg191 ?
                  reg190 : wire143)))));
          if ((~(~&(~(8'ha1)))))
            begin
              reg193 <= wire184[(3'h4):(1'h0)];
              reg194 <= $signed(reg131[(3'h5):(2'h2)]);
            end
          else
            begin
              reg193 <= ({reg191,
                  {$unsigned((wire126 ?
                          wire121 : reg128))}} <<< {($signed(reg134[(3'h6):(3'h6)]) ?
                      (&$signed(reg190)) : reg128)});
              reg194 <= reg128[(1'h0):(1'h0)];
              reg195 <= ((reg190 ?
                      {wire142[(2'h3):(2'h2)]} : (((~|wire142) ?
                              reg135 : $unsigned(reg189)) ?
                          reg187 : (reg180[(3'h7):(1'h0)] ?
                              (~&(8'ha4)) : $unsigned(wire136)))) ?
                  (wire176[(3'h6):(2'h3)] ?
                      (wire184 * wire123) : wire183[(1'h0):(1'h0)]) : {$signed(($unsigned(wire123) >>> (-wire177)))});
            end
          if ($unsigned((({(^~reg194), (reg128 ? reg133 : wire123)} && reg135) ?
              reg186[(3'h7):(1'h1)] : {wire120[(4'h9):(1'h0)]})))
            begin
              reg196 <= $signed({{wire137[(3'h7):(1'h1)], {reg128}}});
            end
          else
            begin
              reg196 <= $signed($signed($signed($unsigned(((8'hb8) <= wire137)))));
            end
        end
      reg197 <= {(((~&$signed(wire174)) == (-(wire184 ?
              reg131 : (8'h9d)))) == ({(reg179 ?
                  reg178 : wire183)} != $unsigned(wire126[(2'h2):(2'h2)]))),
          (^wire126)};
    end
  assign wire198 = (~|($unsigned($unsigned({reg193,
                       (8'ha6)})) >= $signed(reg131)));
  assign wire199 = $signed(((wire198 ?
                       ($unsigned((8'ha8)) ?
                           $unsigned(reg188) : wire176[(1'h0):(1'h0)]) : $signed(reg189[(1'h1):(1'h0)])) >= wire136));
endmodule

module module4  (y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h25a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire8;
  input wire [(3'h7):(1'h0)] wire7;
  input wire [(4'hd):(1'h0)] wire6;
  input wire [(5'h10):(1'h0)] wire5;
  wire signed [(4'hd):(1'h0)] wire53;
  wire [(4'h9):(1'h0)] wire52;
  wire [(3'h4):(1'h0)] wire51;
  wire signed [(4'he):(1'h0)] wire15;
  wire [(3'h5):(1'h0)] wire14;
  wire [(3'h4):(1'h0)] wire13;
  wire [(5'h12):(1'h0)] wire12;
  wire [(2'h2):(1'h0)] wire11;
  wire [(4'hd):(1'h0)] wire10;
  wire signed [(5'h11):(1'h0)] wire9;
  reg signed [(3'h6):(1'h0)] reg57 = (1'h0);
  reg [(4'hd):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg55 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg54 = (1'h0);
  reg [(4'hb):(1'h0)] reg50 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg49 = (1'h0);
  reg [(4'hd):(1'h0)] reg48 = (1'h0);
  reg [(3'h6):(1'h0)] reg47 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg45 = (1'h0);
  reg [(4'hc):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg42 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg41 = (1'h0);
  reg [(4'h9):(1'h0)] reg40 = (1'h0);
  reg [(5'h10):(1'h0)] reg39 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg38 = (1'h0);
  reg [(3'h7):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg36 = (1'h0);
  reg [(4'hf):(1'h0)] reg35 = (1'h0);
  reg [(5'h10):(1'h0)] reg34 = (1'h0);
  reg [(3'h5):(1'h0)] reg33 = (1'h0);
  reg [(5'h15):(1'h0)] reg32 = (1'h0);
  reg [(3'h7):(1'h0)] reg31 = (1'h0);
  reg [(5'h10):(1'h0)] reg30 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg29 = (1'h0);
  reg [(4'hc):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg27 = (1'h0);
  reg [(5'h15):(1'h0)] reg26 = (1'h0);
  reg [(5'h12):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg24 = (1'h0);
  reg [(5'h15):(1'h0)] reg23 = (1'h0);
  reg [(5'h15):(1'h0)] reg22 = (1'h0);
  reg [(5'h15):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg20 = (1'h0);
  reg [(2'h3):(1'h0)] reg19 = (1'h0);
  reg [(4'h8):(1'h0)] reg18 = (1'h0);
  reg [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(4'hd):(1'h0)] reg16 = (1'h0);
  assign y = {wire53,
                 wire52,
                 wire51,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire9,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 (1'h0)};
  assign wire9 = {wire6, wire8};
  assign wire10 = ($signed(wire8[(4'he):(4'h8)]) ?
                      ($signed($signed($signed(wire9))) >>> (($unsigned(wire8) != wire9[(1'h1):(1'h1)]) >> ($unsigned(wire9) <<< wire5[(3'h4):(1'h0)]))) : $signed(($unsigned((~^wire8)) >> (-$unsigned(wire7)))));
  assign wire11 = wire5[(4'ha):(1'h0)];
  assign wire12 = $unsigned(wire8[(2'h3):(1'h1)]);
  assign wire13 = wire12;
  assign wire14 = wire9[(4'hf):(4'h9)];
  assign wire15 = wire6;
  always
    @(posedge clk) begin
      if ($unsigned(wire12))
        begin
          reg16 <= ((~&{((~^wire10) ?
                  (wire11 << wire6) : (wire5 + wire7))}) ^~ wire5[(4'ha):(1'h1)]);
          reg17 <= (!(~|$signed($signed(wire8[(4'hd):(4'hb)]))));
          reg18 <= ((((wire6 ? (~|wire14) : reg16) ?
                  {(wire8 ? wire7 : wire11)} : wire12[(3'h7):(1'h1)]) ?
              (wire15[(3'h4):(2'h2)] ?
                  $unsigned(((7'h43) ~^ wire12)) : (~(wire5 ?
                      wire15 : (8'hb7)))) : reg17[(3'h7):(3'h5)]) || $signed($unsigned((~$unsigned(wire15)))));
          if (wire5[(1'h0):(1'h0)])
            begin
              reg19 <= ($signed((((wire14 ? wire9 : wire10) ~^ (reg16 ?
                      wire7 : wire12)) ?
                  wire12[(5'h11):(3'h7)] : {wire7[(3'h5):(1'h1)],
                      (wire12 | wire14)})) >> reg17);
              reg20 <= $signed(wire9[(4'h9):(4'h9)]);
              reg21 <= reg20;
              reg22 <= $signed($signed((((wire9 ?
                      wire5 : wire11) || ((8'h9d) + reg20)) ?
                  (~|(reg16 ? (8'h9f) : (8'hab))) : wire14[(2'h3):(1'h0)])));
              reg23 <= $signed($signed($signed({((8'ha8) ? reg19 : wire12)})));
            end
          else
            begin
              reg19 <= wire9;
              reg20 <= $signed((reg23[(3'h7):(3'h7)] != ((~^(~|reg19)) & $unsigned($signed(wire11)))));
              reg21 <= wire11[(1'h1):(1'h1)];
              reg22 <= (($unsigned(wire13) + $signed(((wire14 ?
                      reg22 : (7'h40)) ?
                  (^reg17) : {wire7,
                      wire15}))) + ($signed($unsigned(wire6)) <= (wire13 - reg20[(3'h4):(1'h1)])));
              reg23 <= wire8[(4'h9):(3'h5)];
            end
          reg24 <= reg21;
        end
      else
        begin
          reg16 <= {wire6[(3'h7):(3'h5)]};
          if ((-wire7[(3'h6):(2'h2)]))
            begin
              reg17 <= ($unsigned((8'haf)) ?
                  $unsigned(reg24[(4'hb):(3'h4)]) : reg21);
              reg18 <= {reg24};
              reg19 <= wire6;
              reg20 <= $unsigned(wire15[(4'h8):(1'h0)]);
              reg21 <= $unsigned((wire11[(1'h0):(1'h0)] ?
                  $unsigned((~reg17)) : reg20[(4'h8):(2'h3)]));
            end
          else
            begin
              reg17 <= wire14[(3'h5):(3'h4)];
              reg18 <= wire9[(3'h4):(2'h3)];
              reg19 <= (wire8 && (^~{{{wire9, (8'hb6)}, $signed((8'ha1))},
                  $unsigned((!wire15))}));
              reg20 <= $signed(reg19[(2'h2):(1'h0)]);
            end
          reg22 <= $signed((wire8 ?
              $signed($unsigned({reg19,
                  wire6})) : $unsigned($signed(wire12[(4'ha):(3'h7)]))));
        end
      if (wire8[(4'h9):(2'h3)])
        begin
          reg25 <= ((reg21 ?
              {reg21[(4'hf):(3'h5)]} : ($signed($unsigned(reg19)) >= $signed($unsigned(wire11)))) - $unsigned(reg20[(3'h6):(3'h4)]));
        end
      else
        begin
          reg25 <= ($unsigned($unsigned($unsigned((8'hb1)))) ~^ {$signed((+$unsigned(wire9))),
              {reg19[(1'h1):(1'h0)], {(wire5 ? reg16 : reg24)}}});
          reg26 <= (($signed((reg22[(3'h7):(3'h7)] >= (wire12 ?
                  reg19 : (8'ha3)))) ^~ (-((reg16 ?
                  reg23 : (8'hb7)) && (wire14 ^~ reg20)))) ?
              $unsigned({wire8[(3'h7):(3'h7)], (~&$signed(reg17))}) : reg17);
          reg27 <= $unsigned((($unsigned((&reg17)) ?
              (8'h9e) : $unsigned((reg20 != wire15))) - (~^$signed(wire15))));
          reg28 <= reg23[(4'h8):(2'h2)];
        end
      reg29 <= {($unsigned($signed((reg18 ? reg23 : wire13))) ?
              wire15[(2'h3):(2'h3)] : {wire13[(2'h3):(1'h1)],
                  (^reg18[(4'h8):(2'h2)])})};
      reg30 <= (({reg24} ?
          (wire6 ?
              ($unsigned(reg16) ?
                  $signed(reg18) : reg22) : (8'hb9)) : $signed(((wire5 ?
                  reg21 : reg24) ?
              $unsigned((7'h42)) : {(8'ha2)}))) & $signed($signed($signed($unsigned((8'hb1))))));
      reg31 <= reg19;
    end
  always
    @(posedge clk) begin
      reg32 <= reg16;
      reg33 <= ((({(~|reg27), (!wire15)} >= (^~((8'h9e) | wire12))) ?
              (($unsigned((8'hbb)) ~^ $unsigned(reg19)) ?
                  (^$signed(wire11)) : $signed((reg32 ?
                      wire15 : wire13))) : (wire7 >>> $signed($unsigned(reg18)))) ?
          {reg28[(4'h9):(3'h4)],
              $signed({(reg32 >>> reg31),
                  $unsigned(wire12)})} : (((^$unsigned(wire9)) ?
              ((reg16 - (8'hb7)) ?
                  $signed(wire13) : reg28) : wire6[(2'h2):(2'h2)]) << $unsigned($signed({reg24,
              reg20}))));
      if (($signed({$unsigned((|reg32)),
              ($unsigned(reg18) | $unsigned(reg24))}) ?
          reg18[(2'h3):(2'h2)] : ((reg23 ~^ (8'hb2)) ?
              {wire8, ((8'hb5) > $unsigned(wire5))} : wire6)))
        begin
          reg34 <= (reg31 ?
              {((~&wire7) ^~ {(reg30 <<< (7'h44)),
                      $signed(reg17)})} : wire6[(4'hd):(4'h8)]);
          reg35 <= $signed(((~|$unsigned($unsigned(reg18))) - (reg23[(5'h10):(4'h9)] ?
              $unsigned((reg30 ? reg29 : wire6)) : reg19[(2'h2):(1'h1)])));
          reg36 <= reg17;
          if ((&(($signed(reg27[(5'h11):(3'h5)]) ?
              $unsigned($unsigned(reg29)) : reg27) ~^ wire14)))
            begin
              reg37 <= ((~&(~^$signed($signed((8'hbd))))) << (($unsigned((8'ha3)) ?
                      reg34 : (~&(~wire13))) ?
                  $signed(reg34) : ((^~(reg29 ~^ wire6)) ?
                      ((8'ha4) <<< $signed(wire5)) : (~^$signed(reg24)))));
              reg38 <= ((reg26 ?
                  ((+reg22[(4'h9):(4'h8)]) ?
                      (8'hbb) : $signed($signed((8'hb3)))) : (8'hba)) | wire7[(1'h1):(1'h1)]);
              reg39 <= $unsigned(({(^$signed(reg37)),
                  {wire14}} >> reg22[(3'h7):(3'h4)]));
            end
          else
            begin
              reg37 <= reg21;
              reg38 <= $unsigned($signed((|(~&$signed(reg33)))));
            end
          reg40 <= ({(8'hb1), ({wire10[(3'h6):(2'h3)]} & wire9)} ?
              ((($unsigned(wire8) ^~ {reg27}) ?
                      ({reg26, wire5} ?
                          wire6[(3'h5):(1'h1)] : reg23[(2'h3):(2'h3)]) : ($signed(wire10) ?
                          (-(8'hbf)) : (reg18 ? (8'hb3) : (7'h41)))) ?
                  (^~(wire9[(2'h3):(2'h3)] >> (reg31 && reg32))) : ((wire11[(1'h0):(1'h0)] != (reg25 << reg35)) ?
                      $signed({wire8, reg17}) : $signed((reg32 ?
                          reg35 : reg16)))) : reg17);
        end
      else
        begin
          if ((|(({reg31[(1'h0):(1'h0)]} ?
                  reg28[(4'h9):(3'h5)] : ((-reg25) >> reg29[(4'h8):(2'h3)])) ?
              (-reg33) : (~|reg17[(2'h3):(1'h1)]))))
            begin
              reg34 <= {$unsigned((((wire6 <= reg17) <= wire7[(2'h2):(1'h0)]) | ((wire13 | reg33) ?
                      reg24[(2'h2):(1'h1)] : wire7[(3'h7):(1'h1)])))};
            end
          else
            begin
              reg34 <= (wire14 ? (!(-($signed((8'hb3)) != (8'ha4)))) : reg17);
              reg35 <= $unsigned({(reg18 & reg22), (-wire8[(4'he):(4'h9)])});
              reg36 <= (($signed($unsigned(reg36)) ?
                      (~&({(8'haa)} ?
                          (wire14 == (8'hb7)) : reg25[(5'h12):(1'h0)])) : ($unsigned($unsigned((8'hb7))) ?
                          reg36 : (+(reg35 && wire5)))) ?
                  reg35[(4'h8):(3'h7)] : ($signed(reg19[(1'h0):(1'h0)]) > reg31));
              reg37 <= (reg19[(1'h0):(1'h0)] ?
                  (^((^reg39[(1'h0):(1'h0)]) ?
                      ($signed((8'hb1)) ?
                          $signed(reg32) : $unsigned(wire13)) : (8'hb6))) : reg26);
            end
          reg38 <= (~wire8[(4'hf):(4'h8)]);
          reg39 <= $unsigned(reg34[(1'h1):(1'h0)]);
          if ((^~(reg16[(4'hd):(4'hd)] ^ (~^wire9[(4'ha):(3'h6)]))))
            begin
              reg40 <= (~^wire6);
              reg41 <= $unsigned(reg23);
              reg42 <= (reg40[(3'h5):(2'h3)] > (~reg25[(1'h0):(1'h0)]));
              reg43 <= reg28[(1'h1):(1'h0)];
              reg44 <= ($signed(($unsigned($signed(reg29)) ?
                      ($unsigned(wire11) >> reg37[(3'h7):(3'h7)]) : $signed((~|reg24)))) ?
                  ((~&$unsigned(reg18)) ?
                      $signed((~reg35[(2'h3):(1'h0)])) : reg20[(2'h2):(2'h2)]) : $unsigned($signed((^~$signed(reg25)))));
            end
          else
            begin
              reg40 <= $unsigned(reg23);
            end
          if (reg29)
            begin
              reg45 <= $signed((reg18[(3'h4):(2'h3)] ?
                  {reg38[(3'h7):(1'h1)]} : (+reg20[(2'h3):(2'h3)])));
              reg46 <= reg21;
            end
          else
            begin
              reg45 <= reg46[(4'h9):(3'h5)];
              reg46 <= ((reg23[(3'h5):(3'h5)] + (((&wire6) ?
                      $unsigned(reg21) : $unsigned(wire15)) ?
                  reg26[(3'h7):(3'h5)] : (8'hbb))) >>> $signed(reg37));
              reg47 <= reg35;
              reg48 <= {(((~|(^reg31)) || (^~reg26[(4'hb):(4'h9)])) ~^ (($signed(reg18) ?
                      (reg47 * (8'ha1)) : reg39) ^ $unsigned(reg44[(1'h1):(1'h0)])))};
            end
        end
      reg49 <= reg24[(3'h5):(2'h2)];
      reg50 <= reg33;
    end
  assign wire51 = (~&(reg48 || $signed(reg38[(4'hb):(4'h8)])));
  assign wire52 = reg19[(1'h1):(1'h0)];
  assign wire53 = (reg42 ? wire8 : $signed(reg45[(4'h8):(3'h4)]));
  always
    @(posedge clk) begin
      reg54 <= $signed((!$unsigned($signed($signed(reg36)))));
      reg55 <= $signed(reg25[(3'h6):(3'h5)]);
      reg56 <= (wire11 <<< ($unsigned(reg40) ?
          $unsigned((+wire51)) : $unsigned(wire51[(2'h3):(2'h3)])));
      reg57 <= reg47;
    end
endmodule

module module144  (y, clk, wire148, wire147, wire146, wire145);
  output wire [(32'h134):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire148;
  input wire [(5'h13):(1'h0)] wire147;
  input wire [(2'h2):(1'h0)] wire146;
  input wire [(4'he):(1'h0)] wire145;
  wire [(5'h11):(1'h0)] wire173;
  wire [(4'hc):(1'h0)] wire172;
  wire signed [(3'h5):(1'h0)] wire171;
  wire signed [(3'h6):(1'h0)] wire166;
  wire signed [(5'h10):(1'h0)] wire160;
  wire signed [(3'h7):(1'h0)] wire159;
  wire signed [(4'he):(1'h0)] wire158;
  wire [(5'h13):(1'h0)] wire157;
  wire signed [(5'h13):(1'h0)] wire156;
  wire signed [(5'h15):(1'h0)] wire154;
  wire [(4'hf):(1'h0)] wire153;
  wire [(5'h10):(1'h0)] wire152;
  wire signed [(2'h2):(1'h0)] wire151;
  wire [(5'h12):(1'h0)] wire150;
  wire [(4'hc):(1'h0)] wire149;
  reg signed [(4'hf):(1'h0)] reg170 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg169 = (1'h0);
  reg [(2'h3):(1'h0)] reg168 = (1'h0);
  reg [(3'h6):(1'h0)] reg167 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg165 = (1'h0);
  reg signed [(4'he):(1'h0)] reg164 = (1'h0);
  reg [(4'hf):(1'h0)] reg163 = (1'h0);
  reg [(4'ha):(1'h0)] reg162 = (1'h0);
  reg [(3'h6):(1'h0)] reg161 = (1'h0);
  reg [(4'hd):(1'h0)] reg155 = (1'h0);
  assign y = {wire173,
                 wire172,
                 wire171,
                 wire166,
                 wire160,
                 wire159,
                 wire158,
                 wire157,
                 wire156,
                 wire154,
                 wire153,
                 wire152,
                 wire151,
                 wire150,
                 wire149,
                 reg170,
                 reg169,
                 reg168,
                 reg167,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg155,
                 (1'h0)};
  assign wire149 = (wire148 < (8'hb4));
  assign wire150 = (((^$signed((~|wire146))) ?
                           ((~(^~wire149)) > {(&wire149),
                               $signed(wire145)}) : wire148[(2'h3):(1'h1)]) ?
                       $unsigned((~&$unsigned((wire148 < wire145)))) : ($unsigned($unsigned((wire148 ?
                           wire147 : wire147))) + (wire147[(4'hb):(1'h1)] << wire149[(2'h3):(2'h2)])));
  assign wire151 = $signed($signed((wire150[(3'h4):(2'h2)] ?
                       (8'haf) : wire146)));
  assign wire152 = wire149[(3'h4):(1'h1)];
  assign wire153 = (+(+{$unsigned(wire148[(2'h2):(2'h2)]),
                       $unsigned((wire150 ? wire149 : wire146))}));
  assign wire154 = ($signed((+$signed(wire150))) ?
                       ({$unsigned({wire146, wire145}),
                           (!wire145[(4'he):(4'hd)])} < wire147[(1'h0):(1'h0)]) : wire147[(2'h3):(1'h1)]);
  always
    @(posedge clk) begin
      reg155 <= wire153[(1'h0):(1'h0)];
    end
  assign wire156 = wire154[(5'h12):(2'h3)];
  assign wire157 = $signed(wire147);
  assign wire158 = wire148;
  assign wire159 = {(~^(((^~wire153) * $signed(reg155)) || wire156[(4'hf):(1'h0)]))};
  assign wire160 = wire154[(3'h5):(3'h5)];
  always
    @(posedge clk) begin
      reg161 <= {$signed(wire153[(4'he):(3'h6)])};
      reg162 <= ({(+$signed((~wire145))),
          wire150[(5'h12):(4'hd)]} && ((~^(8'hba)) || (($unsigned(wire152) + (reg161 <<< wire160)) && wire145[(1'h0):(1'h0)])));
      if (wire157)
        begin
          reg163 <= (wire159 * ({$signed($unsigned(wire152)), wire151} ?
              {$signed(reg161[(3'h6):(3'h6)]),
                  $unsigned($unsigned(wire160))} : $signed((7'h40))));
          reg164 <= (~reg163);
          reg165 <= wire145[(2'h2):(1'h0)];
        end
      else
        begin
          reg163 <= (((($unsigned(wire152) <<< (reg162 ?
              wire153 : (8'hb5))) ^ (~|wire147[(4'h9):(4'h8)])) + {wire151[(2'h2):(1'h0)]}) && $signed(wire152));
        end
    end
  assign wire166 = $unsigned((($signed({wire158,
                       wire150}) ~^ $unsigned(reg161)) <<< $signed((wire157[(5'h11):(2'h3)] >>> (~|wire153)))));
  always
    @(posedge clk) begin
      reg167 <= (wire147 | $signed((wire153 ? wire159 : (8'ha1))));
      reg168 <= {{(~&$unsigned(wire146[(1'h1):(1'h0)]))}};
      reg169 <= $signed(reg161[(2'h2):(1'h0)]);
      reg170 <= $signed($signed((wire148 ~^ $unsigned((reg164 ?
          wire151 : wire147)))));
    end
  assign wire171 = $signed($unsigned({wire151}));
  assign wire172 = (wire149 <= reg170);
  assign wire173 = $signed((|$unsigned($signed($unsigned(reg163)))));
endmodule
