# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of CRegister.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstrDataMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of Register.v was successful.
# Compile of Registerfile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui work.TB -voptargs=+acc
# vsim -gui work.TB -voptargs="+acc" 
# Start time: 18:44:08 on Dec 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Error: C:/Users/simin/Desktop/CA/CAs/CA03/RISC_V_Datapath.v(41): Module 'InstrDataMemory' is not defined.
#  For instance 'DM' at path 'TB.risc_v.DP'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:44:09 on Dec 16,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of CRegister.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstrDataMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of Register.v was successful.
# Compile of Registerfile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.TB
# vsim -gui -voptargs="+acc" work.TB 
# Start time: 18:45:26 on Dec 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Error: C:/Users/simin/Desktop/CA/CAs/CA03/RISC_V_Datapath.v(41): Module 'InstrDataMemory' is not defined.
#  For instance 'DM' at path 'TB.risc_v.DP'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 18:45:27 on Dec 16,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 3
# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of CRegister.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstrDataMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of Register.v was successful.
# Compile of Registerfile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 15 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.TB
# vsim -gui -voptargs="+acc" work.TB 
# Start time: 18:46:47 on Dec 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vopt-143) Recognized 1 FSM in module "MainController(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.TB(fast)
# Loading work.RISC_V(fast)
# Loading work.RISC_V_Controller(fast)
# Loading work.MainController(fast)
# Loading work.ALU_Controller(fast)
# Loading work.BranchController(fast)
# Loading work.RISC_V_Datapath(fast)
# Loading work.CRegister(fast)
# Loading work.Register(fast)
# Loading work.Mux2to1(fast)
# Loading work.Mux4to1(fast)
# Loading work.ImmExtension(fast)
# Loading work.ALU(fast)
# Loading work.InstrDataMemory(fast)
# Loading work.RegisterFile(fast)
# Compile of TestBench.v was successful.
# Compile of TestBench.v was successful.
# Compile of TestBench.v was successful.
# Compile of TestBench.v was successful.
run -all
# ** Warning: (vsim-7) Failed to open readmem file "Memory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/simin/Desktop/CA/CAs/CA03/InstrDataMemory.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /TB/risc_v/DP/DM
# ** Note: $stop    : C:/Users/simin/Desktop/CA/CAs/CA03/TestBench.v(10)
#    Time: 3508 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/simin/Desktop/CA/CAs/CA03/TestBench.v line 10
run -all
# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of CRegister.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstrDataMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of Register.v was successful.
# Compile of Registerfile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 15 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/TB/risc_v/DP/ResultMux/N \
sim:/TB/risc_v/DP/ResultMux/slc \
sim:/TB/risc_v/DP/ResultMux/a \
sim:/TB/risc_v/DP/ResultMux/b \
sim:/TB/risc_v/DP/ResultMux/c \
sim:/TB/risc_v/DP/ResultMux/d \
sim:/TB/risc_v/DP/ResultMux/w
# Compile of ALU.v was successful.
# Compile of ALU_Controller.v was successful.
# Compile of BranchController.v was successful.
# Compile of CRegister.v was successful.
# Compile of ImmediateExtend.v was successful.
# Compile of InstrDataMemory.v was successful.
# Compile of MainController.v was successful.
# Compile of Mux2to1.v was successful.
# Compile of Mux4to1.v was successful.
# Compile of Register.v was successful.
# Compile of Registerfile.v was successful.
# Compile of RISC_V.v was successful.
# Compile of RISC_V_Controller.v was successful.
# Compile of RISC_V_Datapath.v was successful.
# Compile of TestBench.v was successful.
# 15 compiles, 0 failed with no errors.
# Break key hit
# Break in Module TB at C:/Users/simin/Desktop/CA/CAs/CA03/TestBench.v line 4
vsim -gui -voptargs=+acc work.TB
# End time: 18:48:42 on Dec 16,2024, Elapsed time: 0:01:55
# Errors: 0, Warnings: 10
# vsim -gui -voptargs="+acc" work.TB 
# Start time: 18:48:42 on Dec 16,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.TB(fast)
# Loading work.RISC_V(fast)
# Loading work.RISC_V_Controller(fast)
# Loading work.MainController(fast)
# Loading work.ALU_Controller(fast)
# Loading work.BranchController(fast)
# Loading work.RISC_V_Datapath(fast)
# Loading work.CRegister(fast)
# Loading work.Register(fast)
# Loading work.Mux2to1(fast)
# Loading work.Mux4to1(fast)
# Loading work.ImmExtension(fast)
# Loading work.ALU(fast)
# Loading work.InstrDataMemory(fast)
# Loading work.RegisterFile(fast)
add wave -position insertpoint  \
sim:/TB/risc_v/DP/ResultMux/N \
sim:/TB/risc_v/DP/ResultMux/slc \
sim:/TB/risc_v/DP/ResultMux/a \
sim:/TB/risc_v/DP/ResultMux/b \
sim:/TB/risc_v/DP/ResultMux/c \
sim:/TB/risc_v/DP/ResultMux/d \
sim:/TB/risc_v/DP/ResultMux/w
run -all
# ** Warning: (vsim-7) Failed to open readmem file "Memory.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : C:/Users/simin/Desktop/CA/CAs/CA03/InstrDataMemory.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /TB/risc_v/DP/DM
# ** Note: $stop    : C:/Users/simin/Desktop/CA/CAs/CA03/TestBench.v(10)
#    Time: 3508 ns  Iteration: 0  Instance: /TB
# Break in Module TB at C:/Users/simin/Desktop/CA/CAs/CA03/TestBench.v line 10
# End time: 18:50:24 on Dec 16,2024, Elapsed time: 0:01:42
# Errors: 0, Warnings: 2
