Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 08:23:13 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.medium_submodules/ram/post_route_timing.rpt
| Design       : ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
we1[12]                        ram_reg_6/DIADI[9]             inf           
we1[12]                        ram_reg_6/DIADI[27]            inf           
we1[12]                        ram_reg_6/DIADI[3]             inf           
we1[12]                        ram_reg_4/DIADI[6]             inf           
we1[12]                        ram_reg_6/DIADI[13]            inf           
we1[12]                        ram_reg_4/DIADI[20]            inf           
we1[12]                        ram_reg_6/DIADI[29]            inf           
we1[12]                        ram_reg_4/DIADI[28]            inf           
we1[12]                        ram_reg_4/DIADI[25]            inf           
we1[12]                        ram_reg_6/DIADI[10]            inf           
we1[12]                        ram_reg_4/DIADI[27]            inf           
we1[12]                        ram_reg_6/DIADI[30]            inf           
we1[12]                        ram_reg_4/DIADI[16]            inf           
we1[12]                        ram_reg_4/DIADI[12]            inf           
we1[12]                        ram_reg_4/DIADI[11]            inf           
we1[12]                        ram_reg_6/DIADI[5]             inf           
we1[12]                        ram_reg_4/DIADI[22]            inf           
we1[12]                        ram_reg_6/DIADI[11]            inf           
we1[12]                        ram_reg_4/DIADI[18]            inf           
we1[12]                        ram_reg_4/DIADI[4]             inf           
we1[12]                        ram_reg_6/DIADI[23]            inf           
we1[12]                        ram_reg_4/DIADI[0]             inf           
we1[12]                        ram_reg_4/DIADI[13]            inf           
we1[12]                        ram_reg_4/DIPADIP[2]           inf           
we1[12]                        ram_reg_4/DIADI[17]            inf           
we1[12]                        ram_reg_4/DIADI[21]            inf           
we1[12]                        ram_reg_6/DIADI[17]            inf           
we1[12]                        ram_reg_4/DIADI[15]            inf           
we1[12]                        ram_reg_4/DIADI[31]            inf           
we1[12]                        ram_reg_4/DIADI[10]            inf           
we1[12]                        ram_reg_4/DIADI[5]             inf           
we1[12]                        ram_reg_4/DIADI[8]             inf           
we1[12]                        ram_reg_6/DIADI[25]            inf           
we1[12]                        ram_reg_6/DIADI[7]             inf           
we1[12]                        ram_reg_4/DIADI[7]             inf           
we1[12]                        ram_reg_6/DIADI[19]            inf           
we1[12]                        ram_reg_4/DIADI[14]            inf           
we1[12]                        ram_reg_0/DIADI[2]             inf           
we1[12]                        ram_reg_0/DIADI[4]             inf           
we1[12]                        ram_reg_4/DIADI[1]             inf           
we1[12]                        ram_reg_6/DIADI[31]            inf           
we1[12]                        ram_reg_6/DIADI[28]            inf           
we1[12]                        ram_reg_4/DIADI[19]            inf           
we1[12]                        ram_reg_4/DIPADIP[3]           inf           
we1[12]                        ram_reg_6/DIADI[26]            inf           
we1[12]                        ram_reg_4/DIADI[30]            inf           
we1[12]                        ram_reg_6/DIADI[14]            inf           
we1[12]                        ram_reg_4/DIADI[29]            inf           
we1[12]                        ram_reg_4/DIADI[9]             inf           
we1[12]                        ram_reg_6/DIADI[6]             inf           
we1[12]                        ram_reg_4/DIADI[3]             inf           
we1[12]                        ram_reg_0/DIADI[6]             inf           
we1[12]                        ram_reg_0/DIADI[27]            inf           
we1[12]                        ram_reg_4/DIADI[2]             inf           
we1[12]                        ram_reg_4/DIPADIP[0]           inf           
we1[12]                        ram_reg_4/DIADI[26]            inf           
we1[12]                        ram_reg_4/DIADI[24]            inf           
we1[12]                        ram_reg_0/DIADI[30]            inf           
we1[12]                        ram_reg_6/DIADI[20]            inf           
we1[12]                        ram_reg_6/DIPADIP[3]           inf           
we1[12]                        ram_reg_6/DIPADIP[2]           inf           
we1[12]                        ram_reg_6/DIADI[1]             inf           
we1[12]                        ram_reg_6/DIADI[15]            inf           
we1[12]                        ram_reg_0/DIADI[28]            inf           
we1[12]                        ram_reg_6/DIADI[18]            inf           
we1[12]                        ram_reg_0/DIADI[26]            inf           
we1[12]                        ram_reg_0/DIPADIP[3]           inf           
we1[12]                        ram_reg_4/DIADI[23]            inf           
we1[12]                        ram_reg_0/DIADI[9]             inf           
we1[12]                        ram_reg_0/DIADI[22]            inf           
we1[12]                        ram_reg_6/DIADI[0]             inf           
we1[12]                        ram_reg_6/DIADI[24]            inf           
we1[12]                        ram_reg_6/DIPADIP[0]           inf           
we1[12]                        ram_reg_0/DIADI[3]             inf           
we1[12]                        ram_reg_6/DIADI[21]            inf           
we1[12]                        ram_reg_0/DIPADIP[2]           inf           
we1[12]                        ram_reg_0/DIADI[0]             inf           
we1[12]                        ram_reg_0/DIADI[13]            inf           
we1[12]                        ram_reg_0/DIADI[17]            inf           
we1[12]                        ram_reg_6/DIADI[22]            inf           
we1[12]                        ram_reg_6/DIADI[12]            inf           
we1[12]                        ram_reg_0/DIADI[8]             inf           
we1[12]                        ram_reg_4/DIPADIP[1]           inf           
we1[12]                        ram_reg_6/DIADI[2]             inf           
we1[12]                        ram_reg_0/DIADI[1]             inf           
we1[12]                        ram_reg_6/DIPADIP[1]           inf           
we1[12]                        ram_reg_6/DIADI[16]            inf           
we1[12]                        ram_reg_6/DIADI[8]             inf           
we1[12]                        ram_reg_0/DIADI[18]            inf           
we1[12]                        ram_reg_0/DIADI[16]            inf           
we1[12]                        ram_reg_0/DIADI[24]            inf           
we1[12]                        ram_reg_0/DIADI[5]             inf           
we1[12]                        ram_reg_0/DIADI[11]            inf           
we1[12]                        ram_reg_0/DIADI[14]            inf           
we1[12]                        ram_reg_0/DIADI[20]            inf           
we1[12]                        ram_reg_0/DIADI[25]            inf           
we1[12]                        ram_reg_0/DIADI[21]            inf           
we1[12]                        ram_reg_0/DIADI[10]            inf           
we1[12]                        ram_reg_0/DIADI[29]            inf           
we1[12]                        ram_reg_0/DIADI[12]            inf           



