test_quartus_0 --simulation --power --map_illegal_characters --tool=modelsim --format=verilog
