ncverilog(64): 15.20-s058: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s058: Started on Sep 17, 2020 at 16:57:03 BST
ncverilog
	razzle.sv
file: razzle.sv
	module worklib.razzle:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.razzle:sv <0x18ab3d3d>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   1       1
		Registers:                21      21
		Scalar wires:             10       -
		Vectored wires:            3       -
		Always blocks:             2       2
		Cont. assignments:         0      13
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.razzle:sv
Loading snapshot worklib.razzle:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /eda/cadence/incisiv/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s058: Exiting on Sep 17, 2020 at 16:57:05 BST  (total: 00:00:02)
