// Seed: 3671655984
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wor id_5,
    input supply1 id_6,
    output tri1 id_7
);
  uwire id_9 = {id_3{1}};
  wire id_10, id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    input wire id_4,
    input wand id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire id_8
);
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_0, id_8, id_5, id_3, id_6, id_0
  );
endmodule
