WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500063 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 1 min 55 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 1 min 55 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500064 (Simulation time: 0 hr 1 min 55 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10086492 heartbeat IPC: 1.31815 cumulative IPC: 1.31815 (Simulation time: 0 hr 5 min 58 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17633126 heartbeat IPC: 1.3251 cumulative IPC: 1.32161 (Simulation time: 0 hr 10 min 6 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25197048 heartbeat IPC: 1.32207 cumulative IPC: 1.32177 (Simulation time: 0 hr 14 min 0 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32749868 heartbeat IPC: 1.32401 cumulative IPC: 1.32233 (Simulation time: 0 hr 17 min 5 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40516589 heartbeat IPC: 1.28755 cumulative IPC: 1.31522 (Simulation time: 0 hr 19 min 14 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 38016526 cumulative IPC: 1.31522 (Simulation time: 0 hr 19 min 14 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 38016526 (Simulation time: 0 hr 19 min 14 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31522 instructions: 50000001 cycles: 38016526
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.7325
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37564  HIT:      10436  MISS:      27128
LLC LOAD         ACCESS:      15062  HIT:        826  MISS:      14236
LLC RFO          ACCESS:        845  HIT:        494  MISS:        351
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8714  HIT:       8708  MISS:          6
LLC TRANSLATION  ACCESS:      12943  HIT:        408  MISS:      12535
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.427 cycles
cpu0_DTLB TOTAL       ACCESS:   13069908  HIT:   13005382  MISS:      64526
cpu0_DTLB LOAD         ACCESS:   13069908  HIT:   13005382  MISS:      64526
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 91.905 cycles
cpu0_ITLB TOTAL       ACCESS:    3544610  HIT:    3544610  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544610  HIT:    3544610  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15808118  HIT:   15668219  MISS:     139899
cpu0_L1D LOAD         ACCESS:    9779844  HIT:    9699934  MISS:      79910
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009795  HIT:    5967305  MISS:      42490
cpu0_L1D TRANSLATION  ACCESS:      18479  HIT:        980  MISS:      17499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.479 cycles
cpu0_L1I TOTAL       ACCESS:    4203707  HIT:    4142213  MISS:      61494
cpu0_L1I LOAD         ACCESS:    4203707  HIT:    4142213  MISS:      61494
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.46426 cycles
cpu0_L2C TOTAL       ACCESS:     120224  HIT:      91360  MISS:      28864
cpu0_L2C LOAD         ACCESS:      73637  HIT:      58575  MISS:      15062
cpu0_L2C RFO          ACCESS:      13463  HIT:      12618  MISS:        845
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15666  HIT:      15652  MISS:         14
cpu0_L2C TRANSLATION  ACCESS:      17458  HIT:       4515  MISS:      12943
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 135.993 cycles
cpu0_STLB TOTAL       ACCESS:      13726  HIT:       4586  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13726  HIT:       4586  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 635.807 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11579
  ROW_BUFFER_MISS:      15543
 AVG DBUS CONGESTED CYCLE:    3.97882
 WQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:       1204  FULL:          0

