#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xeb4680 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xeb4810 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0xeaaae0 .functor NOT 1, L_0xee8920, C4<0>, C4<0>, C4<0>;
L_0xeab0e0 .functor XOR 8, L_0xee85c0, L_0xee86f0, C4<00000000>, C4<00000000>;
L_0xeab3e0 .functor XOR 8, L_0xeab0e0, L_0xee87e0, C4<00000000>, C4<00000000>;
v0xee6bf0_0 .net *"_ivl_10", 7 0, L_0xee87e0;  1 drivers
v0xee6cf0_0 .net *"_ivl_12", 7 0, L_0xeab3e0;  1 drivers
v0xee6dd0_0 .net *"_ivl_2", 7 0, L_0xee8520;  1 drivers
v0xee6e90_0 .net *"_ivl_4", 7 0, L_0xee85c0;  1 drivers
v0xee6f70_0 .net *"_ivl_6", 7 0, L_0xee86f0;  1 drivers
v0xee70a0_0 .net *"_ivl_8", 7 0, L_0xeab0e0;  1 drivers
v0xee7180_0 .var "clk", 0 0;
v0xee7220_0 .net "in", 7 0, v0xee61b0_0;  1 drivers
v0xee72c0_0 .net "out_dut", 7 0, v0xee68d0_0;  1 drivers
v0xee7440_0 .net "out_ref", 7 0, L_0xee7a10;  1 drivers
v0xee7510_0 .var/2u "stats1", 159 0;
v0xee75d0_0 .var/2u "strobe", 0 0;
v0xee7690_0 .net "tb_match", 0 0, L_0xee8920;  1 drivers
v0xee7750_0 .net "tb_mismatch", 0 0, L_0xeaaae0;  1 drivers
v0xee7810_0 .net "wavedrom_enable", 0 0, v0xee6270_0;  1 drivers
v0xee78e0_0 .net "wavedrom_title", 511 0, v0xee6310_0;  1 drivers
L_0xee8520 .concat [ 8 0 0 0], L_0xee7a10;
L_0xee85c0 .concat [ 8 0 0 0], L_0xee7a10;
L_0xee86f0 .concat [ 8 0 0 0], v0xee68d0_0;
L_0xee87e0 .concat [ 8 0 0 0], L_0xee7a10;
L_0xee8920 .cmp/eeq 8, L_0xee8520, L_0xeab3e0;
S_0xebab00 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xeb4810;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0xeaade0 .functor BUFZ 8, v0xee61b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xeaa5f0_0 .net *"_ivl_0", 0 0, L_0xee7c50;  1 drivers
v0xeaa8f0_0 .net *"_ivl_10", 0 0, L_0xee8200;  1 drivers
v0xeaabf0_0 .net *"_ivl_12", 0 0, L_0xee82f0;  1 drivers
v0xeaaef0_0 .net *"_ivl_14", 0 0, L_0xee8430;  1 drivers
v0xeab1f0_0 .net *"_ivl_2", 0 0, L_0xee7d40;  1 drivers
v0xeab4f0_0 .net *"_ivl_27", 7 0, L_0xeaade0;  1 drivers
v0xeab7f0_0 .net *"_ivl_4", 0 0, L_0xee7e80;  1 drivers
v0xee5590_0 .net *"_ivl_6", 0 0, L_0xee7fa0;  1 drivers
v0xee5670_0 .net *"_ivl_8", 0 0, L_0xee8120;  1 drivers
v0xee5750_0 .net "in", 7 0, v0xee61b0_0;  alias, 1 drivers
v0xee5830_0 .net "out", 7 0, L_0xee7a10;  alias, 1 drivers
LS_0xee7a10_0_0 .concat8 [ 1 1 1 1], L_0xee7c50, L_0xee7d40, L_0xee7e80, L_0xee7fa0;
LS_0xee7a10_0_4 .concat8 [ 1 1 1 1], L_0xee8120, L_0xee8200, L_0xee82f0, L_0xee8430;
L_0xee7a10 .concat8 [ 4 4 0 0], LS_0xee7a10_0_0, LS_0xee7a10_0_4;
L_0xee7c50 .part L_0xeaade0, 7, 1;
L_0xee7d40 .part L_0xeaade0, 6, 1;
L_0xee7e80 .part L_0xeaade0, 5, 1;
L_0xee7fa0 .part L_0xeaade0, 4, 1;
L_0xee8120 .part L_0xeaade0, 3, 1;
L_0xee8200 .part L_0xeaade0, 2, 1;
L_0xee82f0 .part L_0xeaade0, 1, 1;
L_0xee8430 .part L_0xeaade0, 0, 1;
S_0xee5970 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0xeb4810;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xee60f0_0 .net "clk", 0 0, v0xee7180_0;  1 drivers
v0xee61b0_0 .var "in", 7 0;
v0xee6270_0 .var "wavedrom_enable", 0 0;
v0xee6310_0 .var "wavedrom_title", 511 0;
E_0xeb9cb0/0 .event negedge, v0xee60f0_0;
E_0xeb9cb0/1 .event posedge, v0xee60f0_0;
E_0xeb9cb0 .event/or E_0xeb9cb0/0, E_0xeb9cb0/1;
E_0xeb9840 .event negedge, v0xee60f0_0;
E_0xeb9cf0 .event posedge, v0xee60f0_0;
S_0xee5bf0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0xee5970;
 .timescale -12 -12;
v0xee5df0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xee5ef0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0xee5970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xee6450 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0xeb4810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0xee66c0_0 .var/i "i", 31 0;
v0xee67c0_0 .net "in", 7 0, v0xee61b0_0;  alias, 1 drivers
v0xee68d0_0 .var "out", 7 0;
E_0xea49f0 .event anyedge, v0xee5750_0;
S_0xee69f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0xeb4810;
 .timescale -12 -12;
E_0xeb70c0 .event anyedge, v0xee75d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xee75d0_0;
    %nor/r;
    %assign/vec4 v0xee75d0_0, 0;
    %wait E_0xeb70c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xee5970;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9840;
    %wait E_0xeb9cf0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9cf0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0xee61b0_0, 0;
    %wait E_0xeb9840;
    %fork TD_tb.stim1.wavedrom_stop, S_0xee5ef0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xeb9cb0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xee61b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xee6450;
T_4 ;
    %wait E_0xea49f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee66c0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0xee66c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0xee67c0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0xee66c0_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v0xee66c0_0;
    %store/vec4 v0xee68d0_0, 4, 1;
T_4.2 ; for-loop step statement
    %load/vec4 v0xee66c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xee66c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xeb4810;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee7180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee75d0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xeb4810;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xee7180_0;
    %inv;
    %store/vec4 v0xee7180_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xeb4810;
T_7 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xee60f0_0, v0xee7750_0, v0xee7220_0, v0xee7440_0, v0xee72c0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xeb4810;
T_8 ;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xee7510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xeb4810;
T_9 ;
    %wait E_0xeb9cb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee7510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7510_0, 4, 32;
    %load/vec4 v0xee7690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7510_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee7510_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7510_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xee7440_0;
    %load/vec4 v0xee7440_0;
    %load/vec4 v0xee72c0_0;
    %xor;
    %load/vec4 v0xee7440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7510_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xee7510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee7510_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/vectorr/iter1/response0/top_module.sv";
