============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     DELL
   Run Date =   Thu Jul 20 20:28:16 2023

   Run on =     DESKTOP-CF55MT9
============================================================
RUN-1002 : start command "open_project CortexM3.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../RTL/CortexM3_TD.v
HDL-1007 : undeclared symbol 'TXEN', assumed default net type 'wire' in ../../../RTL/CortexM3_TD.v(788)
HDL-1007 : undeclared symbol 'BAUDTICK', assumed default net type 'wire' in ../../../RTL/CortexM3_TD.v(789)
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtx.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxArbM0.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxArbM1.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxArbM2.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxDecS0.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxDecS1.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxDecS2.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxInStg.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxOutStgM0.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxOutStgM1.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtxOutStgM2.v
HDL-1007 : analyze verilog file ../../../RTL/bus/AhbMtx/AhbMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../RTL/bus/Apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../RTL/bus/Apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../RTL/core/cortexm3ds_logic.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/buzzer/custom_apb_buzzer.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/buzzer/custom_apb_buzzer.v(36)
HDL-1007 : undeclared symbol 'write_en', assumed default net type 'wire' in ../../../RTL/peripheral/buzzer/custom_apb_buzzer.v(37)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/key/custom_apb_key.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/key/custom_apb_key.v(36)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/lcd/custom_apb_lcd.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/lcd/custom_apb_lcd.v(42)
HDL-1007 : undeclared symbol 'write_en', assumed default net type 'wire' in ../../../RTL/peripheral/lcd/custom_apb_lcd.v(43)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/led/custom_apb_led.v
HDL-1007 : undeclared symbol 'read_en', assumed default net type 'wire' in ../../../RTL/peripheral/led/custom_apb_led.v(36)
HDL-1007 : undeclared symbol 'write_en', assumed default net type 'wire' in ../../../RTL/peripheral/led/custom_apb_led.v(37)
HDL-1007 : analyze verilog file ../../../RTL/peripheral/sram/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/sram/cmsdk_fpga_sram.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/timer/cmsdk_apb_timer.v
HDL-1007 : analyze verilog file ../../../RTL/peripheral/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(76)
RUN-1001 : Project manager successfully analyzed 25 source files.
RUN-1003 : finish command "open_project CortexM3.prj" in  1.885450s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (99.4%)

RUN-1004 : used memory is 111 MB, reserved memory is 78 MB, peak memory is 111 MB
RUN-1002 : start command "import_device ph1_60.db -package PH1A60GEG324"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :           OPTION          |          IO          |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |        36 IOs        |    gpio    
ARC-1001 :            jtag           |  P8/E10/E12/E11/E13  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
RUN-1003 : finish command "import_device ph1_60.db -package PH1A60GEG324" in  15.222876s wall, 14.781250s user + 0.328125s system = 15.109375s CPU (99.3%)

RUN-1004 : used memory is 669 MB, reserved memory is 657 MB, peak memory is 669 MB
RUN-1002 : start command "import_db ../syn_1/CortexM3_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM3_gate.db" in  2.436402s wall, 2.250000s user + 0.171875s system = 2.421875s CPU (99.4%)

RUN-1004 : used memory is 891 MB, reserved memory is 886 MB, peak memory is 895 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM3
RUN-1002 : start command "phys_opt -simplify_lut"
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 125042, tnet num: 24964, tinst num: 22843, tnode num: 143167, tedge num: 214335.
TMR-2508 : Levelizing timing graph completed, there are 209 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.127740s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (99.9%)

RUN-1004 : used memory is 1095 MB, reserved memory is 1098 MB, peak memory is 1095 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 24964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.720245s wall, 2.625000s user + 0.093750s system = 2.718750s CPU (99.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  2.723670s wall, 2.625000s user + 0.093750s system = 2.718750s CPU (99.8%)

OPT-1001 : End physical optimization;  2.990693s wall, 2.875000s user + 0.109375s system = 2.984375s CPU (99.8%)

RUN-1003 : finish command "phys_opt -lut_merge" in  2.990934s wall, 2.875000s user + 0.109375s system = 2.984375s CPU (99.8%)

RUN-1004 : used memory is 961 MB, reserved memory is 1009 MB, peak memory is 1109 MB
PHY-1001 : Start to synthesize physical clock networks.
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 125042, tnet num: 24964, tinst num: 22843, tnode num: 143167, tedge num: 214335.
TMR-2508 : Levelizing timing graph completed, there are 209 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.091214s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (99.4%)

RUN-1004 : used memory is 1118 MB, reserved memory is 1129 MB, peak memory is 1118 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 24964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1004 : User specified global clock net SWCLK_dup_1, connecting to GCLK SynClockTD$sw_clk
PHY-1004 : User specified global clock net ulogic/SWCLKTCK, connecting to GCLK SynClockTD$sw_clk
PHY-1004 : User specified global clock net SynClockTD$PLL/clk0_buf, connecting to GCLK SynClockTD$PLL/bufg_feedback
PHY-1004 : User specified global clock net ulogic/HCLK, connecting to GCLK SynClockTD$PLL/bufg_feedback
PHY-1016 : User specified PLL reference clock net CLK50m_dup_1
PHY-1009 : Tag global clock net SWCLK_dup_1
PHY-1009 : Tag global clock net SynClockTD$PLL/clk0_buf
PHY-1009 : Tag global clock net ulogic/HCLK
PHY-1009 : Tag global clock net ulogic/SWCLKTCK
PHY-1017 : Tag PLL clock net CLK50m_dup_1
PHY-5016 WARNING: Model pin SWCLK connect to a non-clock-capable pad b17.
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -----------------------------------------
RUN-1001 :   Index  |           Clock GCLK           
RUN-1001 : -----------------------------------------
RUN-1001 :     1    |  SynClockTD$PLL/bufg_feedback  
RUN-1001 :     2    |       SynClockTD$sw_clk        
RUN-1001 : -----------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |        Leading Net        |  CLK/DATA/IO/PLL Sink(s)  |   Following Net   |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : -------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |  SynClockTD$PLL/clk0_buf  |          1/0/0/0          |    ulogic/HCLK    |        5358/0/0/0         
RUN-1001 :     2    |        SWCLK_dup_1        |          1/0/0/0          |  ulogic/SWCLKTCK  |         202/0/0/0         
RUN-1001 : -------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : There are total 22840 instances
RUN-0007 : 15096 luts, 5431 seqs, 1024 mslices, 1053 lslices, 35 pads, 0 brams, 3 dsps
RUN-1001 : There are total 25810 nets
RUN-1001 : 13389 nets have 2 pins
RUN-1001 : 7266 nets have [3 - 5] pins
RUN-1001 : 3719 nets have [6 - 10] pins
RUN-1001 : 712 nets have [11 - 20] pins
RUN-1001 : 691 nets have [21 - 99] pins
RUN-1001 : 33 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     673     
RUN-1001 :   No   |  No   |  Yes  |    2080     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    1577     
RUN-1001 :   Yes  |  No   |  Yes  |    1101     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  164  |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 171
PHY-3001 : Initial placement ...
PHY-3001 : design contains 22838 instances, 15096 luts, 5431 seqs, 2077 slices, 223 macros(2271 instances: 1024 mslices 1053 lslices)
PHY-3001 : Huge net ulogic/H8bdt6 with 1724 pins
PHY-0007 : Cell area utilization is 35%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 125042, tnet num: 24964, tinst num: 22843, tnode num: 143167, tedge num: 214335.
TMR-2508 : Levelizing timing graph completed, there are 209 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.350047s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (99.1%)

RUN-1004 : used memory is 1172 MB, reserved memory is 1187 MB, peak memory is 1177 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 24964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : tot_pins 113611 tot_hfn_pins 11229 perc. 9 tot_hhfn_pins 1724 perc. 1
PHY-3001 : End timing update;  2.980546s wall, 2.906250s user + 0.046875s system = 2.953125s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.88939e+07
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 22838.
PHY-3001 : Level 1 #clusters 2283.
PHY-3001 : End clustering;  0.341425s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (105.3%)

PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 35%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 4.71968e+06, overlap = 609.781
PHY-3002 : Step(2): len = 3.54649e+06, overlap = 669.062
PHY-3002 : Step(3): len = 2.63503e+06, overlap = 730.219
PHY-3002 : Step(4): len = 1.99774e+06, overlap = 829.406
PHY-3002 : Step(5): len = 1.50968e+06, overlap = 908.406
PHY-3002 : Step(6): len = 1.15547e+06, overlap = 971.594
PHY-3002 : Step(7): len = 854158, overlap = 1006.41
PHY-3002 : Step(8): len = 678713, overlap = 1039
PHY-3002 : Step(9): len = 541593, overlap = 1057.44
PHY-3002 : Step(10): len = 439336, overlap = 1069.91
PHY-3002 : Step(11): len = 371684, overlap = 1094.38
PHY-3002 : Step(12): len = 327115, overlap = 1119.12
PHY-3002 : Step(13): len = 287730, overlap = 1127.22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.4335e-08
PHY-3002 : Step(14): len = 373535, overlap = 1072.97
PHY-3002 : Step(15): len = 590593, overlap = 1021.41
PHY-3002 : Step(16): len = 630300, overlap = 971.625
PHY-3002 : Step(17): len = 644809, overlap = 935.125
PHY-3002 : Step(18): len = 577830, overlap = 938.031
PHY-3002 : Step(19): len = 564417, overlap = 929.062
PHY-3002 : Step(20): len = 526377, overlap = 929.188
PHY-3002 : Step(21): len = 510981, overlap = 942.5
PHY-3002 : Step(22): len = 491189, overlap = 949.469
PHY-3002 : Step(23): len = 480209, overlap = 951.188
PHY-3002 : Step(24): len = 469967, overlap = 960.062
PHY-3002 : Step(25): len = 463141, overlap = 976
PHY-3002 : Step(26): len = 457804, overlap = 976.219
PHY-3002 : Step(27): len = 456399, overlap = 976.531
PHY-3002 : Step(28): len = 452703, overlap = 980.312
PHY-3002 : Step(29): len = 453353, overlap = 974.344
PHY-3002 : Step(30): len = 449890, overlap = 966.438
PHY-3002 : Step(31): len = 448103, overlap = 967.375
PHY-3002 : Step(32): len = 446210, overlap = 970.5
PHY-3002 : Step(33): len = 444120, overlap = 974.406
PHY-3002 : Step(34): len = 438191, overlap = 978.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.4867e-07
PHY-3002 : Step(35): len = 493574, overlap = 931.531
PHY-3002 : Step(36): len = 542297, overlap = 905.25
PHY-3002 : Step(37): len = 556783, overlap = 914.438
PHY-3002 : Step(38): len = 568738, overlap = 911.25
PHY-3002 : Step(39): len = 565172, overlap = 900.688
PHY-3002 : Step(40): len = 562666, overlap = 898.562
PHY-3002 : Step(41): len = 558466, overlap = 890.25
PHY-3002 : Step(42): len = 556117, overlap = 893.812
PHY-3002 : Step(43): len = 552972, overlap = 893.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.9734e-07
PHY-3002 : Step(44): len = 629408, overlap = 882.75
PHY-3002 : Step(45): len = 683418, overlap = 874.969
PHY-3002 : Step(46): len = 710625, overlap = 881.75
PHY-3002 : Step(47): len = 717928, overlap = 866.719
PHY-3002 : Step(48): len = 709267, overlap = 864.125
PHY-3002 : Step(49): len = 704084, overlap = 855.656
PHY-3002 : Step(50): len = 697782, overlap = 849.469
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.9468e-07
PHY-3002 : Step(51): len = 783099, overlap = 822.75
PHY-3002 : Step(52): len = 848966, overlap = 761.438
PHY-3002 : Step(53): len = 881213, overlap = 755.594
PHY-3002 : Step(54): len = 892985, overlap = 749.125
PHY-3002 : Step(55): len = 891144, overlap = 732
PHY-3002 : Step(56): len = 889142, overlap = 730.375
PHY-3002 : Step(57): len = 881691, overlap = 725.812
PHY-3002 : Step(58): len = 876759, overlap = 727.312
PHY-3002 : Step(59): len = 871592, overlap = 737.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.18936e-06
PHY-3002 : Step(60): len = 969468, overlap = 719.062
PHY-3002 : Step(61): len = 1.05936e+06, overlap = 690.031
PHY-3002 : Step(62): len = 1.09398e+06, overlap = 653.531
PHY-3002 : Step(63): len = 1.10078e+06, overlap = 647.812
PHY-3002 : Step(64): len = 1.09453e+06, overlap = 642.969
PHY-3002 : Step(65): len = 1.09574e+06, overlap = 634.156
PHY-3002 : Step(66): len = 1.08581e+06, overlap = 630.188
PHY-3002 : Step(67): len = 1.08253e+06, overlap = 622.469
PHY-3002 : Step(68): len = 1.08198e+06, overlap = 609.562
PHY-3002 : Step(69): len = 1.08697e+06, overlap = 613.562
PHY-3002 : Step(70): len = 1.09327e+06, overlap = 609.5
PHY-3002 : Step(71): len = 1.10196e+06, overlap = 601.25
PHY-3002 : Step(72): len = 1.1156e+06, overlap = 620.188
PHY-3002 : Step(73): len = 1.12013e+06, overlap = 611.031
PHY-3002 : Step(74): len = 1.11842e+06, overlap = 611.219
PHY-3002 : Step(75): len = 1.11728e+06, overlap = 604.719
PHY-3002 : Step(76): len = 1.11615e+06, overlap = 598.094
PHY-3002 : Step(77): len = 1.11395e+06, overlap = 567.75
PHY-3002 : Step(78): len = 1.11005e+06, overlap = 548.312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.37872e-06
PHY-3002 : Step(79): len = 1.19246e+06, overlap = 552.906
PHY-3002 : Step(80): len = 1.24377e+06, overlap = 541.531
PHY-3002 : Step(81): len = 1.27247e+06, overlap = 505.906
PHY-3002 : Step(82): len = 1.28217e+06, overlap = 493
PHY-3002 : Step(83): len = 1.28823e+06, overlap = 474.938
PHY-3002 : Step(84): len = 1.29768e+06, overlap = 469.438
PHY-3002 : Step(85): len = 1.30034e+06, overlap = 453.688
PHY-3002 : Step(86): len = 1.30218e+06, overlap = 450.75
PHY-3002 : Step(87): len = 1.30272e+06, overlap = 446.062
PHY-3002 : Step(88): len = 1.3072e+06, overlap = 441.875
PHY-3002 : Step(89): len = 1.31071e+06, overlap = 446.438
PHY-3002 : Step(90): len = 1.31167e+06, overlap = 434.844
PHY-3002 : Step(91): len = 1.31194e+06, overlap = 432.094
PHY-3002 : Step(92): len = 1.31305e+06, overlap = 443.531
PHY-3002 : Step(93): len = 1.31264e+06, overlap = 447.938
PHY-3002 : Step(94): len = 1.31138e+06, overlap = 441.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.75744e-06
PHY-3002 : Step(95): len = 1.40014e+06, overlap = 401.375
PHY-3002 : Step(96): len = 1.46345e+06, overlap = 381.5
PHY-3002 : Step(97): len = 1.51063e+06, overlap = 364.312
PHY-3002 : Step(98): len = 1.51951e+06, overlap = 340.781
PHY-3002 : Step(99): len = 1.51958e+06, overlap = 329.812
PHY-3002 : Step(100): len = 1.51951e+06, overlap = 336.656
PHY-3002 : Step(101): len = 1.51092e+06, overlap = 334.125
PHY-3002 : Step(102): len = 1.51231e+06, overlap = 329.594
PHY-3002 : Step(103): len = 1.51265e+06, overlap = 336.781
PHY-3002 : Step(104): len = 1.51391e+06, overlap = 330.969
PHY-3002 : Step(105): len = 1.51085e+06, overlap = 326.031
PHY-3002 : Step(106): len = 1.5116e+06, overlap = 322.844
PHY-3002 : Step(107): len = 1.51249e+06, overlap = 316.125
PHY-3002 : Step(108): len = 1.51067e+06, overlap = 317.375
PHY-3002 : Step(109): len = 1.50847e+06, overlap = 333.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.51488e-06
PHY-3002 : Step(110): len = 1.57442e+06, overlap = 301.5
PHY-3002 : Step(111): len = 1.62093e+06, overlap = 305.219
PHY-3002 : Step(112): len = 1.64802e+06, overlap = 299.469
PHY-3002 : Step(113): len = 1.66174e+06, overlap = 291.656
PHY-3002 : Step(114): len = 1.67501e+06, overlap = 272.188
PHY-3002 : Step(115): len = 1.68255e+06, overlap = 278.375
PHY-3002 : Step(116): len = 1.67931e+06, overlap = 266.5
PHY-3002 : Step(117): len = 1.68553e+06, overlap = 253.188
PHY-3002 : Step(118): len = 1.69618e+06, overlap = 247.75
PHY-3002 : Step(119): len = 1.70028e+06, overlap = 228.562
PHY-3002 : Step(120): len = 1.69508e+06, overlap = 237.562
PHY-3002 : Step(121): len = 1.69502e+06, overlap = 227.312
PHY-3002 : Step(122): len = 1.69677e+06, overlap = 240.625
PHY-3002 : Step(123): len = 1.69435e+06, overlap = 237.938
PHY-3002 : Step(124): len = 1.6929e+06, overlap = 258.281
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 1.87914e-05
PHY-3002 : Step(125): len = 1.73414e+06, overlap = 238.688
PHY-3002 : Step(126): len = 1.76628e+06, overlap = 262.406
PHY-3002 : Step(127): len = 1.77914e+06, overlap = 257.906
PHY-3002 : Step(128): len = 1.78458e+06, overlap = 259.375
PHY-3002 : Step(129): len = 1.79249e+06, overlap = 242.562
PHY-3002 : Step(130): len = 1.80051e+06, overlap = 233.5
PHY-3002 : Step(131): len = 1.8023e+06, overlap = 239.156
PHY-3002 : Step(132): len = 1.81132e+06, overlap = 224.844
PHY-3002 : Step(133): len = 1.8161e+06, overlap = 216.5
PHY-3002 : Step(134): len = 1.81514e+06, overlap = 221.531
PHY-3002 : Step(135): len = 1.814e+06, overlap = 214.562
PHY-3002 : Step(136): len = 1.81698e+06, overlap = 211.406
PHY-3002 : Step(137): len = 1.81783e+06, overlap = 209.031
PHY-3002 : Step(138): len = 1.81532e+06, overlap = 219.125
PHY-3002 : Step(139): len = 1.81517e+06, overlap = 219.531
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 3.64984e-05
PHY-3002 : Step(140): len = 1.84304e+06, overlap = 216.312
PHY-3002 : Step(141): len = 1.86222e+06, overlap = 218.938
PHY-3002 : Step(142): len = 1.86874e+06, overlap = 219.094
PHY-3002 : Step(143): len = 1.87456e+06, overlap = 217.906
PHY-3002 : Step(144): len = 1.88337e+06, overlap = 208.969
PHY-3002 : Step(145): len = 1.88932e+06, overlap = 211.719
PHY-3002 : Step(146): len = 1.89138e+06, overlap = 202.625
PHY-3002 : Step(147): len = 1.89604e+06, overlap = 209.344
PHY-3002 : Step(148): len = 1.90378e+06, overlap = 192.031
PHY-3002 : Step(149): len = 1.90765e+06, overlap = 203.781
PHY-3002 : Step(150): len = 1.9054e+06, overlap = 203.875
PHY-3002 : Step(151): len = 1.90312e+06, overlap = 204.625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 6.73411e-05
PHY-3002 : Step(152): len = 1.9216e+06, overlap = 177.031
PHY-3002 : Step(153): len = 1.93416e+06, overlap = 167.375
PHY-3002 : Step(154): len = 1.94003e+06, overlap = 175.438
PHY-3002 : Step(155): len = 1.94441e+06, overlap = 175.969
PHY-3002 : Step(156): len = 1.95054e+06, overlap = 168.281
PHY-3002 : Step(157): len = 1.95491e+06, overlap = 170.5
PHY-3002 : Step(158): len = 1.95553e+06, overlap = 168.562
PHY-3002 : Step(159): len = 1.95696e+06, overlap = 173.406
PHY-3002 : Step(160): len = 1.95839e+06, overlap = 173.938
PHY-3002 : Step(161): len = 1.95917e+06, overlap = 175.75
PHY-3002 : Step(162): len = 1.95757e+06, overlap = 178.406
PHY-3002 : Step(163): len = 1.95642e+06, overlap = 179.531
PHY-3002 : Step(164): len = 1.9557e+06, overlap = 170.844
PHY-3002 : Step(165): len = 1.95515e+06, overlap = 175.594
PHY-3002 : Step(166): len = 1.95477e+06, overlap = 176.094
PHY-3002 : Step(167): len = 1.95482e+06, overlap = 179.625
PHY-3002 : Step(168): len = 1.95393e+06, overlap = 179.812
PHY-3002 : Step(169): len = 1.95443e+06, overlap = 178.594
PHY-3002 : Step(170): len = 1.95552e+06, overlap = 177.469
PHY-3002 : Step(171): len = 1.95543e+06, overlap = 180.719
PHY-3002 : Step(172): len = 1.95464e+06, overlap = 176.562
PHY-3002 : Step(173): len = 1.9535e+06, overlap = 173.688
PHY-3002 : Step(174): len = 1.95139e+06, overlap = 175.281
PHY-3002 : Step(175): len = 1.95018e+06, overlap = 174.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000134474
PHY-3002 : Step(176): len = 1.96205e+06, overlap = 173.344
PHY-3002 : Step(177): len = 1.97249e+06, overlap = 172.344
PHY-3002 : Step(178): len = 1.97673e+06, overlap = 164.375
PHY-3002 : Step(179): len = 1.98017e+06, overlap = 165.375
PHY-3002 : Step(180): len = 1.98476e+06, overlap = 163.688
PHY-3002 : Step(181): len = 1.98638e+06, overlap = 159.875
PHY-3002 : Step(182): len = 1.98567e+06, overlap = 160.625
PHY-3002 : Step(183): len = 1.9855e+06, overlap = 159.156
PHY-3002 : Step(184): len = 1.98616e+06, overlap = 160.875
PHY-3002 : Step(185): len = 1.98681e+06, overlap = 158.094
PHY-3002 : Step(186): len = 1.9871e+06, overlap = 165.719
PHY-3002 : Step(187): len = 1.98736e+06, overlap = 166.312
PHY-3002 : Step(188): len = 1.9881e+06, overlap = 166.5
PHY-3002 : Step(189): len = 1.98862e+06, overlap = 181.875
PHY-3002 : Step(190): len = 1.98843e+06, overlap = 183.438
PHY-3002 : Step(191): len = 1.98851e+06, overlap = 175.031
PHY-3002 : Step(192): len = 1.98933e+06, overlap = 177.312
PHY-3002 : Step(193): len = 1.98959e+06, overlap = 176.125
PHY-3002 : Step(194): len = 1.98889e+06, overlap = 176.219
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000260031
PHY-3002 : Step(195): len = 1.99455e+06, overlap = 176
PHY-3002 : Step(196): len = 2.00005e+06, overlap = 178.125
PHY-3002 : Step(197): len = 2.00343e+06, overlap = 177.406
PHY-3002 : Step(198): len = 2.00583e+06, overlap = 175.594
PHY-3002 : Step(199): len = 2.00814e+06, overlap = 174.594
PHY-3002 : Step(200): len = 2.01017e+06, overlap = 171.688
PHY-3002 : Step(201): len = 2.01079e+06, overlap = 170.844
PHY-3002 : Step(202): len = 2.01197e+06, overlap = 171.625
PHY-3002 : Step(203): len = 2.01382e+06, overlap = 171.562
PHY-3002 : Step(204): len = 2.0145e+06, overlap = 171.906
PHY-3002 : Step(205): len = 2.014e+06, overlap = 178.688
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.000509591
PHY-3002 : Step(206): len = 2.0189e+06, overlap = 176.344
PHY-3002 : Step(207): len = 2.02452e+06, overlap = 175.344
PHY-3002 : Step(208): len = 2.02825e+06, overlap = 173.312
PHY-3002 : Step(209): len = 2.03158e+06, overlap = 172.594
PHY-3002 : Step(210): len = 2.03443e+06, overlap = 170.125
PHY-3002 : Step(211): len = 2.03622e+06, overlap = 168.969
PHY-3002 : Step(212): len = 2.03592e+06, overlap = 166.688
PHY-3002 : Step(213): len = 2.03599e+06, overlap = 168.125
PHY-3002 : Step(214): len = 2.0374e+06, overlap = 169.469
PHY-3002 : Step(215): len = 2.03844e+06, overlap = 176.375
PHY-3002 : Step(216): len = 2.03819e+06, overlap = 172.938
PHY-3002 : Step(217): len = 2.0381e+06, overlap = 170.938
PHY-3002 : Step(218): len = 2.03933e+06, overlap = 156.812
PHY-3002 : Step(219): len = 2.04067e+06, overlap = 158.75
PHY-3002 : Step(220): len = 2.04087e+06, overlap = 147.719
PHY-3002 : Step(221): len = 2.04157e+06, overlap = 145.094
PHY-3002 : Step(222): len = 2.0423e+06, overlap = 146.125
PHY-3002 : Step(223): len = 2.04258e+06, overlap = 146.625
PHY-3002 : Step(224): len = 2.04241e+06, overlap = 143.625
PHY-3002 : Step(225): len = 2.04223e+06, overlap = 145.062
PHY-3002 : Step(226): len = 2.04208e+06, overlap = 146.812
PHY-3002 : Step(227): len = 2.04198e+06, overlap = 148.375
PHY-3002 : Step(228): len = 2.04172e+06, overlap = 145.375
PHY-3002 : Step(229): len = 2.04146e+06, overlap = 145.906
PHY-3002 : Step(230): len = 2.04123e+06, overlap = 145.5
PHY-3002 : Step(231): len = 2.04098e+06, overlap = 147.312
PHY-3002 : Step(232): len = 2.04046e+06, overlap = 131.219
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.000994365
PHY-3002 : Step(233): len = 2.04284e+06, overlap = 129.094
PHY-3002 : Step(234): len = 2.04557e+06, overlap = 127.375
PHY-3002 : Step(235): len = 2.04734e+06, overlap = 125.969
PHY-3002 : Step(236): len = 2.04845e+06, overlap = 124.094
PHY-3002 : Step(237): len = 2.04942e+06, overlap = 124.062
PHY-3002 : Step(238): len = 2.05004e+06, overlap = 125.312
PHY-3002 : Step(239): len = 2.05041e+06, overlap = 125.438
PHY-3002 : Step(240): len = 2.05106e+06, overlap = 119.719
PHY-3002 : Step(241): len = 2.05153e+06, overlap = 118.219
PHY-3002 : Step(242): len = 2.05134e+06, overlap = 120.844
PHY-3002 : Step(243): len = 2.05114e+06, overlap = 122.656
PHY-3002 : Step(244): len = 2.05077e+06, overlap = 122.625
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00175433
PHY-3002 : Step(245): len = 2.05217e+06, overlap = 124.469
PHY-3002 : Step(246): len = 2.05344e+06, overlap = 126.125
PHY-3002 : Step(247): len = 2.05456e+06, overlap = 126.125
PHY-3002 : Step(248): len = 2.05508e+06, overlap = 126.125
PHY-3002 : Step(249): len = 2.05527e+06, overlap = 126.125
PHY-3002 : Step(250): len = 2.05547e+06, overlap = 126.406
PHY-3002 : Step(251): len = 2.05563e+06, overlap = 125.156
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00290215
PHY-3002 : Step(252): len = 2.05657e+06, overlap = 125.156
PHY-3002 : Step(253): len = 2.05657e+06, overlap = 125.156
PHY-3002 : Step(254): len = 2.05674e+06, overlap = 125.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029120s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.3%)

PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25810.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 2.52587e+06, over cnt = 2865(2%), over = 19203, worst = 74
PHY-1001 : End global iterations;  1.704825s wall, 4.390625s user + 0.046875s system = 4.437500s CPU (260.3%)

PHY-1001 : Congestion index: top1 = 169.59, top5 = 113.75, top10 = 83.44, top15 = 66.64.
PHY-3001 : End congestion estimation;  2.850736s wall, 5.484375s user + 0.093750s system = 5.578125s CPU (195.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 24964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.500247s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.4821e-06
PHY-3002 : Step(255): len = 2.1901e+06, overlap = 175.562
PHY-3002 : Step(256): len = 2.22555e+06, overlap = 173.156
PHY-3002 : Step(257): len = 2.05491e+06, overlap = 174.219
PHY-3002 : Step(258): len = 2.03311e+06, overlap = 160.469
PHY-3002 : Step(259): len = 1.96288e+06, overlap = 167.094
PHY-3002 : Step(260): len = 1.9523e+06, overlap = 162.25
PHY-3002 : Step(261): len = 1.90742e+06, overlap = 159.469
PHY-3002 : Step(262): len = 1.91055e+06, overlap = 154.562
PHY-3002 : Step(263): len = 1.88677e+06, overlap = 172.125
PHY-3002 : Step(264): len = 1.87409e+06, overlap = 168.625
PHY-3002 : Step(265): len = 1.87231e+06, overlap = 165.219
PHY-3002 : Step(266): len = 1.86334e+06, overlap = 166.875
PHY-3002 : Step(267): len = 1.85015e+06, overlap = 167.062
PHY-3002 : Step(268): len = 1.85205e+06, overlap = 168.5
PHY-3002 : Step(269): len = 1.84518e+06, overlap = 171.562
PHY-3002 : Step(270): len = 1.84754e+06, overlap = 160.531
PHY-3002 : Step(271): len = 1.84406e+06, overlap = 155.188
PHY-3002 : Step(272): len = 1.83005e+06, overlap = 154.5
PHY-3002 : Step(273): len = 1.8323e+06, overlap = 153
PHY-3002 : Step(274): len = 1.82396e+06, overlap = 154.812
PHY-3002 : Step(275): len = 1.82698e+06, overlap = 154.031
PHY-3002 : Step(276): len = 1.8285e+06, overlap = 157.469
PHY-3002 : Step(277): len = 1.82516e+06, overlap = 156.219
PHY-3002 : Step(278): len = 1.8233e+06, overlap = 156.188
PHY-3002 : Step(279): len = 1.82552e+06, overlap = 155.406
PHY-3002 : Step(280): len = 1.81962e+06, overlap = 155.312
PHY-3002 : Step(281): len = 1.82175e+06, overlap = 156.938
PHY-3002 : Step(282): len = 1.82332e+06, overlap = 156.406
PHY-3002 : Step(283): len = 1.81259e+06, overlap = 156.062
PHY-3002 : Step(284): len = 1.81588e+06, overlap = 155.281
PHY-3002 : Step(285): len = 1.81791e+06, overlap = 158.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89642e-05
PHY-3002 : Step(286): len = 1.86465e+06, overlap = 154.344
PHY-3002 : Step(287): len = 1.88791e+06, overlap = 150.906
PHY-3002 : Step(288): len = 1.90635e+06, overlap = 145.594
PHY-3002 : Step(289): len = 1.92605e+06, overlap = 138.344
PHY-3002 : Step(290): len = 1.93728e+06, overlap = 136.938
PHY-3002 : Step(291): len = 1.94149e+06, overlap = 125.469
PHY-3002 : Step(292): len = 1.93939e+06, overlap = 123.906
PHY-3002 : Step(293): len = 1.94487e+06, overlap = 122.125
PHY-3002 : Step(294): len = 1.94149e+06, overlap = 118.094
PHY-3002 : Step(295): len = 1.94626e+06, overlap = 119.406
PHY-3002 : Step(296): len = 1.94074e+06, overlap = 121.844
PHY-3002 : Step(297): len = 1.93296e+06, overlap = 122.656
PHY-3002 : Step(298): len = 1.93283e+06, overlap = 122.594
PHY-3002 : Step(299): len = 1.93112e+06, overlap = 122.531
PHY-3002 : Step(300): len = 1.92842e+06, overlap = 120.062
PHY-3002 : Step(301): len = 1.93063e+06, overlap = 119.781
PHY-3002 : Step(302): len = 1.93244e+06, overlap = 117.906
PHY-3002 : Step(303): len = 1.93579e+06, overlap = 117.688
PHY-3002 : Step(304): len = 1.9297e+06, overlap = 118.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.79284e-05
PHY-3002 : Step(305): len = 1.95939e+06, overlap = 110.375
PHY-3002 : Step(306): len = 1.96983e+06, overlap = 109.125
PHY-3002 : Step(307): len = 1.98713e+06, overlap = 108.938
PHY-3002 : Step(308): len = 2.00049e+06, overlap = 111.156
PHY-3002 : Step(309): len = 1.99122e+06, overlap = 111.031
PHY-3002 : Step(310): len = 1.99022e+06, overlap = 111.156
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.01698e-05
PHY-3002 : Step(311): len = 2.00885e+06, overlap = 110.562
PHY-3002 : Step(312): len = 2.0174e+06, overlap = 109.219
PHY-3002 : Step(313): len = 2.03526e+06, overlap = 106.281
PHY-3002 : Step(314): len = 2.08037e+06, overlap = 103.438
PHY-3002 : Step(315): len = 2.0935e+06, overlap = 100.094
PHY-3002 : Step(316): len = 2.08653e+06, overlap = 95.0938
PHY-3002 : Step(317): len = 2.08071e+06, overlap = 97.3125
PHY-3002 : Step(318): len = 2.07518e+06, overlap = 98.5312
PHY-3002 : Step(319): len = 2.06779e+06, overlap = 98.75
PHY-3002 : Step(320): len = 2.06346e+06, overlap = 98.8438
PHY-3002 : Step(321): len = 2.0629e+06, overlap = 99.875
PHY-3002 : Step(322): len = 2.05586e+06, overlap = 101.031
PHY-3002 : Step(323): len = 2.05547e+06, overlap = 101.188
PHY-3002 : Step(324): len = 2.05454e+06, overlap = 101.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000134441
PHY-3002 : Step(325): len = 2.07266e+06, overlap = 103.094
PHY-3002 : Step(326): len = 2.07714e+06, overlap = 103.094
PHY-3002 : Step(327): len = 2.09741e+06, overlap = 105.438
PHY-3002 : Step(328): len = 2.10522e+06, overlap = 107.656
PHY-3002 : Step(329): len = 2.10496e+06, overlap = 106.719
PHY-3002 : Step(330): len = 2.10479e+06, overlap = 101.781
PHY-3002 : Step(331): len = 2.105e+06, overlap = 100.5
PHY-3002 : Step(332): len = 2.10865e+06, overlap = 99.25
PHY-3002 : Step(333): len = 2.11322e+06, overlap = 102.031
PHY-3002 : Step(334): len = 2.114e+06, overlap = 101.938
PHY-3002 : Step(335): len = 2.11292e+06, overlap = 106.125
PHY-3002 : Step(336): len = 2.10605e+06, overlap = 108.281
PHY-3002 : Step(337): len = 2.10436e+06, overlap = 108.438
PHY-3002 : Step(338): len = 2.09944e+06, overlap = 110.469
PHY-3002 : Step(339): len = 2.09774e+06, overlap = 111.312
PHY-3002 : Step(340): len = 2.09569e+06, overlap = 112.125
PHY-3002 : Step(341): len = 2.09393e+06, overlap = 112
PHY-3002 : Step(342): len = 2.09256e+06, overlap = 111.281
PHY-3002 : Step(343): len = 2.09092e+06, overlap = 110.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000268882
PHY-3002 : Step(344): len = 2.1014e+06, overlap = 106.156
PHY-3002 : Step(345): len = 2.10546e+06, overlap = 105.438
PHY-3002 : Step(346): len = 2.1204e+06, overlap = 105.688
PHY-3002 : Step(347): len = 2.12748e+06, overlap = 103.312
PHY-3002 : Step(348): len = 2.12803e+06, overlap = 102.5
PHY-3002 : Step(349): len = 2.12826e+06, overlap = 99.9062
PHY-3002 : Step(350): len = 2.12843e+06, overlap = 98.9688
PHY-3002 : Step(351): len = 2.12866e+06, overlap = 98.8438
PHY-3002 : Step(352): len = 2.12883e+06, overlap = 98.4688
PHY-3002 : Step(353): len = 2.13026e+06, overlap = 97.8438
PHY-3002 : Step(354): len = 2.13093e+06, overlap = 101.656
PHY-3002 : Step(355): len = 2.13187e+06, overlap = 100.844
PHY-3002 : Step(356): len = 2.13284e+06, overlap = 99.7188
PHY-3002 : Step(357): len = 2.13488e+06, overlap = 97.6875
PHY-3002 : Step(358): len = 2.13488e+06, overlap = 97.6875
PHY-3002 : Step(359): len = 2.13478e+06, overlap = 97.8125
PHY-3002 : Step(360): len = 2.13453e+06, overlap = 97.9062
PHY-3002 : Step(361): len = 2.13453e+06, overlap = 97.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000537764
PHY-3002 : Step(362): len = 2.14093e+06, overlap = 94.2812
PHY-3002 : Step(363): len = 2.14226e+06, overlap = 94.4062
PHY-3002 : Step(364): len = 2.1606e+06, overlap = 94.5312
PHY-3002 : Step(365): len = 2.16642e+06, overlap = 92.9062
PHY-3002 : Step(366): len = 2.16787e+06, overlap = 92.5625
PHY-3002 : Step(367): len = 2.16863e+06, overlap = 92.9062
PHY-3002 : Step(368): len = 2.1697e+06, overlap = 92.125
PHY-3002 : Step(369): len = 2.17341e+06, overlap = 91.0312
PHY-3002 : Step(370): len = 2.17969e+06, overlap = 88.875
PHY-3002 : Step(371): len = 2.18204e+06, overlap = 88.1562
PHY-3002 : Step(372): len = 2.18361e+06, overlap = 85.8125
PHY-3002 : Step(373): len = 2.18378e+06, overlap = 83.7188
PHY-3002 : Step(374): len = 2.18369e+06, overlap = 83.0312
PHY-3002 : Step(375): len = 2.18337e+06, overlap = 84.2188
PHY-3002 : Step(376): len = 2.18238e+06, overlap = 86.6875
PHY-3002 : Step(377): len = 2.18097e+06, overlap = 86.5938
PHY-3002 : Step(378): len = 2.17915e+06, overlap = 86.5312
PHY-3002 : Step(379): len = 2.17697e+06, overlap = 89.8125
PHY-3002 : Step(380): len = 2.17697e+06, overlap = 89.8125
PHY-3002 : Step(381): len = 2.1763e+06, overlap = 89.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00107553
PHY-3002 : Step(382): len = 2.17959e+06, overlap = 86.3438
PHY-3002 : Step(383): len = 2.18095e+06, overlap = 85.6562
PHY-3002 : Step(384): len = 2.18686e+06, overlap = 85.625
PHY-3002 : Step(385): len = 2.19074e+06, overlap = 84.8125
PHY-3002 : Step(386): len = 2.19238e+06, overlap = 85.125
PHY-3002 : Step(387): len = 2.19543e+06, overlap = 85.4062
PHY-3002 : Step(388): len = 2.19826e+06, overlap = 86.0625
PHY-3002 : Step(389): len = 2.20117e+06, overlap = 86.6562
PHY-3002 : Step(390): len = 2.20361e+06, overlap = 86.7812
PHY-3002 : Step(391): len = 2.2026e+06, overlap = 86.1875
PHY-3002 : Step(392): len = 2.20154e+06, overlap = 85.375
PHY-3002 : Step(393): len = 2.20154e+06, overlap = 85.375
OPT-1001 : Total overflow 602.44 peak overflow 15.66
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.110151s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (269.5%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 602.44 peak overflow 15.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 24964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.489197s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.172128s wall, 2.171875s user + 0.000000s system = 2.171875s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 1292, reserve = 1309, peak = 1299.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/25810.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 2.81186e+06, over cnt = 3143(2%), over = 8736, worst = 21
PHY-1002 : len = 2.91858e+06, over cnt = 2615(2%), over = 5815, worst = 19
PHY-1002 : len = 3.02208e+06, over cnt = 1733(1%), over = 3433, worst = 15
PHY-1002 : len = 3.11338e+06, over cnt = 930(0%), over = 1629, worst = 9
PHY-1002 : len = 3.16118e+06, over cnt = 433(0%), over = 697, worst = 5
PHY-1001 : End global iterations;  11.679132s wall, 30.406250s user + 0.109375s system = 30.515625s CPU (261.3%)

PHY-1001 : Congestion index: top1 = 133.85, top5 = 86.85, top10 = 70.75, top15 = 61.95.
OPT-1001 : End congestion update;  12.356067s wall, 31.078125s user + 0.109375s system = 31.187500s CPU (252.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 24964 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.623954s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  13.980265s wall, 32.703125s user + 0.109375s system = 32.812500s CPU (234.7%)

OPT-1001 : Current memory(MB): used = 1292, reserve = 1309, peak = 1299.
OPT-1001 : End physical optimization;  16.194944s wall, 35.125000s user + 0.187500s system = 35.312500s CPU (218.0%)

PHY-3001 : Start packing ...
SYN-4011 : Packing model "CortexM3" (AL_USER_NORMAL) with 20440/22753 primitive instances ...
SYN-1032 : 23036/2774 useful/useless nets, 13096/0 useful/useless insts
PHY-3001 : End packing;  4.139293s wall, 4.109375s user + 0.015625s system = 4.125000s CPU (99.7%)

PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : There are total 13096 instances
RUN-1001 : 1024 mslices, 11836 lslices, 35 pads, 0 brams, 3 dsps
RUN-1001 : There are total 23036 nets
RUN-1001 : 11021 nets have 2 pins
RUN-1001 : 7041 nets have [3 - 5] pins
RUN-1001 : 3612 nets have [6 - 10] pins
RUN-1001 : 734 nets have [11 - 20] pins
RUN-1001 : 597 nets have [21 - 99] pins
RUN-1001 : 31 nets have 100+ pins
PHY-3001 : design contains 13094 instances, 12860 slices, 223 macros(2271 instances: 1024 mslices 1053 lslices)
PHY-3001 : Huge net ulogic/H8bdt6 with 1261 pins
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 2.23123e+06, Over = 152.375
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12746/23036.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.12846e+06, over cnt = 2053(1%), over = 3591, worst = 15
PHY-1002 : len = 3.142e+06, over cnt = 1457(1%), over = 2331, worst = 12
PHY-1002 : len = 3.17768e+06, over cnt = 799(0%), over = 1261, worst = 7
PHY-1002 : len = 3.20267e+06, over cnt = 505(0%), over = 824, worst = 5
PHY-1002 : len = 3.21885e+06, over cnt = 364(0%), over = 633, worst = 5
PHY-1001 : End global iterations;  10.099991s wall, 20.265625s user + 0.234375s system = 20.500000s CPU (203.0%)

PHY-1001 : Congestion index: top1 = 133.71, top5 = 85.87, top10 = 70.03, top15 = 61.56.
PHY-3001 : End congestion estimation;  11.033040s wall, 21.218750s user + 0.234375s system = 21.453125s CPU (194.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 111596, tnet num: 22190, tinst num: 13099, tnode num: 127182, tedge num: 201415.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  6.092474s wall, 6.031250s user + 0.015625s system = 6.046875s CPU (99.3%)

RUN-1004 : used memory is 1422 MB, reserved memory is 1444 MB, peak memory is 1422 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  6.910088s wall, 6.843750s user + 0.015625s system = 6.859375s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.90425e-06
PHY-3002 : Step(394): len = 2.14071e+06, overlap = 177.25
PHY-3002 : Step(395): len = 2.10936e+06, overlap = 217.375
PHY-3002 : Step(396): len = 2.00656e+06, overlap = 241
PHY-3002 : Step(397): len = 1.98747e+06, overlap = 246.125
PHY-3002 : Step(398): len = 1.95749e+06, overlap = 265
PHY-3002 : Step(399): len = 1.9449e+06, overlap = 278.75
PHY-3002 : Step(400): len = 1.90679e+06, overlap = 298.625
PHY-3002 : Step(401): len = 1.88973e+06, overlap = 293.375
PHY-3002 : Step(402): len = 1.87345e+06, overlap = 299.375
PHY-3002 : Step(403): len = 1.85822e+06, overlap = 308.5
PHY-3002 : Step(404): len = 1.84768e+06, overlap = 317.125
PHY-3002 : Step(405): len = 1.84372e+06, overlap = 304.75
PHY-3002 : Step(406): len = 1.84145e+06, overlap = 297.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.80849e-06
PHY-3002 : Step(407): len = 1.86765e+06, overlap = 292.5
PHY-3002 : Step(408): len = 1.88335e+06, overlap = 282.5
PHY-3002 : Step(409): len = 1.90044e+06, overlap = 263.5
PHY-3002 : Step(410): len = 1.8904e+06, overlap = 255.25
PHY-3002 : Step(411): len = 1.88907e+06, overlap = 255.875
PHY-3002 : Step(412): len = 1.88692e+06, overlap = 257.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66056e-05
PHY-3002 : Step(413): len = 1.90709e+06, overlap = 255.875
PHY-3002 : Step(414): len = 1.91309e+06, overlap = 255.625
PHY-3002 : Step(415): len = 1.92464e+06, overlap = 254.125
PHY-3002 : Step(416): len = 1.93708e+06, overlap = 250.75
PHY-3002 : Step(417): len = 1.94052e+06, overlap = 252.125
PHY-3002 : Step(418): len = 1.93954e+06, overlap = 256.75
PHY-3002 : Step(419): len = 1.93688e+06, overlap = 259.125
PHY-3002 : Step(420): len = 1.93447e+06, overlap = 254.25
PHY-3002 : Step(421): len = 1.93299e+06, overlap = 254.5
PHY-3002 : Step(422): len = 1.92884e+06, overlap = 251.75
PHY-3002 : Step(423): len = 1.92751e+06, overlap = 252.875
PHY-3002 : Step(424): len = 1.92521e+06, overlap = 245.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.05033e-05
PHY-3002 : Step(425): len = 1.93452e+06, overlap = 243.5
PHY-3002 : Step(426): len = 1.94584e+06, overlap = 243
PHY-3002 : Step(427): len = 1.94584e+06, overlap = 243
PHY-3002 : Step(428): len = 1.9448e+06, overlap = 242.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.2587e-05
PHY-3002 : Step(429): len = 1.95946e+06, overlap = 242.75
PHY-3002 : Step(430): len = 1.96343e+06, overlap = 240
PHY-3002 : Step(431): len = 1.98158e+06, overlap = 234.25
PHY-3002 : Step(432): len = 1.99371e+06, overlap = 231.125
PHY-3002 : Step(433): len = 2.00577e+06, overlap = 228.75
PHY-3002 : Step(434): len = 2.00237e+06, overlap = 229.125
PHY-3002 : Step(435): len = 1.99776e+06, overlap = 219
PHY-3002 : Step(436): len = 1.99648e+06, overlap = 221.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000105174
PHY-3002 : Step(437): len = 1.99965e+06, overlap = 224.25
PHY-3002 : Step(438): len = 2.00236e+06, overlap = 223.5
PHY-3002 : Step(439): len = 2.016e+06, overlap = 218.5
PHY-3002 : Step(440): len = 2.02573e+06, overlap = 207.75
PHY-3002 : Step(441): len = 2.02445e+06, overlap = 205.5
PHY-3002 : Step(442): len = 2.02279e+06, overlap = 206.25
PHY-3002 : Step(443): len = 2.02041e+06, overlap = 215.25
PHY-3002 : Step(444): len = 2.01881e+06, overlap = 218.625
PHY-3002 : Step(445): len = 2.01531e+06, overlap = 220.75
PHY-3002 : Step(446): len = 2.01107e+06, overlap = 225.75
PHY-3002 : Step(447): len = 2.00947e+06, overlap = 219.625
PHY-3002 : Step(448): len = 2.00891e+06, overlap = 220.25
PHY-3002 : Step(449): len = 2.00867e+06, overlap = 221.625
PHY-3002 : Step(450): len = 2.00829e+06, overlap = 222.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000194983
PHY-3002 : Step(451): len = 2.01077e+06, overlap = 222.5
PHY-3002 : Step(452): len = 2.01343e+06, overlap = 221
PHY-3002 : Step(453): len = 2.01486e+06, overlap = 220.5
PHY-3002 : Step(454): len = 2.01637e+06, overlap = 218.375
PHY-3002 : Step(455): len = 2.0172e+06, overlap = 219
PHY-3002 : Step(456): len = 2.0172e+06, overlap = 219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000342684
PHY-3002 : Step(457): len = 2.01874e+06, overlap = 217.875
PHY-3002 : Step(458): len = 2.02005e+06, overlap = 218
PHY-3002 : Step(459): len = 2.02146e+06, overlap = 218.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.471653s wall, 0.484375s user + 0.203125s system = 0.687500s CPU (145.8%)

PHY-3001 : Trial Legalized: Len = 2.57173e+06
PHY-3001 : Run with size of 5
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 59/23036.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.27227e+06, over cnt = 3568(2%), over = 6318, worst = 9
PHY-1002 : len = 3.32997e+06, over cnt = 1991(1%), over = 3004, worst = 8
PHY-1002 : len = 3.37418e+06, over cnt = 752(0%), over = 1088, worst = 8
PHY-1002 : len = 3.38947e+06, over cnt = 261(0%), over = 367, worst = 5
PHY-1002 : len = 3.39466e+06, over cnt = 71(0%), over = 82, worst = 3
PHY-1001 : End global iterations;  7.544111s wall, 24.390625s user + 0.171875s system = 24.562500s CPU (325.6%)

PHY-1001 : Congestion index: top1 = 81.46, top5 = 71.43, top10 = 65.52, top15 = 61.16.
PHY-3001 : End congestion estimation;  8.367983s wall, 25.218750s user + 0.171875s system = 25.390625s CPU (303.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.428755s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7013e-05
PHY-3002 : Step(460): len = 2.28502e+06, overlap = 17.75
PHY-3002 : Step(461): len = 2.18515e+06, overlap = 42.375
PHY-3002 : Step(462): len = 2.13939e+06, overlap = 74
PHY-3002 : Step(463): len = 2.11401e+06, overlap = 91
PHY-3002 : Step(464): len = 2.09026e+06, overlap = 106.375
PHY-3002 : Step(465): len = 2.08939e+06, overlap = 110
PHY-3002 : Step(466): len = 2.07225e+06, overlap = 114.375
PHY-3002 : Step(467): len = 2.07028e+06, overlap = 117.875
PHY-3002 : Step(468): len = 2.07075e+06, overlap = 117
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.23569e-05
PHY-3002 : Step(469): len = 2.08009e+06, overlap = 117.625
PHY-3002 : Step(470): len = 2.0869e+06, overlap = 114.75
PHY-3002 : Step(471): len = 2.09576e+06, overlap = 110.5
PHY-3002 : Step(472): len = 2.09312e+06, overlap = 107.25
PHY-3002 : Step(473): len = 2.08944e+06, overlap = 104.75
PHY-3002 : Step(474): len = 2.08746e+06, overlap = 104.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.46178e-05
PHY-3002 : Step(475): len = 2.09712e+06, overlap = 103.625
PHY-3002 : Step(476): len = 2.09712e+06, overlap = 103.625
PHY-3002 : Step(477): len = 2.09622e+06, overlap = 103.5
PHY-3002 : Step(478): len = 2.09622e+06, overlap = 103.5
PHY-3002 : Step(479): len = 2.0982e+06, overlap = 102.875
PHY-3002 : Step(480): len = 2.0982e+06, overlap = 102.875
PHY-3002 : Step(481): len = 2.0973e+06, overlap = 102.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.86509e-05
PHY-3002 : Step(482): len = 2.10455e+06, overlap = 102.125
PHY-3002 : Step(483): len = 2.11015e+06, overlap = 101.375
PHY-3002 : Step(484): len = 2.11859e+06, overlap = 99.25
PHY-3002 : Step(485): len = 2.11583e+06, overlap = 97.625
PHY-3002 : Step(486): len = 2.11446e+06, overlap = 96.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00016026
PHY-3002 : Step(487): len = 2.11697e+06, overlap = 96.625
PHY-3002 : Step(488): len = 2.11838e+06, overlap = 96
PHY-3002 : Step(489): len = 2.11838e+06, overlap = 96
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000320521
PHY-3002 : Step(490): len = 2.12164e+06, overlap = 94.25
PHY-3002 : Step(491): len = 2.12369e+06, overlap = 92.875
PHY-3002 : Step(492): len = 2.12659e+06, overlap = 91.25
PHY-3002 : Step(493): len = 2.12733e+06, overlap = 89
PHY-3002 : Step(494): len = 2.12747e+06, overlap = 88.75
PHY-3002 : Step(495): len = 2.12634e+06, overlap = 88.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000518603
PHY-3002 : Step(496): len = 2.12741e+06, overlap = 87.75
PHY-3002 : Step(497): len = 2.12838e+06, overlap = 87.25
PHY-3002 : Step(498): len = 2.12838e+06, overlap = 87.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00103721
PHY-3002 : Step(499): len = 2.12882e+06, overlap = 86.5
PHY-3002 : Step(500): len = 2.12882e+06, overlap = 86.5
PHY-3002 : Step(501): len = 2.12941e+06, overlap = 86.75
PHY-3002 : Step(502): len = 2.12941e+06, overlap = 86.75
PHY-3002 : Step(503): len = 2.12954e+06, overlap = 86.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.957900s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (99.5%)

PHY-3001 : Legalized: Len = 2.37674e+06, Over = 0
PHY-3001 : Design contains 163 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 28 x 6 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 895 overflows spread with total dist 16080 and max dist 76.
PHY-3001 : Iter 2: 1 overflows spread with total dist 104 and max dist 60.
PHY-3001 : total displace: 15360, max displace: 62.
PHY-3001 : End spreading;  0.935934s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (100.2%)

PHY-3001 : Final: Len = 2.39854e+06, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2162/23036.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.10386e+06, over cnt = 3441(2%), over = 5920, worst = 9
PHY-1002 : len = 3.15634e+06, over cnt = 1871(1%), over = 2961, worst = 9
PHY-1002 : len = 3.1995e+06, over cnt = 807(0%), over = 1197, worst = 5
PHY-1002 : len = 3.21229e+06, over cnt = 437(0%), over = 651, worst = 5
PHY-1002 : len = 3.22373e+06, over cnt = 71(0%), over = 118, worst = 5
PHY-1001 : End global iterations;  6.828756s wall, 22.718750s user + 0.093750s system = 22.812500s CPU (334.1%)

PHY-1001 : Congestion index: top1 = 78.50, top5 = 69.11, top10 = 63.98, top15 = 60.02.
PHY-1001 : End incremental global routing;  7.627181s wall, 23.515625s user + 0.093750s system = 23.609375s CPU (309.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.849636s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (101.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  9.210218s wall, 25.109375s user + 0.093750s system = 25.203125s CPU (273.6%)

OPT-1001 : Current memory(MB): used = 1433, reserve = 1456, peak = 1439.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 18901/23036.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.22373e+06, over cnt = 71(0%), over = 118, worst = 5
PHY-1002 : len = 3.22498e+06, over cnt = 27(0%), over = 32, worst = 4
PHY-1002 : len = 3.22603e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 3.22606e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.846827s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 78.41, top5 = 69.11, top10 = 63.97, top15 = 60.01.
OPT-1001 : End congestion update;  1.641787s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (101.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.331597s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (99.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  2.973620s wall, 3.000000s user + 0.000000s system = 3.000000s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 1433, reserve = 1456, peak = 1439.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.337375s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  1.051069s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.6%)

PHY-1001 : Beeline DP, 2008 out of 3495 (57.45)%; hop = 2997.
PHY-1001 : Beeline DP, 699 out of 1830 (38.20)%; hop = 1051.
PHY-1001 : Beeline DP, 493 out of 1619 (30.45)%; hop = 752.
PHY-1001 : Beeline DP, 358 out of 1488 (24.06)%; hop = 538.
PHY-1001 : Beeline DP, 306 out of 1453 (21.06)%; hop = 453.
PHY-1001 : Beeline optimization intraPLB, 2128 1-hop(71.92%), 725 2-hop(24.50%), 70 3-hop( 2.37%), 36 others ( 1.22%)
PHY-1001 :  6.292155s wall, 6.296875s user + 0.000000s system = 6.296875s CPU (100.1%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 2574, 2-hop 4426, 3-hop 2379, 4-hop 662, other 2227 
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  1.599438s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (99.6%)

OPT-1001 : Stop: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13323/23036.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.23568e+06, over cnt = 1804(1%), over = 2592, worst = 5
PHY-1002 : len = 3.25043e+06, over cnt = 1018(0%), over = 1355, worst = 5
PHY-1002 : len = 3.26902e+06, over cnt = 326(0%), over = 422, worst = 5
PHY-1002 : len = 3.27378e+06, over cnt = 129(0%), over = 164, worst = 5
PHY-1002 : len = 3.27634e+06, over cnt = 36(0%), over = 44, worst = 3
PHY-1001 : End global iterations;  2.856465s wall, 7.187500s user + 0.093750s system = 7.281250s CPU (254.9%)

PHY-1001 : Congestion index: top1 = 78.67, top5 = 69.45, top10 = 64.25, top15 = 60.27.
PHY-1001 : End incremental global routing;  3.807499s wall, 8.140625s user + 0.093750s system = 8.234375s CPU (216.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  2.354581s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (100.2%)

PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 16823/23036.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.27634e+06, over cnt = 36(0%), over = 44, worst = 3
PHY-1002 : len = 3.27662e+06, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 3.27712e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 3.27717e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.817881s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 78.65, top5 = 69.43, top10 = 64.24, top15 = 60.27.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.773089s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 78.238806
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  33.528172s wall, 53.984375s user + 0.187500s system = 54.171875s CPU (161.6%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |    2250     
RUN-1001 :   Yes  |  No   |  Yes  |    3181     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  321  |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 338
PHY-1001 : Populate physical database on model CortexM3.
RUN-1003 : finish command "place" in  136.505578s wall, 312.218750s user + 14.453125s system = 326.671875s CPU (239.3%)

RUN-1004 : used memory is 1432 MB, reserved memory is 1456 MB, peak memory is 1440 MB
RUN-1002 : start command "export_db CortexM3_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM3_place.db" in  2.917587s wall, 4.875000s user + 0.078125s system = 4.953125s CPU (169.8%)

RUN-1004 : used memory is 1432 MB, reserved memory is 1456 MB, peak memory is 1489 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][31,39]; Utilization: 2 out of 12
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :   Bank  |   Leading Clock   |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |        453         |                
RUN-1001 :    1    |  ulogic/SWCLKTCK  |         90         |                
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [32,0][55,39]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        966         |                
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][31,79]; Utilization: 2 out of 12
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :   Bank  |   Leading Clock   |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |        765         |                
RUN-1001 :    1    |  ulogic/SWCLKTCK  |         39         |                
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [32,40][55,79]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        821         |                
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][31,119]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        545         |                
RUN-1001 : -------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [32,80][55,119]; Utilization: 1 out of 12
RUN-1001 : -------------------------------------------------------------
RUN-1001 :   Bank  |  Leading Clock  |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK   |        173         |                
RUN-1001 : -------------------------------------------------------------
PHY-1001 : Populate physical database on model CortexM3.
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 13262 instances
RUN-1001 : 1024 mslices, 11836 lslices, 35 pads, 0 brams, 3 dsps
RUN-1001 : There are total 23201 nets
RUN-1001 : 11153 nets have 2 pins
RUN-1001 : 7061 nets have [3 - 5] pins
RUN-1001 : 3624 nets have [6 - 10] pins
RUN-1001 : 734 nets have [11 - 20] pins
RUN-1001 : 599 nets have [21 - 99] pins
RUN-1001 : 30 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM3.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 111596, tnet num: 22190, tinst num: 13265, tnode num: 127182, tedge num: 201415.
TMR-2508 : Levelizing timing graph completed, there are 207 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  5.941944s wall, 5.937500s user + 0.000000s system = 5.937500s CPU (99.9%)

RUN-1004 : used memory is 1435 MB, reserved memory is 1459 MB, peak memory is 1489 MB
PHY-1001 : 1024 mslices, 11836 lslices, 35 pads, 0 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 22190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 3.08821e+06, over cnt = 3309(2%), over = 5671, worst = 9
PHY-1002 : len = 3.13579e+06, over cnt = 1762(1%), over = 2780, worst = 9
PHY-1002 : len = 3.16486e+06, over cnt = 969(0%), over = 1443, worst = 7
PHY-1002 : len = 3.18678e+06, over cnt = 278(0%), over = 440, worst = 6
PHY-1002 : len = 3.19451e+06, over cnt = 29(0%), over = 34, worst = 3
PHY-1002 : len = 3.19498e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  7.653314s wall, 26.000000s user + 0.015625s system = 26.015625s CPU (339.9%)

PHY-1001 : Congestion index: top1 = 76.91, top5 = 67.95, top10 = 62.58, top15 = 58.64.
PHY-1001 : End global routing;  8.537036s wall, 26.875000s user + 0.015625s system = 26.890625s CPU (315.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 1450, reserve = 1474, peak = 1489.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-5019 WARNING: Clock net SWCLK_dup_1 is not driven by clock-capable pad SWCLK_syn_2(B17), will suffer from clock performance degradation.
PHY-1001 : Current memory(MB): used = 2185, reserve = 2214, peak = 2185.
PHY-1001 : End build detailed router design. 13.660962s wall, 83.656250s user + 0.546875s system = 84.203125s CPU (616.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 170 nets need to preroute.
PHY-1001 : Current memory(MB): used = 2190, reserve = 2220, peak = 2190.
PHY-1001 : End phase 1; 0.864404s wall, 6.312500s user + 0.000000s system = 6.312500s CPU (730.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 302208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.441669s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 2266, reserve = 2298, peak = 2266.
PHY-1001 : End phase 2; 1.468759s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 4.77085e+06, over cnt = 18123(0%), over = 18821, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 2324, reserve = 2363, peak = 2328.
PHY-1001 : End initial routed; 48.556092s wall, 144.062500s user + 0.187500s system = 144.250000s CPU (297.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/19692(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 12.706343s wall, 12.531250s user + 0.046875s system = 12.578125s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 1684, reserve = 2409, peak = 2342.
PHY-1001 : End phase 3; 61.262732s wall, 156.593750s user + 0.234375s system = 156.828125s CPU (256.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 73.11(S89.23, N85.88, E74.75, W74.93, I88.57, O53.82), top5 = 62.44(S76.19, N71.16, E61.05, W60.65, I82.59, O42.91)
PHY-1001 : top10 = 57.09(S68.12, N62.95, E53.27, W53.06, I74.72, O37.72), top15 = 53.34(S62.55, N57.58, E48.09, W47.76, I68.61, O34.07)
RUN-1001 : Congestion Table:
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |    Congestion Box     |  Critical Ratio(%)  
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
RUN-1001 :     North    |      95.00%      |         1          |     74.61%      |   [52 46] - [53 47]   |        0.00%        
RUN-1001 :     North    |      88.00%      |         1          |     81.25%      |   [50 46] - [51 47]   |        0.00%        
RUN-1001 :     North    |      85.00%      |         1          |     55.47%      |   [42 37] - [43 38]   |        0.00%        
RUN-1001 :     East     |      85.00%      |         1          |     81.25%      |   [50 46] - [51 47]   |        0.00%        
RUN-1001 :     South    |      91.00%      |         1          |     53.12%      |    [6 81] - [7 82]    |        0.00%        
RUN-1001 :     South    |      91.00%      |         1          |     65.23%      |   [37 30] - [38 31]   |        0.00%        
RUN-1001 :     South    |      90.00%      |         1          |     65.23%      |    [4 80] - [5 81]    |        0.00%        
RUN-1001 :     West     |      96.97%      |         0          |     67.19%      |   [50 15] - [50 15]   |        0.00%        
RUN-1001 :     West     |      90.91%      |         0          |     43.75%      |  [14 106] - [14 106]  |        0.00%        
RUN-1001 :     West     |      90.91%      |         0          |     64.06%      |    [6 81] - [6 81]    |        0.00%        
RUN-1001 : ----------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 1.995525s wall, 1.984375s user + 0.062500s system = 2.046875s CPU (102.6%)

PHY-1001 : Optimize timing.....
PHY-1022 : len = 4.77085e+06, over cnt = 18123(0%), over = 18821, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.167113s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.8%)

PHY-0007 : Phase: 4; Congestion: {73.11, 62.44, 57.09, 53.34}; Timing: {2147483.647ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 4.86302e+06, over cnt = 8536(0%), over = 8642, worst = 3, crit = 0
PHY-1001 : End DR Iter 1; 30.824897s wall, 143.609375s user + 0.468750s system = 144.078125s CPU (467.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 4.92958e+06, over cnt = 4066(0%), over = 4091, worst = 3, crit = 0
PHY-1001 : End DR Iter 2; 22.643607s wall, 76.921875s user + 0.296875s system = 77.218750s CPU (341.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 5.00755e+06, over cnt = 1207(0%), over = 1210, worst = 2, crit = 0
PHY-1001 : End DR Iter 3; 16.542921s wall, 46.156250s user + 0.031250s system = 46.187500s CPU (279.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 5.04741e+06, over cnt = 414(0%), over = 417, worst = 2, crit = 0
PHY-1001 : End DR Iter 4; 6.121144s wall, 14.250000s user + 0.031250s system = 14.281250s CPU (233.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 5.06182e+06, over cnt = 71(0%), over = 72, worst = 2, crit = 0
PHY-1001 : End DR Iter 5; 6.722437s wall, 11.484375s user + 0.000000s system = 11.484375s CPU (170.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 5.06378e+06, over cnt = 34(0%), over = 35, worst = 2, crit = 0
PHY-1001 : End DR Iter 6; 3.393917s wall, 4.812500s user + 0.046875s system = 4.859375s CPU (143.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 5.06373e+06, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 5.037096s wall, 6.031250s user + 0.000000s system = 6.031250s CPU (119.7%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 60.45(S71.35, N67.24, E68.14, W65.71, I88.57, O53.82), top5 = 54.78(S63.23, N59.35, E58.67, W56.61, I82.59, O42.91)
PHY-1001 : top10 = 51.40(S58.72, N54.70, E53.03, W51.33, I74.72, O37.72), top15 = 48.84(S55.35, N51.19, E48.94, W47.67, I68.61, O34.07)
RUN-1001 : Congestion Table:
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box   |  Critical Ratio(%)  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      92.86%      |         0          |     64.06%      |  [6 81] - [6 81]  |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     46.88%      |  [7 81] - [7 81]  |        0.00%        
RUN-1001 : ------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.036761s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (297.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 5.06466e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 1.098928s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (112.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 5.06443e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 1.573974s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (111.2%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 5.06486e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 2.607159s wall, 2.609375s user + 0.000000s system = 2.609375s CPU (100.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 5.06512e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 3.699473s wall, 3.703125s user + 0.000000s system = 3.703125s CPU (100.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 5.06576e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 3.485642s wall, 3.484375s user + 0.000000s system = 3.484375s CPU (100.0%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 60.49(S71.51, N67.28, E68.23, W65.79, I88.57, O53.82), top5 = 54.81(S63.29, N59.40, E58.71, W56.67, I82.59, O42.91)
PHY-1001 : top10 = 51.43(S58.77, N54.73, E53.06, W51.38, I74.72, O37.72), top15 = 48.86(S55.39, N51.22, E48.96, W47.72, I68.61, O34.07)
RUN-1001 : Congestion Table:
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box   |  Critical Ratio(%)  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      92.86%      |         0          |     64.06%      |  [6 81] - [6 81]  |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     46.88%      |  [7 81] - [7 81]  |        0.00%        
RUN-1001 : ------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.036672s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (255.6%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 5.0661e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.649876s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (101.0%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 5.06635e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.968055s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.1%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 5.06646e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.760771s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (98.6%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 5.06645e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 16; 0.480089s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (100.9%)

PHY-1001 : Update congestion.....
PHY-1001 : top1 = 60.46(S71.47, N67.24, E68.14, W65.79, I88.57, O53.82), top5 = 54.81(S63.28, N59.39, E58.69, W56.70, I82.59, O42.91)
PHY-1001 : top10 = 51.43(S58.76, N54.73, E53.05, W51.40, I74.72, O37.72), top15 = 48.86(S55.38, N51.21, E48.95, W47.73, I68.61, O34.07)
RUN-1001 : Congestion Table:
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :   Direction  |  Avg Congestion  |  Congestion Level  |  Avg LUT Input  |  Congestion Box   |  Critical Ratio(%)  
RUN-1001 : ------------------------------------------------------------------------------------------------------------
RUN-1001 :     South    |      92.86%      |         0          |     64.06%      |  [6 81] - [6 81]  |        0.00%        
RUN-1001 :     South    |      87.50%      |         0          |     46.88%      |  [7 81] - [7 81]  |        0.00%        
RUN-1001 : ------------------------------------------------------------------------------------------------------------
PHY-1001 : End update congestion; 0.039784s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (353.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/19692(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.571399s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (99.4%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.734017s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1818, reserve = 2579, peak = 2342.
PHY-1001 : End phase 4; 112.171957s wall, 324.906250s user + 0.984375s system = 325.890625s CPU (290.5%)

PHY-1003 : Routed, final wirelength = 5.06645e+06
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][31,39]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock   |    Route Clock    |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |    ulogic/HCLK    |        |        453         
RUN-1001 :    1    |  ulogic/SWCLKTCK  |  ulogic/SWCLKTCK  |        |         90         
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [32,0][55,39]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        966         
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][31,79]; Utilization: 2 out of 12
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock   |    Route Clock    |  Note  |  Regional Fanouts  
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 :    0    |    ulogic/HCLK    |    ulogic/HCLK    |        |        765         
RUN-1001 :    1    |  ulogic/SWCLKTCK  |  ulogic/SWCLKTCK  |        |         39         
RUN-1001 : --------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [32,40][55,79]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        821         
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][31,119]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        545         
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [32,80][55,119]; Utilization: 1 out of 12
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :   Bank  |  Assigned Clock  |  Route Clock  |  Note  |  Regional Fanouts  
RUN-1001 : ---------------------------------------------------------------------
RUN-1001 :    0    |   ulogic/HCLK    |  ulogic/HCLK  |        |        173         
RUN-1001 : ---------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 1825, reserve = 2586, peak = 2342.
PHY-1001 : End export database. 0.202901s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (100.1%)

PHY-1001 : End detail routing;  190.809722s wall, 574.281250s user + 1.812500s system = 576.093750s CPU (301.9%)

RUN-1003 : finish command "route" in  207.620829s wall, 609.375000s user + 1.890625s system = 611.265625s CPU (294.4%)

RUN-1004 : used memory is 1835 MB, reserved memory is 2575 MB, peak memory is 2342 MB
RUN-1002 : start command "report_area -io_info -file CortexM3_phy.area"
SYN-4034 : The count of slices with lut is 10695.
SYN-4035 : The count of slices with lut+ripple is 791.
RUN-1001 : standard
***Report Model: CortexM3 Device: PH1A60GEG324***

Design Statistics
#IO                        35
  #input                    8
  #output                  26
  #inout                    1
#lut6                   11719   out of  39360   29.77%
#reg                     5431
  #slice reg             5431   out of  78720    6.90%
  #pad reg                  0

Utilization Statistics
#slice                  12860   out of  39360   32.67%
  #used ram              1024
    #dram                1024
    #shifter                0
  #used logic           11836
    #with luts          10695
    #with adder           791
    #reg only             350
#feedthrough             5773
#f7mux                    128   out of  19680    0.65%
#f8mux                     64   out of   9840    0.65%
#dsp                        3   out of    120    2.50%
#eram                       0   out of    158    0.00%
  #eram20k                  0
  #fifo20k                  0
#pad                       35   out of    211   16.59%
#pll                        1   out of     12    8.33%
#gclk                       2   out of     32    6.25%
#lclk                       0   out of     24    0.00%
#mlclk                      0   out of     12    0.00%
#ioclk                      0   out of     24    0.00%

Clock Resource Statistics
Index     ClockNet                   Type        DriverType         Driver                           ClockFanout
#1        SynClockTD$PLL/clk0_buf    UserGclk    pll                SynClockTD$PLL/pll_inst.clkc0    3723
#2        SWCLK_dup_1                UserGclk    io                 SWCLK_syn_2.di                   129


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     CLK50m         INPUT         B8        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT        R11        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        D15        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT        B17        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[3]        INPUT        E16        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[2]        INPUT        J17        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[1]        INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    keyIn[0]        INPUT        J18        LVCMOS33          N/A          PULLUP      NONE    
   LCD_BL_CTR      OUTPUT        H14        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT        A11        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT        G14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT        H16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT        G16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT        F16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT        F14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT        C14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT        F13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT        D14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT        B12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT        B13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT        C12        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT        D13        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT        A16        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT        A14        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT        A13        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT        A15        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT        B11        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        D17        LVCMOS33           8            NONE       NONE    
   buzzerOut       OUTPUT         C9        LVCMOS33           8            NONE       NONE    
   ledOut[1]       OUTPUT        K18        LVCMOS33           8            NONE       NONE    
   ledOut[0]       OUTPUT        K17        LVCMOS33           8            NONE       NONE    
     SWDIO          INOUT        B16        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                     |Module               |lut     |ripple  |seq     |eram    |dsp     |dram    |shifter |pll     |serdes  |pcie    |ddr     |
+------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                          |CortexM3             |10695   |791     |5431    |0       |3       |128     |0       |1       |0       |0       |0       |
|  AhbDtcm                    |cmsdk_ahb_to_sram    |45      |0       |49      |0       |0       |0       |0       |0       |0       |0       |0       |
|  AhbItcm                    |cmsdk_ahb_to_sram    |35      |0       |49      |0       |0       |0       |0       |0       |0       |0       |0       |
|  AhbMtx                     |AhbMtx               |93      |0       |117     |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AhbMtxInStg_0          |AhbMtxInStg          |14      |0       |25      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AhbMtxInStg_1          |AhbMtxInStg          |30      |0       |30      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AhbMtxInStg_2          |AhbMtxInStg          |25      |0       |38      |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxdecs0            |AhbMtxDecS0          |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_AhbMtx_default_slave |AhbMtx_default_slave |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxdecs1            |AhbMtxDecS1          |3       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_AhbMtx_default_slave |AhbMtx_default_slave |2       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxdecs2            |AhbMtxDecS2          |3       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_AhbMtx_default_slave |AhbMtx_default_slave |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxoutstgm0_0       |AhbMtxOutStgM0       |4       |0       |3       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb           |AhbMtxArbM0          |3       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxoutstgm1_1       |AhbMtxOutStgM1       |5       |0       |4       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb           |AhbMtxArbM1          |3       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_ahbmtxoutstgm2_2       |AhbMtxOutStgM2       |7       |0       |5       |0       |0       |0       |0       |0       |0       |0       |0       |
|      u_output_arb           |AhbMtxArbM2          |4       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|  ApbBridge                  |cmsdk_ahb_to_apb     |126     |0       |51      |0       |0       |0       |0       |0       |0       |0       |0       |
|  Buzzer                     |custom_apb_buzzer    |1       |0       |1       |0       |0       |0       |0       |0       |0       |0       |0       |
|  DTCM                       |cmsdk_fpga_sram      |240     |0       |11      |0       |0       |64      |0       |0       |0       |0       |0       |
|  ITCM                       |cmsdk_fpga_sram      |294     |0       |11      |0       |0       |64      |0       |0       |0       |0       |0       |
|  Key                        |custom_apb_key       |1       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|  LCD                        |custom_apb_lcd       |18      |0       |24      |0       |0       |0       |0       |0       |0       |0       |0       |
|  LED                        |custom_apb_led       |2       |0       |2       |0       |0       |0       |0       |0       |0       |0       |0       |
|  SynClockTD$PLL             |PLL                  |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|  Timer                      |cmsdk_apb_timer      |71      |32      |77      |0       |0       |0       |0       |0       |0       |0       |0       |
|  UART                       |cmsdk_apb_uart       |85      |16      |116     |0       |0       |0       |0       |0       |0       |0       |0       |
|  ulogic                     |cortexm3ds_logic     |9682    |743     |4919    |0       |3       |0       |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       10983  
    #2          2       4156   
    #3          3       1702   
    #4          4       1183   
    #5        5-10      3648   
    #6        11-50     1037   
    #7       51-100      93    
    #8       101-500     12    
    #9        >500       12    
  Average     3.95             

RUN-1002 : start command "export_db CortexM3_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM3_pr.db" in  5.244659s wall, 9.078125s user + 0.375000s system = 9.453125s CPU (180.2%)

RUN-1004 : used memory is 1959 MB, reserved memory is 2575 MB, peak memory is 2342 MB
RUN-1002 : start command "export_bid CortexM3_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM3.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 11 pll_pd instances.
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 13271
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 23201, pip num: 288403
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 5773
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 5477 valid insts, and 979575 bits set as '1'.
BIT-1004 : Generate file CortexM3.bit.
RUN-1003 : finish command "bitgen -bit CortexM3.bit" in  64.527262s wall, 294.703125s user + 0.562500s system = 295.265625s CPU (457.6%)

RUN-1004 : used memory is 2164 MB, reserved memory is 2670 MB, peak memory is 2342 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230720_202816.log"
RUN-1001 : Backing up run's log file succeed.
