 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: CIDER                               Date:  1-29-2023,  4:24PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
103/144 ( 72%) 654 /720  ( 91%) 300/432 ( 69%)   83 /144 ( 58%) 72 /81  ( 89%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          14/18       31/54       89/90       5/11
FB2           9/18       36/54       86/90       7/10
FB3          16/18       41/54       74/90      10/10*
FB4          11/18       43/54       87/90      10/10*
FB5          17/18       47/54       80/90      10/10*
FB6           8/18       26/54       87/90      10/10*
FB7          16/18       41/54       77/90      10/10*
FB8          12/18       35/54       74/90      10/10*
             -----       -----       -----      -----    
            103/144     300/432     654/720     72/81 

* - Resource is exhausted

** Global Control Resources **

Signal 'MEMCLK' mapped onto global clock net GCK2.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   35          35    |  I/O              :    64      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     4       4
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     72          72

** Power Data **

There are 103 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CIDER.ise'.
*************************  Summary of Mapped Logic  ************************

** 36 Outputs **

Signal                                                                                                               Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                                                                                                 Pts   Inps          No.  Type    Use     Mode Rate State
FLASH_A19                                                                                                            0     0     FB1_2   11   I/O     O       STD  SLOW 
RAMOE_n                                                                                                              7     12    FB1_12  18   I/O     O       STD  SLOW 
DQML                                                                                                                 6     7     FB1_14  19   I/O     O       STD  SLOW RESET
MEMW_n                                                                                                               3     5     FB1_15  20   I/O     O       STD  SLOW RESET
DQMH                                                                                                                 6     7     FB1_17  22   GCK/I/O O       STD  SLOW RESET
IDE_ROMEN                                                                                                            14    16    FB2_2   99   GSR/I/O O       STD  SLOW 
IOW_n                                                                                                                2     3     FB2_5   1    GTS/I/O O       STD  SLOW RESET
IDECS1_n                                                                                                             16    17    FB2_6   2    GTS/I/O O       STD  SLOW 
IDECS2_n                                                                                                             16    17    FB2_8   3    GTS/I/O O       STD  SLOW 
IDEBUF_OE                                                                                                            15    15    FB2_11  6    I/O     O       STD  SLOW 
CAS_n                                                                                                                4     5     FB3_5   24   I/O     O       STD  SLOW RESET
RAS_n                                                                                                                4     5     FB3_6   25   I/O     O       STD  SLOW RESET
CKE                                                                                                                  3     6     FB3_8   27   GCK/I/O O       STD  SLOW RESET
RAMCS_n                                                                                                              4     6     FB3_9   28   I/O     O       STD  SLOW RESET
BA<0>                                                                                                                2     5     FB3_11  29   I/O     O       STD  SLOW RESET
MA<11>                                                                                                               4     7     FB3_12  30   I/O     O       STD  SLOW RESET
BA<1>                                                                                                                2     5     FB3_14  32   I/O     O       STD  SLOW RESET
MA<9>                                                                                                                5     7     FB3_15  33   I/O     O       STD  SLOW RESET
MA<10>                                                                                                               7     7     FB3_17  34   I/O     O       STD  SLOW RESET
OVR_n                                                                                                                1     1     FB4_12  94   I/O     O       STD  SLOW 
IOR_n                                                                                                                2     2     FB4_15  96   I/O     O       STD  SLOW RESET
FLASH_CE_n                                                                                                           7     13    FB4_17  97   I/O     O       STD  SLOW 
MA<8>                                                                                                                6     8     FB5_2   35   I/O     O       STD  SLOW RESET
MA<0>                                                                                                                6     8     FB5_5   36   I/O     O       STD  SLOW RESET
MA<7>                                                                                                                6     8     FB5_6   37   I/O     O       STD  SLOW RESET
MA<1>                                                                                                                6     8     FB5_8   39   I/O     O       STD  SLOW RESET
MA<6>                                                                                                                6     8     FB5_9   40   I/O     O       STD  SLOW RESET
MA<2>                                                                                                                6     8     FB5_11  41   I/O     O       STD  SLOW RESET
MA<5>                                                                                                                7     8     FB5_12  42   I/O     O       STD  SLOW RESET
MA<3>                                                                                                                6     8     FB5_14  43   I/O     O       STD  SLOW RESET
MA<4>                                                                                                                6     8     FB5_15  46   I/O     O       STD  SLOW RESET
DTACK_n                                                                                                              1     2     FB7_11  56   I/O     O       STD  SLOW 
DBUS<13>                                                                                                             13    17    FB7_12  58   I/O     I/O     STD  SLOW 
DBUS<12>                                                                                                             2     16    FB7_14  59   I/O     I/O     STD  SLOW 
DBUS<15>                                                                                                             13    17    FB7_15  60   I/O     I/O     STD  SLOW 
DBUS<14>                                                                                                             2     16    FB7_17  61   I/O     I/O     STD  SLOW 

** 67 Buried Nodes **

Signal                                                                                                               Total Total Loc     Pwr  Reg Init
Name                                                                                                                 Pts   Inps          Mode State
SDRAM/ram_state_FSM_FFd4                                                                                             15    22    FB1_1   STD  RESET
SDRAM/ram_state_FSM_FFd3                                                                                             10    22    FB1_4   STD  RESET
z2_state_FSM_FFd1                                                                                                    4     6     FB1_5   STD  RESET
SDRAM/timer_tRFC<1>                                                                                                  3     7     FB1_6   STD  RESET
SDRAM/timer_tRFC<0>                                                                                                  4     7     FB1_7   STD  RESET
SDRAM/ram_state_FSM_FFd1                                                                                             12    18    FB1_8   STD  RESET
IDE/ds_delay<0>                                                                                                      2     3     FB1_9   STD  RESET
SDRAM/ram_state_FSM_FFd2                                                                                             14    22    FB1_11  STD  RESET
SDRAM/refreshing                                                                                                     3     6     FB1_16  STD  RESET
SDRAM/init_refreshed                                                                                                 2     9     FB2_1   STD  RESET
OVL                                                                                                                  2     11    FB2_15  STD  RESET
ram_dtack                                                                                                            4     9     FB2_16  STD  RESET
ide_dtack                                                                                                            15    15    FB2_17  STD  RESET
dtack                                                                                                                21    26    FB3_2   STD  RESET
AS_n_sync<0>                                                                                                         2     2     FB3_4   STD  RESET
SDRAM/refresh_timer<3>                                                                                               3     6     FB3_7   STD  RESET
SDRAM/refresh_timer<0>                                                                                               3     6     FB3_10  STD  RESET
SDRAM/refresh_timer<2>                                                                                               4     6     FB3_13  STD  RESET
SDRAM/refresh_timer<1>                                                                                               4     6     FB3_16  STD  RESET
SDRAM/refresh_request<0>                                                                                             2     5     FB3_18  STD  RESET
IDE/ds_delay<1>                                                                                                      2     2     FB4_1   STD  RESET
z2_state_FSM_FFd2                                                                                                    25    31    FB4_3   STD  RESET
AS_n_sync<2>                                                                                                         2     2     FB4_6   STD  RESET
AS_n_sync<1>                                                                                                         2     2     FB4_7   STD  RESET
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST                                                                                   23    27    FB4_9   STD  
$OpTx$$OpTx$FX_DC$411_INV$603                                                                                        18    22    FB4_14  STD  
AUTOCONFIG/CFGOUT                                                                                                    3     4     FB4_16  STD  RESET
RW_sync<0>                                                                                                           2     2     FB4_18  STD  RESET
autoconf_dtack                                                                                                       2     15    FB5_1   STD  RESET
SDRAM/init_done                                                                                                      2     5     FB5_4   STD  RESET
AUTOCONFIG/ram_configured                                                                                            2     26    FB5_7   STD  RESET
AUTOCONFIG/ide_configured                                                                                            2     26    FB5_10  STD  RESET
AUTOCONFIG/ctl_configured                                                                                            2     26    FB5_13  STD  RESET
AUTOCONFIG/ac_state<0>                                                                                               2     23    FB5_16  STD  RESET
AUTOCONFIG/ac_state<1>                                                                                               3     24    FB5_17  STD  RESET
autoconfig_dout<3>                                                                                                   10    27    FB5_18  STD  RESET
ControlReg/dtack                                                                                                     16    17    FB6_2   STD  RESET
ControlReg/mapext_next                                                                                               21    21    FB6_4   STD  RESET
ControlReg/maprom_next                                                                                               21    21    FB6_9   STD  RESET
maprom_en                                                                                                            2     2     FB6_11  STD  RESET

Signal                                                                                                               Total Total Loc     Pwr  Reg Init
Name                                                                                                                 Pts   Inps          Mode State
AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D  2     2     FB6_12  STD  
otherram_enabled                                                                                                     21    21    FB6_14  STD  RESET
LDS_n_sync<0>                                                                                                        2     2     FB6_16  STD  RESET
mapext_en                                                                                                            2     2     FB6_17  STD  RESET
AUTOCONFIG/ctrl_base<3>                                                                                              2     27    FB7_1   STD  RESET
autoconfig_dout<2>                                                                                                   8     27    FB7_2   STD  RESET
AUTOCONFIG/ctrl_base<0>                                                                                              2     27    FB7_3   STD  RESET
AUTOCONFIG/ide_base<0>                                                                                               3     27    FB7_4   STD  RESET
autoconfig_dout<0>                                                                                                   9     27    FB7_5   STD  RESET
AUTOCONFIG/ide_base<1>                                                                                               3     27    FB7_6   STD  RESET
AUTOCONFIG/ide_base<2>                                                                                               3     27    FB7_7   STD  RESET
AUTOCONFIG/ide_base<3>                                                                                               3     27    FB7_8   STD  RESET
AUTOCONFIG/ctrl_base<1>                                                                                              2     27    FB7_9   STD  RESET
AUTOCONFIG/ctrl_base<2>                                                                                              2     27    FB7_10  STD  RESET
autoconfig_dout<1>                                                                                                   9     27    FB7_18  STD  RESET
ctrl_dout<1>                                                                                                         20    20    FB8_2   STD  RESET
IDE/ds_delay<2>                                                                                                      2     2     FB8_4   STD  RESET
UDS_n_sync<0>                                                                                                        2     2     FB8_5   STD  RESET
SDRAM/refresh_request<1>                                                                                             2     2     FB8_6   STD  RESET
RW_sync<1>                                                                                                           2     2     FB8_7   STD  RESET
LDS_n_sync<1>                                                                                                        2     2     FB8_8   STD  RESET
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D    2     2     FB8_9   STD  
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D    2     2     FB8_10  STD  
$OpTx$FX_DC$413                                                                                                      17    16    FB8_13  STD  
ctrl_dout<3>                                                                                                         20    20    FB8_15  STD  RESET
SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT                                                             1     2     FB8_17  STD  
UDS_n_sync<1>                                                                                                        2     2     FB8_18  STD  RESET

** 36 Inputs **

Signal                                                                                                               Loc     Pin  Pin     Pin     
Name                                                                                                                         No.  Type    Use     
IORDY                                                                                                                FB2_9   4    GTS/I/O I
FLASH_BUSY_n                                                                                                         FB2_12  7    I/O     I
MEMCLK                                                                                                               FB3_2   23   GCK/I/O GCK
ADDR<4>                                                                                                              FB4_2   87   I/O     I
ADDR<3>                                                                                                              FB4_5   89   I/O     I
ADDR<1>                                                                                                              FB4_6   90   I/O     I
ADDR<2>                                                                                                              FB4_8   91   I/O     I
ADDR<6>                                                                                                              FB4_9   92   I/O     I
ADDR<5>                                                                                                              FB4_11  93   I/O     I
CFGIN_n                                                                                                              FB4_14  95   I/O     I
RAM_J1                                                                                                               FB5_17  49   I/O     I
ADDR<15>                                                                                                             FB6_2   74   I/O     I
ADDR<16>                                                                                                             FB6_5   76   I/O     I
ADDR<11>                                                                                                             FB6_6   77   I/O     I
ADDR<12>                                                                                                             FB6_8   78   I/O     I
ADDR<14>                                                                                                             FB6_9   79   I/O     I
ADDR<13>                                                                                                             FB6_11  80   I/O     I
ADDR<9>                                                                                                              FB6_12  81   I/O     I
ADDR<10>                                                                                                             FB6_14  82   I/O     I
ADDR<7>                                                                                                              FB6_15  85   I/O     I
ADDR<8>                                                                                                              FB6_17  86   I/O     I
IDEEN                                                                                                                FB7_2   50   I/O     I
UDS_n                                                                                                                FB7_5   52   I/O     I
AS_n                                                                                                                 FB7_6   53   I/O     I
RW                                                                                                                   FB7_8   54   I/O     I
LDS_n                                                                                                                FB7_9   55   I/O     I
ADDR<20>                                                                                                             FB8_2   63   I/O     I
ADDR<21>                                                                                                             FB8_5   64   I/O     I
ADDR<23>                                                                                                             FB8_6   65   I/O     I
ADDR<18>                                                                                                             FB8_8   66   I/O     I
ADDR<19>                                                                                                             FB8_9   67   I/O     I
ADDR<22>                                                                                                             FB8_11  68   I/O     I
BERR_n                                                                                                               FB8_12  70   I/O     I
ECLK                                                                                                                 FB8_14  71   I/O     I
RESET_n                                                                                                              FB8_15  72   I/O     I
ADDR<17>                                                                                                             FB8_17  73   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               31/23
Number of signals used by logic mapping into function block:  31
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SDRAM/ram_state_FSM_FFd4
                     15      10<-   0   0     FB1_1         (b)     (b)
FLASH_A19             0       0   /\4   1     FB1_2   11    I/O     O
(unused)              0       0   \/5   0     FB1_3   12    I/O     (b)
SDRAM/ram_state_FSM_FFd3
                     10       5<-   0   0     FB1_4         (b)     (b)
z2_state_FSM_FFd1     4       0   \/1   0     FB1_5   13    I/O     (b)
SDRAM/timer_tRFC<1>   3       1<- \/3   0     FB1_6   14    I/O     (b)
SDRAM/timer_tRFC<0>   4       3<- \/4   0     FB1_7         (b)     (b)
SDRAM/ram_state_FSM_FFd1
                     12       7<-   0   0     FB1_8   15    I/O     (b)
IDE/ds_delay<0>       2       0   /\3   0     FB1_9   16    I/O     (b)
(unused)              0       0   \/5   0     FB1_10        (b)     (b)
SDRAM/ram_state_FSM_FFd2
                     14       9<-   0   0     FB1_11  17    I/O     (b)
RAMOE_n               7       6<- /\4   0     FB1_12  18    I/O     O
(unused)              0       0   /\5   0     FB1_13        (b)     (b)
DQML                  6       2<- /\1   0     FB1_14  19    I/O     O
MEMW_n                3       0   /\2   0     FB1_15  20    I/O     O
SDRAM/refreshing      3       0   \/2   0     FB1_16        (b)     (b)
DQMH                  6       2<- \/1   0     FB1_17  22    GCK/I/O O
(unused)              0       0   \/5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<17>                   12: DQMH                      22: SDRAM/ram_state_FSM_FFd3 
  2: ADDR<18>                   13: DQML                      23: SDRAM/ram_state_FSM_FFd4 
  3: ADDR<19>                   14: LDS_n_sync<1>             24: SDRAM/refresh_request<1> 
  4: ADDR<20>                   15: RAM_J1                    25: SDRAM/refreshing 
  5: ADDR<21>                   16: RESET_n                   26: SDRAM/timer_tRFC<0> 
  6: ADDR<22>                   17: RW_sync<1>                27: SDRAM/timer_tRFC<1> 
  7: ADDR<23>                   18: SDRAM/init_done           28: UDS_n_sync<1> 
  8: AS_n                       19: SDRAM/init_refreshed      29: otherram_enabled 
  9: AS_n_sync<1>               20: SDRAM/ram_state_FSM_FFd1  30: z2_state_FSM_FFd1 
 10: AS_n_sync<2>               21: SDRAM/ram_state_FSM_FFd2  31: z2_state_FSM_FFd2 
 11: AUTOCONFIG/ram_configured 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SDRAM/ram_state_FSM_FFd4 
                     XXXXXXX...X...XXXX.XXXXX.XX.XXX......... 22
FLASH_A19            ........................................ 0
SDRAM/ram_state_FSM_FFd3 
                     XXXXXXX...X...XX.XXXXXXX.XX.XXX......... 22
z2_state_FSM_FFd1    ........X....X.X...........X.XX......... 6
SDRAM/timer_tRFC<1>  ...............X...XXXX..XX............. 7
SDRAM/timer_tRFC<0>  ...............X...XXXX..XX............. 7
SDRAM/ram_state_FSM_FFd1 
                     XXXXXXX...X...XX...XXXXX....XXX......... 18
IDE/ds_delay<0>      .........X...X.............X............ 3
SDRAM/ram_state_FSM_FFd2 
                     XXXXXXX...X...XXXX.XXXXX.XX.XXX......... 22
RAMOE_n              XXXXXXXX..X...XX............X........... 12
DQML                 ............XX.X...XXXX................. 7
MEMW_n               ...............X...XXXX................. 5
SDRAM/refreshing     ...............X...XXXX.X............... 6
DQMH                 ...........X...X...XXXX....X............ 7
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               36/18
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
SDRAM/init_refreshed
                      2       0   /\2   1     FB2_1         (b)     (b)
IDE_ROMEN            14       9<-   0   0     FB2_2   99    GSR/I/O O
(unused)              0       0   /\5   0     FB2_3         (b)     (b)
(unused)              0       0   /\4   1     FB2_4         (b)     (b)
IOW_n                 2       0   \/3   0     FB2_5   1     GTS/I/O O
IDECS1_n             16      11<-   0   0     FB2_6   2     GTS/I/O O
(unused)              0       0   /\5   0     FB2_7         (b)     (b)
IDECS2_n             16      14<- /\3   0     FB2_8   3     GTS/I/O O
(unused)              0       0   /\5   0     FB2_9   4     GTS/I/O I
(unused)              0       0   /\5   0     FB2_10        (b)     (b)
IDEBUF_OE            15      14<- /\4   0     FB2_11  6     I/O     O
(unused)              0       0   /\5   0     FB2_12  7     I/O     I
(unused)              0       0   /\5   0     FB2_13        (b)     (b)
(unused)              0       0   /\4   1     FB2_14  8     I/O     (b)
OVL                   2       0   \/2   1     FB2_15  9     I/O     (b)
ram_dtack             4       2<- \/3   0     FB2_16        (b)     (b)
ide_dtack            15      10<-   0   0     FB2_17  10    I/O     (b)
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<12>          13: AS_n_sync<1>               25: RW_sync<1> 
  2: ADDR<14>          14: AS_n_sync<2>               26: SDRAM/init_done 
  3: ADDR<15>          15: AUTOCONFIG/ide_base<0>     27: SDRAM/init_refreshed 
  4: ADDR<16>          16: AUTOCONFIG/ide_base<1>     28: SDRAM/ram_state_FSM_FFd1 
  5: ADDR<17>          17: AUTOCONFIG/ide_base<2>     29: SDRAM/ram_state_FSM_FFd2 
  6: ADDR<18>          18: AUTOCONFIG/ide_base<3>     30: SDRAM/ram_state_FSM_FFd3 
  7: ADDR<19>          19: AUTOCONFIG/ide_configured  31: SDRAM/ram_state_FSM_FFd4 
  8: ADDR<20>          20: IDE/ds_delay<2>            32: SDRAM/timer_tRFC<0> 
  9: ADDR<21>          21: IDEEN                      33: SDRAM/timer_tRFC<1> 
 10: ADDR<22>          22: IORDY                      34: ram_dtack 
 11: ADDR<23>          23: RESET_n                    35: z2_state_FSM_FFd1 
 12: AS_n              24: RW                         36: z2_state_FSM_FFd2 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
SDRAM/init_refreshed 
                     ......................X..XXXXXXXX....... 9
IDE_ROMEN            .XXXXXXXXXX...XXXXX.X................... 16
IOW_n                .............X.....X...X................ 3
IDECS1_n             XXXXXXXXXXX...XXXXX.X................... 17
IDECS2_n             XXXXXXXXXXX...XXXXX.X................... 17
IDEBUF_OE            ...XXXXXXXXX..XXXXX...X................. 15
OVL                  ...XXXXXXXX.X.........X.X............... 11
ram_dtack            ......................X.X..XXXX..XXX.... 9
ide_dtack            ...XXXXXXXX..XXXXXX..X.................. 15
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB3_1         (b)     (b)
dtack                21      16<-   0   0     FB3_2   23    GCK/I/O GCK
(unused)              0       0   /\5   0     FB3_3         (b)     (b)
AS_n_sync<0>          2       0   /\3   0     FB3_4         (b)     (b)
CAS_n                 4       0     0   1     FB3_5   24    I/O     O
RAS_n                 4       0     0   1     FB3_6   25    I/O     O
SDRAM/refresh_timer<3>
                      3       0     0   2     FB3_7         (b)     (b)
CKE                   3       0     0   2     FB3_8   27    GCK/I/O O
RAMCS_n               4       0     0   1     FB3_9   28    I/O     O
SDRAM/refresh_timer<0>
                      3       0     0   2     FB3_10        (b)     (b)
BA<0>                 2       0     0   3     FB3_11  29    I/O     O
MA<11>                4       0     0   1     FB3_12  30    I/O     O
SDRAM/refresh_timer<2>
                      4       0     0   1     FB3_13        (b)     (b)
BA<1>                 2       0   \/1   2     FB3_14  32    I/O     O
MA<9>                 5       1<- \/1   0     FB3_15  33    I/O     O
SDRAM/refresh_timer<1>
                      4       1<- \/2   0     FB3_16        (b)     (b)
MA<10>                7       2<-   0   0     FB3_17  34    I/O     O
SDRAM/refresh_request<0>
                      2       0   \/3   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                                                                                                             15: AUTOCONFIG/ctrl_base<2>   29: SDRAM/refresh_timer<1> 
  2: ADDR<17>                                                                                                             16: ECLK                      30: SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT 
  3: ADDR<18>                                                                                                             17: MA<10>                    31: SDRAM/refresh_timer<2> 
  4: ADDR<19>                                                                                                             18: MA<11>                    32: SDRAM/refresh_timer<3> 
  5: ADDR<20>                                                                                                             19: MA<9>                     33: autoconf_dtack 
  6: ADDR<21>                                                                                                             20: OVL                       34: dtack 
  7: ADDR<22>                                                                                                             21: RAMCS_n                   35: ide_dtack 
  8: ADDR<23>                                                                                                             22: RESET_n                   36: mapext_en 
  9: AS_n                                                                                                                 23: RW_sync<1>                37: maprom_en 
 10: AS_n_sync<1>                                                                                                         24: SDRAM/ram_state_FSM_FFd1  38: otherram_enabled 
 11: AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D  25: SDRAM/ram_state_FSM_FFd2  39: ram_dtack 
 12: AUTOCONFIG/ctl_configured                                                                                            26: SDRAM/ram_state_FSM_FFd3  40: z2_state_FSM_FFd1 
 13: AUTOCONFIG/ctrl_base<0>                                                                                              27: SDRAM/ram_state_FSM_FFd4  41: z2_state_FSM_FFd2 
 14: AUTOCONFIG/ctrl_base<1>                                                                                              28: SDRAM/refresh_timer<0>   

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
dtack                XXXXXXXX.XXXXXX....X.XX.........XXXXXXXXX......... 26
AS_n_sync<0>         ........X............X............................ 2
CAS_n                .....................X.XXXX....................... 5
RAS_n                .....................X.XXXX....................... 5
SDRAM/refresh_timer<3> 
                     ...............X...........XXXXX.................. 6
CKE                  .....................X.XX.X............XX......... 6
RAMCS_n              ....................XX.XXXX....................... 6
SDRAM/refresh_timer<0> 
                     ...............X...........XXXXX.................. 6
BA<0>                ......X..............X.XXX........................ 5
MA<11>               .....X...........X...X.XXXX....................... 7
SDRAM/refresh_timer<2> 
                     ...............X...........XXXXX.................. 6
BA<1>                .......X.............X.XXX........................ 5
MA<9>                ...X..............X..X.XXXX....................... 7
SDRAM/refresh_timer<1> 
                     ...............X...........XXXXX.................. 6
MA<10>               ....X...........X....X.XXXX....................... 7
SDRAM/refresh_request<0> 
                     .....................X.....XX.XX.................. 5
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               43/11
Number of signals used by logic mapping into function block:  43
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
IDE/ds_delay<1>       2       0   \/3   0     FB4_1         (b)     (b)
(unused)              0       0   \/5   0     FB4_2   87    I/O     I
z2_state_FSM_FFd2    25      20<-   0   0     FB4_3         (b)     (b)
(unused)              0       0   /\5   0     FB4_4         (b)     (b)
(unused)              0       0   /\5   0     FB4_5   89    I/O     I
AS_n_sync<2>          2       0   /\2   1     FB4_6   90    I/O     I
AS_n_sync<1>          2       0   \/3   0     FB4_7         (b)     (b)
(unused)              0       0   \/5   0     FB4_8   91    I/O     I
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST
                     23      18<-   0   0     FB4_9   92    I/O     I
(unused)              0       0   /\5   0     FB4_10        (b)     (b)
(unused)              0       0   /\5   0     FB4_11  93    I/O     I
OVR_n                 1       0   \/4   0     FB4_12  94    I/O     O
(unused)              0       0   \/5   0     FB4_13        (b)     (b)
$OpTx$$OpTx$FX_DC$411_INV$603
                     18      13<-   0   0     FB4_14  95    I/O     I
IOR_n                 2       1<- /\4   0     FB4_15  96    I/O     O
AUTOCONFIG/CFGOUT     3       0   /\1   1     FB4_16        (b)     (b)
FLASH_CE_n            7       2<-   0   0     FB4_17  97    I/O     O
RW_sync<0>            2       0   /\2   1     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$411_INV$603                                                                                        16: AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D  30: IDE/ds_delay<0> 
  2: ADDR<16>                                                                                                             17: AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D  31: OVL 
  3: ADDR<17>                                                                                                             18: AUTOCONFIG/ac_state<0>                                                                                             32: RAM_J1 
  4: ADDR<18>                                                                                                             19: AUTOCONFIG/ac_state<1>                                                                                             33: RESET_n 
  5: ADDR<19>                                                                                                             20: AUTOCONFIG/ctl_configured                                                                                          34: RW 
  6: ADDR<20>                                                                                                             21: AUTOCONFIG/ctrl_base<0>                                                                                            35: RW_sync<1> 
  7: ADDR<21>                                                                                                             22: AUTOCONFIG/ctrl_base<1>                                                                                            36: autoconf_dtack 
  8: ADDR<22>                                                                                                             23: AUTOCONFIG/ctrl_base<2>                                                                                            37: ide_dtack 
  9: ADDR<23>                                                                                                             24: AUTOCONFIG/ide_base<0>                                                                                             38: mapext_en 
 10: AS_n                                                                                                                 25: AUTOCONFIG/ide_base<1>                                                                                             39: maprom_en 
 11: AS_n_sync<0>                                                                                                         26: AUTOCONFIG/ide_configured                                                                                          40: otherram_enabled 
 12: AS_n_sync<1>                                                                                                         27: AUTOCONFIG/ram_configured                                                                                          41: ram_dtack 
 13: AS_n_sync<2>                                                                                                         28: CFGIN_n                                                                                                            42: z2_state_FSM_FFd1 
 14: AUTOCONFIG/CFGOUT                                                                                                    29: FLASH_A19_OBUF/FLASH_A19_OBUF_TRST                                                                                 43: z2_state_FSM_FFd2 
 15: AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
IDE/ds_delay<1>      ............X................X.................... 2
z2_state_FSM_FFd2    XXXXXXXXX...XXXXX..XXXXXXXXX..XXX.X..XX..XX....... 31
AS_n_sync<2>         ...........X....................X................. 2
AS_n_sync<1>         ..........X.....................X................. 2
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST 
                     .XXXXXXXXX...XXXX..XXXXXXXXX..XX..X..XX........... 27
OVR_n                ............................X..................... 1
$OpTx$$OpTx$FX_DC$411_INV$603 
                     .XXXXXXXX.....X....XXXX.......X...XXXXXXXX........ 22
IOR_n                ............X....................X................ 2
AUTOCONFIG/CFGOUT    ...........X.....XX.............X................. 4
FLASH_CE_n           ..XXXXXXXX....................X...X..XXX.......... 13
RW_sync<0>           ................................XX................ 2
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               47/7
Number of signals used by logic mapping into function block:  47
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
autoconf_dtack        2       0   /\3   0     FB5_1         (b)     (b)
MA<8>                 6       1<-   0   0     FB5_2   35    I/O     O
(unused)              0       0   /\1   4     FB5_3         (b)     (b)
SDRAM/init_done       2       0   \/2   1     FB5_4         (b)     (b)
MA<0>                 6       2<- \/1   0     FB5_5   36    I/O     O
MA<7>                 6       1<-   0   0     FB5_6   37    I/O     O
AUTOCONFIG/ram_configured
                      2       0   \/2   1     FB5_7         (b)     (b)
MA<1>                 6       2<- \/1   0     FB5_8   39    I/O     O
MA<6>                 6       1<-   0   0     FB5_9   40    I/O     O
AUTOCONFIG/ide_configured
                      2       0   \/1   2     FB5_10        (b)     (b)
MA<2>                 6       1<-   0   0     FB5_11  41    I/O     O
MA<5>                 7       2<-   0   0     FB5_12  42    I/O     O
AUTOCONFIG/ctl_configured
                      2       0   /\2   1     FB5_13        (b)     (b)
MA<3>                 6       1<-   0   0     FB5_14  43    I/O     O
MA<4>                 6       2<- /\1   0     FB5_15  46    I/O     O
AUTOCONFIG/ac_state<0>
                      2       0   /\2   1     FB5_16        (b)     (b)
AUTOCONFIG/ac_state<1>
                      3       0   \/2   0     FB5_17  49    I/O     I
autoconfig_dout<3>   10       5<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<10>          17: ADDR<3>                 33: MA<5> 
  2: ADDR<11>          18: ADDR<4>                 34: MA<6> 
  3: ADDR<12>          19: ADDR<5>                 35: MA<7> 
  4: ADDR<13>          20: ADDR<6>                 36: MA<8> 
  5: ADDR<14>          21: ADDR<7>                 37: RAM_J1 
  6: ADDR<15>          22: ADDR<8>                 38: RESET_n 
  7: ADDR<16>          23: ADDR<9>                 39: RW_sync<1> 
  8: ADDR<17>          24: AUTOCONFIG/CFGOUT       40: SDRAM/ram_state_FSM_FFd1 
  9: ADDR<18>          25: AUTOCONFIG/ac_state<0>  41: SDRAM/ram_state_FSM_FFd2 
 10: ADDR<19>          26: AUTOCONFIG/ac_state<1>  42: SDRAM/ram_state_FSM_FFd3 
 11: ADDR<1>           27: CFGIN_n                 43: SDRAM/ram_state_FSM_FFd4 
 12: ADDR<20>          28: MA<0>                   44: autoconf_dtack 
 13: ADDR<21>          29: MA<1>                   45: autoconfig_dout<3> 
 14: ADDR<22>          30: MA<2>                   46: z2_state_FSM_FFd1 
 15: ADDR<23>          31: MA<3>                   47: z2_state_FSM_FFd2 
 16: ADDR<2>           32: MA<4>                  

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
autoconf_dtack       ......XXXX.XXXX........X..X.........XX.....X.XX... 15
MA<8>                ........X.............X............X.X.XXXX....... 8
SDRAM/init_done      .....................................X.XXXX....... 5
MA<0>                X.........X................X.........X.XXXX....... 8
MA<7>                .......X.............X............X..X.XXXX....... 8
AUTOCONFIG/ram_configured 
                     ......XXXXXXXXXXXXXXXX.XXXX.........XXX....X.XX... 26
MA<1>                .X.............X............X........X.XXXX....... 8
MA<6>                ......X.............X............X...X.XXXX....... 8
AUTOCONFIG/ide_configured 
                     ......XXXXXXXXXXXXXXXX.XXXX.........XXX....X.XX... 26
MA<2>                ..X.............X............X.......X.XXXX....... 8
MA<5>                .....X.............X............X....X.XXXX....... 8
AUTOCONFIG/ctl_configured 
                     ......XXXXXXXXXXXXXXXX.XXXX.........XXX....X.XX... 26
MA<3>                ...X.............X............X......X.XXXX....... 8
MA<4>                ....X.............X............X.....X.XXXX....... 8
AUTOCONFIG/ac_state<0> 
                     ......XXXXXXXXX.XXXXXX.X..X.........XXX....X.XX... 23
AUTOCONFIG/ac_state<1> 
                     ......XXXXXXXXX.XXXXXX.XX.X.........XXX....X.XX... 24
autoconfig_dout<3>   ......XXXXXXXXXXXXXXXX.XXXX.........XXX....XXXX... 27
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               26/28
Number of signals used by logic mapping into function block:  26
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB6_1         (b)     (b)
ControlReg/dtack     16      12<- \/1   0     FB6_2   74    I/O     I
(unused)              0       0   \/5   0     FB6_3         (b)     (b)
ControlReg/mapext_next
                     21      16<-   0   0     FB6_4         (b)     (b)
(unused)              0       0   /\5   0     FB6_5   76    I/O     I
(unused)              0       0   /\5   0     FB6_6   77    I/O     I
(unused)              0       0   \/5   0     FB6_7         (b)     (b)
(unused)              0       0   \/5   0     FB6_8   78    I/O     I
ControlReg/maprom_next
                     21      16<-   0   0     FB6_9   79    I/O     I
(unused)              0       0   /\5   0     FB6_10        (b)     (b)
maprom_en             2       0   /\1   2     FB6_11  80    I/O     I
AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
                      2       0   \/3   0     FB6_12  81    I/O     I
(unused)              0       0   \/5   0     FB6_13        (b)     (b)
otherram_enabled     21      16<-   0   0     FB6_14  82    I/O     I
(unused)              0       0   /\5   0     FB6_15  85    I/O     I
LDS_n_sync<0>         2       0   /\3   0     FB6_16        (b)     (b)
mapext_en             2       0   \/2   1     FB6_17  86    I/O     I
(unused)              0       0   \/5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                   10: AUTOCONFIG/ctrl_base<0>  19: DBUS<14>.PIN 
  2: ADDR<17>                   11: AUTOCONFIG/ctrl_base<1>  20: DBUS<13>.PIN 
  3: ADDR<18>                   12: AUTOCONFIG/ctrl_base<2>  21: DBUS<12>.PIN 
  4: ADDR<19>                   13: AUTOCONFIG/ctrl_base<3>  22: RESET_n 
  5: ADDR<20>                   14: ControlReg/dtack         23: RW_sync<1> 
  6: ADDR<21>                   15: ControlReg/mapext_next   24: otherram_enabled 
  7: ADDR<22>                   16: ControlReg/maprom_next   25: z2_state_FSM_FFd1 
  8: ADDR<23>                   17: LDS_n                    26: z2_state_FSM_FFd2 
  9: AUTOCONFIG/ctl_configured  18: DBUS<15>.PIN            

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ControlReg/dtack     XXXXXXXXXXXXXX.......X..XX.............. 17
ControlReg/mapext_next 
                     XXXXXXXXXXXXXXX...X.XXX.XX.............. 21
ControlReg/maprom_next 
                     XXXXXXXXXXXXXX.X.X..XXX.XX.............. 21
maprom_en            ...............X.....X.................. 2
AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D 
                     ...X........X........................... 2
otherram_enabled     XXXXXXXXXXXXXX.....XXXXXXX.............. 21
LDS_n_sync<0>        ................X....X.................. 2
mapext_en            ..............X......X.................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               41/13
Number of signals used by logic mapping into function block:  41
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
AUTOCONFIG/ctrl_base<3>
                      2       0   /\1   2     FB7_1         (b)     (b)
autoconfig_dout<2>    8       3<-   0   0     FB7_2   50    I/O     I
AUTOCONFIG/ctrl_base<0>
                      2       0   /\3   0     FB7_3         (b)     (b)
AUTOCONFIG/ide_base<0>
                      3       0   \/2   0     FB7_4         (b)     (b)
autoconfig_dout<0>    9       4<-   0   0     FB7_5   52    I/O     I
AUTOCONFIG/ide_base<1>
                      3       0   /\2   0     FB7_6   53    I/O     I
AUTOCONFIG/ide_base<2>
                      3       0     0   2     FB7_7         (b)     (b)
AUTOCONFIG/ide_base<3>
                      3       0     0   2     FB7_8   54    I/O     I
AUTOCONFIG/ctrl_base<1>
                      2       0     0   3     FB7_9   55    I/O     I
AUTOCONFIG/ctrl_base<2>
                      2       0     0   3     FB7_10        (b)     (b)
DTACK_n               1       0   \/4   0     FB7_11  56    I/O     O
DBUS<13>             13       8<-   0   0     FB7_12  58    I/O     I/O
(unused)              0       0   /\4   1     FB7_13        (b)     (b)
DBUS<12>              2       0   \/3   0     FB7_14  59    I/O     I/O
DBUS<15>             13       8<-   0   0     FB7_15  60    I/O     I/O
(unused)              0       0   /\5   0     FB7_16        (b)     (b)
DBUS<14>              2       0   \/3   0     FB7_17  61    I/O     I/O
autoconfig_dout<1>    9       4<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$413   15: ADDR<6>                             29: RW 
  2: ADDR<16>          16: ADDR<7>                             30: RW_sync<1> 
  3: ADDR<17>          17: ADDR<8>                             31: UDS_n 
  4: ADDR<18>          18: AUTOCONFIG/CFGOUT                   32: autoconf_dtack 
  5: ADDR<19>          19: AUTOCONFIG/ac_state<0>              33: autoconfig_dout<0> 
  6: ADDR<1>           20: AUTOCONFIG/ac_state<1>              34: autoconfig_dout<1> 
  7: ADDR<20>          21: CFGIN_n                             35: autoconfig_dout<2> 
  8: ADDR<21>          22: FLASH_A19_OBUF/FLASH_A19_OBUF_TRST  36: autoconfig_dout<3> 
  9: ADDR<22>          23: DBUS<15>.PIN                        37: ctrl_dout<1> 
 10: ADDR<23>          24: DBUS<14>.PIN                        38: ctrl_dout<3> 
 11: ADDR<2>           25: DBUS<13>.PIN                        39: dtack 
 12: ADDR<3>           26: DBUS<12>.PIN                        40: z2_state_FSM_FFd1 
 13: ADDR<4>           27: RAM_J1                              41: z2_state_FSM_FFd2 
 14: ADDR<5>           28: RESET_n                            

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
AUTOCONFIG/ctrl_base<3> 
                     .XXXXXXXXXXXXXXXXXXXX.X...XX.X.X.......XX......... 27
autoconfig_dout<2>   .XXXXXXXXXXXXXXXXXXXX.....XX.X.X..X....XX......... 27
AUTOCONFIG/ctrl_base<0> 
                     .XXXXXXXXXXXXXXXXXXXX....XXX.X.X.......XX......... 27
AUTOCONFIG/ide_base<0> 
                     .XXXXXXXXXXXXXXXXXXXX....XXX.X.X.......XX......... 27
autoconfig_dout<0>   .XXXXXXXXXXXXXXXXXXXX.....XX.X.XX......XX......... 27
AUTOCONFIG/ide_base<1> 
                     .XXXXXXXXXXXXXXXXXXXX...X.XX.X.X.......XX......... 27
AUTOCONFIG/ide_base<2> 
                     .XXXXXXXXXXXXXXXXXXXX..X..XX.X.X.......XX......... 27
AUTOCONFIG/ide_base<3> 
                     .XXXXXXXXXXXXXXXXXXXX.X...XX.X.X.......XX......... 27
AUTOCONFIG/ctrl_base<1> 
                     .XXXXXXXXXXXXXXXXXXXX...X.XX.X.X.......XX......... 27
AUTOCONFIG/ctrl_base<2> 
                     .XXXXXXXXXXXXXXXXXXXX..X..XX.X.X.......XX......... 27
DTACK_n              .....................X................X........... 2
DBUS<13>             XXXXX.XXXX.......X..X.....XXX.X..X..X............. 17
DBUS<12>             XXXXX.XXXX.......X..X.....XXX.X.X................. 16
DBUS<15>             XXXXX.XXXX.......X..X.....XXX.X....X.X............ 17
DBUS<14>             XXXXX.XXXX.......X..X.....XXX.X...X............... 16
autoconfig_dout<1>   .XXXXXXXXXXXXXXXXXXXX.....XX.X.X.X.....XX......... 27
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               35/19
Number of signals used by logic mapping into function block:  35
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB8_1         (b)     (b)
ctrl_dout<1>         20      15<-   0   0     FB8_2   63    I/O     I
(unused)              0       0   /\5   0     FB8_3         (b)     (b)
IDE/ds_delay<2>       2       0   /\2   1     FB8_4         (b)     (b)
UDS_n_sync<0>         2       0     0   3     FB8_5   64    I/O     I
SDRAM/refresh_request<1>
                      2       0     0   3     FB8_6   65    I/O     I
RW_sync<1>            2       0     0   3     FB8_7         (b)     (b)
LDS_n_sync<1>         2       0     0   3     FB8_8   66    I/O     I
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
                      2       0     0   3     FB8_9   67    I/O     I
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D
                      2       0   \/3   0     FB8_10        (b)     (b)
(unused)              0       0   \/5   0     FB8_11  68    I/O     I
(unused)              0       0   \/5   0     FB8_12  70    I/O     I
$OpTx$FX_DC$413      17      13<- \/1   0     FB8_13        (b)     (b)
(unused)              0       0   \/5   0     FB8_14  71    I/O     I
ctrl_dout<3>         20      15<-   0   0     FB8_15  72    I/O     I
(unused)              0       0   /\5   0     FB8_16        (b)     (b)
SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT
                      1       0   /\4   0     FB8_17  73    I/O     I
UDS_n_sync<1>         2       0   \/3   0     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                   13: AUTOCONFIG/ctrl_base<1>  25: RW_sync<0> 
  2: ADDR<17>                   14: AUTOCONFIG/ctrl_base<2>  26: RW_sync<1> 
  3: ADDR<18>                   15: AUTOCONFIG/ctrl_base<3>  27: SDRAM/refresh_request<0> 
  4: ADDR<19>                   16: AUTOCONFIG/ide_base<2>   28: SDRAM/refreshing 
  5: ADDR<20>                   17: AUTOCONFIG/ide_base<3>   29: UDS_n 
  6: ADDR<21>                   18: CFGIN_n                  30: UDS_n_sync<0> 
  7: ADDR<22>                   19: ControlReg/dtack         31: ctrl_dout<1> 
  8: ADDR<23>                   20: FLASH_BUSY_n             32: ctrl_dout<3> 
  9: AS_n_sync<2>               21: IDE/ds_delay<1>          33: otherram_enabled 
 10: AUTOCONFIG/CFGOUT          22: LDS_n_sync<0>            34: z2_state_FSM_FFd1 
 11: AUTOCONFIG/ctl_configured  23: RAM_J1                   35: z2_state_FSM_FFd2 
 12: AUTOCONFIG/ctrl_base<0>    24: RESET_n                 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
ctrl_dout<1>         XXXXXXXX..XXXXX...X....X.X....X.XXX..... 20
IDE/ds_delay<2>      ........X...........X................... 2
UDS_n_sync<0>        .......................X....X........... 2
SDRAM/refresh_request<1> 
                     .......................X..X............. 2
RW_sync<1>           .......................XX............... 2
LDS_n_sync<1>        .....................X.X................ 2
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D 
                     ...X............X....................... 2
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D 
                     ..X............X........................ 2
$OpTx$FX_DC$413      XXXXXXXX.XXXXXX..X....X................. 16
ctrl_dout<3>         XXXXXXXX..XXXXX...XX...X.X.....X.XX..... 20
SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT 
                     .......................X...X............ 2
UDS_n_sync<1>        .......................X.....X.......... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$$OpTx$FX_DC$411_INV$603 = z2_state_FSM_FFd1 & autoconf_dtack
	# z2_state_FSM_FFd1 & ram_dtack
	# z2_state_FSM_FFd1 & ide_dtack
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!otherram_enabled & !ADDR<22> & z2_state_FSM_FFd1
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<19> & !ADDR<22> & z2_state_FSM_FFd1
;Imported pterms FB4_13
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<18> & !ADDR<22> & z2_state_FSM_FFd1
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<17> & !ADDR<22> & z2_state_FSM_FFd1
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & mapext_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	z2_state_FSM_FFd1 & RW_sync<1> & OVL & maprom_en
;Imported pterms FB4_12
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB4_15
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D;    

$OpTx$FX_DC$413 = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/CFGOUT & !CFGIN_n
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
;Imported pterms FB8_12
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
;Imported pterms FB8_11
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
;Imported pterms FB8_10
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>;    

AS_n_sync<0>.D = AS_n;
   AS_n_sync<0>.CLK = MEMCLK;	// GCK
   AS_n_sync<0>.AP = !RESET_n;    

AS_n_sync<1>.D = AS_n_sync<0>;
   AS_n_sync<1>.CLK = MEMCLK;	// GCK
   AS_n_sync<1>.AP = !RESET_n;    

AS_n_sync<2>.D = AS_n_sync<1>;
   AS_n_sync<2>.CLK = MEMCLK;	// GCK
   AS_n_sync<2>.AP = !RESET_n;    

!AUTOCONFIG/CFGOUT.D = AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1>;
   AUTOCONFIG/CFGOUT.CLK = AS_n_sync<1>;
   AUTOCONFIG/CFGOUT.AP = !RESET_n;    

AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D = AUTOCONFIG/ctrl_base<3>
	$ ADDR<19>;    

AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D = AUTOCONFIG/ide_base<2>
	$ ADDR<18>;    

AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D = AUTOCONFIG/ide_base<3>
	$ ADDR<19>;    

AUTOCONFIG/ac_state<0>.T = Vcc;
   AUTOCONFIG/ac_state<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<0>.AR = !RESET_n;
   AUTOCONFIG/ac_state<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<4> & ADDR<6> & ADDR<3> & !ADDR<1> & RAM_J1 & 
	ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & 
	!autoconf_dtack & z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !CFGIN_n;    

AUTOCONFIG/ac_state<1>.T = AUTOCONFIG/ac_state<0>;
   AUTOCONFIG/ac_state<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<1>.AR = !RESET_n;
   AUTOCONFIG/ac_state<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<4> & ADDR<6> & ADDR<3> & !ADDR<1> & RAM_J1 & 
	ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & 
	!autoconf_dtack & z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !CFGIN_n;    

AUTOCONFIG/ctl_configured.D = Vcc;
   AUTOCONFIG/ctl_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctl_configured.AR = !RESET_n;
   AUTOCONFIG/ctl_configured.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ctrl_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ctrl_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ctrl_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ctrl_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ctrl_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ctrl_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<2>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ctrl_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ctrl_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<3>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ide_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<0>.AR = !RESET_n;
   AUTOCONFIG/ide_base<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ide_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<1>.AR = !RESET_n;
   AUTOCONFIG/ide_base<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ide_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<2>.AR = !RESET_n;
   AUTOCONFIG/ide_base<2>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ide_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<3>.AR = !RESET_n;
   AUTOCONFIG/ide_base<3>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_configured.AR = !RESET_n;
   AUTOCONFIG/ide_configured.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

AUTOCONFIG/ram_configured.D = Vcc;
   AUTOCONFIG/ram_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ram_configured.AR = !RESET_n;
   AUTOCONFIG/ram_configured.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & !ADDR<1> & RAM_J1 & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & !ADDR<2> & !CFGIN_n;    

BA<0>.D = ADDR<22>;
   BA<0>.CLK = MEMCLK;	// GCK
   BA<0>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

BA<1>.D = ADDR<23>;
   BA<1>.CLK = MEMCLK;	// GCK
   BA<1>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

!CAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4;
   CAS_n.CLK = MEMCLK;	// GCK
   CAS_n.CE = RESET_n;    

CKE.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2;
   CKE.CLK = MEMCLK;	// GCK
   CKE.AP = !RESET_n;
   CKE.CE = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4;    

!ControlReg/dtack.T = !ADDR<21> & !ControlReg/dtack
	# !ADDR<20> & !ControlReg/dtack
	# !ControlReg/dtack & !AUTOCONFIG/ctl_configured
;Imported pterms FB6_1
	# !ADDR<23> & !ControlReg/dtack
	# !ADDR<22> & !ControlReg/dtack
	# !z2_state_FSM_FFd1 & !ControlReg/dtack
	# !z2_state_FSM_FFd2 & !ControlReg/dtack
	# ADDR<16> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<0>
;Imported pterms FB6_18
	# ADDR<18> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<2>
	# !ADDR<18> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<1>
	# !ADDR<16> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<0>
;Imported pterms FB6_17
	# ADDR<19> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<3>;
   ControlReg/dtack.CLK = MEMCLK;	// GCK
   ControlReg/dtack.AR = !RESET_n;    

!ControlReg/mapext_next.T = DBUS<12>.PIN & ControlReg/mapext_next
	# !DBUS<12>.PIN & !ControlReg/mapext_next
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB6_3
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB6_2
	# !z2_state_FSM_FFd1
;Imported pterms FB6_5
	# !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !z2_state_FSM_FFd2
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB6_6
	# !RESET_n
	# !DBUS<14>.PIN
	# !ADDR<22>
	# RW_sync<1>
	# ControlReg/dtack;
   ControlReg/mapext_next.CLK = MEMCLK;	// GCK    

!ControlReg/maprom_next.T = DBUS<12>.PIN & ControlReg/maprom_next
	# !DBUS<12>.PIN & !ControlReg/maprom_next
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB6_8
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB6_7
	# !RESET_n
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# RW_sync<1>
	# ControlReg/dtack
;Imported pterms FB6_10
	# !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !z2_state_FSM_FFd2
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB6_11
	# !DBUS<15>.PIN;
   ControlReg/maprom_next.CLK = MEMCLK;	// GCK    

DBUS<12> = ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & RAM_J1 & 
	ADDR<22> & !ADDR<16> & AUTOCONFIG/CFGOUT & !CFGIN_n;
   DBUS<12>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$413;    

DBUS<13> = !ADDR<21> & ctrl_dout<1>
	# !ADDR<19> & ctrl_dout<1>
	# !RAM_J1 & ctrl_dout<1>
	# !AUTOCONFIG/CFGOUT & ctrl_dout<1>
;Imported pterms FB7_11
	# ADDR<20> & ctrl_dout<1>
	# ADDR<18> & ctrl_dout<1>
	# ADDR<17> & ctrl_dout<1>
	# ADDR<16> & ctrl_dout<1>
;Imported pterms FB7_13
	# !ADDR<23> & ctrl_dout<1>
	# !ADDR<22> & ctrl_dout<1>
	# ctrl_dout<1> & CFGIN_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<1> & ADDR<19> & !ADDR<18> & !ADDR<17> & RAM_J1 & 
	ADDR<22> & !ADDR<16> & AUTOCONFIG/CFGOUT & !CFGIN_n;
   DBUS<13>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$413;    

DBUS<14> = ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<2> & ADDR<19> & !ADDR<18> & !ADDR<17> & RAM_J1 & 
	ADDR<22> & !ADDR<16> & AUTOCONFIG/CFGOUT & !CFGIN_n;
   DBUS<14>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$413;    

DBUS<15> = !ADDR<21> & ctrl_dout<3>
	# !ADDR<19> & ctrl_dout<3>
	# !RAM_J1 & ctrl_dout<3>
	# !AUTOCONFIG/CFGOUT & ctrl_dout<3>
;Imported pterms FB7_14
	# ADDR<20> & ctrl_dout<3>
	# ADDR<18> & ctrl_dout<3>
	# ADDR<16> & ctrl_dout<3>
;Imported pterms FB7_16
	# !ADDR<23> & ctrl_dout<3>
	# ADDR<17> & ctrl_dout<3>
	# !ADDR<22> & ctrl_dout<3>
	# ctrl_dout<3> & CFGIN_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & RAM_J1 & 
	ADDR<22> & !ADDR<16> & AUTOCONFIG/CFGOUT & !CFGIN_n;
   DBUS<15>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$413;    

DQMH.D = DQMH & SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & UDS_n_sync<1>
;Imported pterms FB1_16
	# DQMH & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# DQMH & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4;
   DQMH.CLK = MEMCLK;	// GCK
   DQMH.AP = !RESET_n;    

DQML.D = DQML & SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & LDS_n_sync<1>
;Imported pterms FB1_15
	# DQML & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# DQML & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4;
   DQML.CLK = MEMCLK;	// GCK
   DQML.AP = !RESET_n;    

DTACK_n = Gnd;
   DTACK_n.OE = dtack & FLASH_A19_OBUF/FLASH_A19_OBUF_TRST;    

FLASH_A19 = Gnd;    

FLASH_A19_OBUF/FLASH_A19_OBUF_TRST = AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<21> & !ADDR<19> & !ADDR<22>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & !ADDR<16> & 
	AUTOCONFIG/CFGOUT & !AS_n & !CFGIN_n
;Imported pterms FB4_8
	# ADDR<23> & ADDR<21> & !ADDR<20> & !ADDR<22>
	# ADDR<23> & ADDR<21> & !ADDR<18> & !ADDR<22>
	# ADDR<23> & ADDR<21> & !ADDR<17> & !ADDR<22>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	mapext_en
	# ADDR<23> & !ADDR<21> & !ADDR<19> & RAM_J1 & 
	ADDR<22>
;Imported pterms FB4_7
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB4_10
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RAM_J1 & 
	ADDR<22>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & maprom_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	RW_sync<1> & OVL & maprom_en
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & ADDR<17> & ADDR<16> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & ADDR<17> & !ADDR<16> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB4_11
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D;    

!FLASH_CE_n = ADDR<23> & ADDR<21> & !ADDR<20> & 
	!otherram_enabled & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<19> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<18> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<17> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & !AS_n & maprom_en
;Imported pterms FB4_18
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<22> & !AS_n & mapext_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	RW_sync<1> & OVL & !AS_n & maprom_en;    

!IDE/ds_delay<0>.D = LDS_n_sync<1> & UDS_n_sync<1>;
   IDE/ds_delay<0>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<0>.AR = AS_n_sync<2>;    

IDE/ds_delay<1>.D = IDE/ds_delay<0>;
   IDE/ds_delay<1>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<1>.AR = AS_n_sync<2>;    

IDE/ds_delay<2>.D = IDE/ds_delay<1>;
   IDE/ds_delay<2>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<2>.AR = AS_n_sync<2>;    

IDEBUF_OE = !AUTOCONFIG/ide_configured
;Imported pterms FB2_12
	# !ADDR<23>
	# !ADDR<21>
	# ADDR<20>
	# !RESET_n
	# !ADDR<22>
;Imported pterms FB2_13
	# AS_n
	# AUTOCONFIG/ide_base<0> & !ADDR<16>
	# !AUTOCONFIG/ide_base<0> & ADDR<16>
	# AUTOCONFIG/ide_base<1> & !ADDR<17>
	# !AUTOCONFIG/ide_base<1> & ADDR<17>
;Imported pterms FB2_14
	# AUTOCONFIG/ide_base<2> & !ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<18>
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>;    

!IDECS1_n = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
;Imported pterms FB2_5
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
;Imported pterms FB2_7
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
;Imported pterms FB2_8
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & !ADDR<12>;    

!IDECS2_n = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
;Imported pterms FB2_9
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
;Imported pterms FB2_10
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
;Imported pterms FB2_11
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & IDEEN & !ADDR<15> & 
	!ADDR<14> & ADDR<12>;    

IDE_ROMEN = !ADDR<23>
	# !ADDR<21>
	# ADDR<20>
	# !ADDR<22>
	# !AUTOCONFIG/ide_configured
;Imported pterms FB2_3
	# AUTOCONFIG/ide_base<0> & !ADDR<16>
	# !AUTOCONFIG/ide_base<0> & ADDR<16>
	# AUTOCONFIG/ide_base<1> & !ADDR<17>
	# !AUTOCONFIG/ide_base<1> & ADDR<17>
	# !AUTOCONFIG/ide_base<2> & ADDR<18>
;Imported pterms FB2_4
	# AUTOCONFIG/ide_base<2> & !ADDR<18>
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>
	# IDEEN & !ADDR<15> & !ADDR<14>;    

IOR_n.D = ;Imported pterms FB4_16
	  !RW;
   IOR_n.CLK = MEMCLK;	// GCK
   IOR_n.AP = AS_n_sync<2>;    

!IOW_n.D = !IDE/ds_delay<2> & !RW;
   IOW_n.CLK = MEMCLK;	// GCK
   IOW_n.AP = AS_n_sync<2>;    

LDS_n_sync<0>.D = LDS_n;
   LDS_n_sync<0>.CLK = MEMCLK;	// GCK
   LDS_n_sync<0>.AP = !RESET_n;    

LDS_n_sync<1>.D = LDS_n_sync<0>;
   LDS_n_sync<1>.CLK = MEMCLK;	// GCK
   LDS_n_sync<1>.AP = !RESET_n;    

MA<0>.D = MA<0> & SDRAM/ram_state_FSM_FFd3
	# ADDR<1> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<0> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_4
	# ADDR<1> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<10>;
   MA<0>.CLK = MEMCLK;	// GCK
   MA<0>.CE = RESET_n;    

MA<1>.D = MA<1> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<2>
	# MA<1> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_7
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<2>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<11>;
   MA<1>.CLK = MEMCLK;	// GCK
   MA<1>.CE = RESET_n;    

MA<2>.D = MA<2> & SDRAM/ram_state_FSM_FFd3
	# ADDR<3> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<2> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<12>
;Imported pterms FB5_10
	# ADDR<3> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<2>.CLK = MEMCLK;	// GCK
   MA<2>.CE = RESET_n;    

MA<3>.D = MA<3> & SDRAM/ram_state_FSM_FFd3
	# ADDR<4> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<3> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<13>
;Imported pterms FB5_15
	# ADDR<4> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<3>.CLK = MEMCLK;	// GCK
   MA<3>.CE = RESET_n;    

MA<4>.D = MA<4> & SDRAM/ram_state_FSM_FFd3
	# ADDR<5> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<4> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_16
	# ADDR<5> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<14>;
   MA<4>.CLK = MEMCLK;	// GCK
   MA<4>.CE = RESET_n;    

MA<5>.D = MA<5> & SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_13
	# MA<5> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<15>;
   MA<5>.CLK = MEMCLK;	// GCK
   MA<5>.CE = RESET_n;    

MA<6>.D = MA<6> & SDRAM/ram_state_FSM_FFd3
	# ADDR<7> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<16> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<6> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_8
	# ADDR<7> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<6>.CLK = MEMCLK;	// GCK
   MA<6>.CE = RESET_n;    

MA<7>.D = MA<7> & SDRAM/ram_state_FSM_FFd3
	# ADDR<8> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<17> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<7> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_5
	# ADDR<8> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<7>.CLK = MEMCLK;	// GCK
   MA<7>.CE = RESET_n;    

MA<8>.D = MA<8> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<9>
	# ADDR<18> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<8> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<9>;
   MA<8>.CLK = MEMCLK;	// GCK
   MA<8>.CE = RESET_n;    

MA<9>.D = MA<9> & SDRAM/ram_state_FSM_FFd3
	# ADDR<19> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
;Imported pterms FB3_14
	# MA<9> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<9>.CLK = MEMCLK;	// GCK
   MA<9>.CE = RESET_n;    

MA<10>.D = MA<10> & !SDRAM/ram_state_FSM_FFd2
	# MA<10> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
;Imported pterms FB3_16
	# ADDR<20> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MA<10>.CLK = MEMCLK;	// GCK
   MA<10>.CE = RESET_n;    

MA<11>.D = MA<11> & SDRAM/ram_state_FSM_FFd3
	# ADDR<21> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<11> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<11>.CLK = MEMCLK;	// GCK
   MA<11>.CE = RESET_n;    

!MEMW_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MEMW_n.CLK = MEMCLK;	// GCK
   MEMW_n.CE = RESET_n;    

OVL.D = Gnd;
   OVL.CLK = MEMCLK;	// GCK
   OVL.AP = !RESET_n;
   OVL.CE = ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & !ADDR<22> & ADDR<16> & !RW_sync<1> & 
	!AS_n_sync<1>;    

OVR_n = Gnd;
   OVR_n.OE = FLASH_A19_OBUF/FLASH_A19_OBUF_TRST;    

RAMCS_n.T = RAMCS_n & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
	# !RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAMCS_n.CLK = MEMCLK;	// GCK
   RAMCS_n.AP = !RESET_n;    

!RAMOE_n = RESET_n & AUTOCONFIG/ram_configured & !AS_n
;Imported pterms FB1_13
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	otherram_enabled & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & RESET_n & 
	otherram_enabled & !ADDR<19> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & RESET_n & 
	otherram_enabled & !ADDR<18> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & RESET_n & 
	otherram_enabled & !ADDR<17> & !ADDR<22> & !AS_n
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RESET_n & 
	RAM_J1 & ADDR<22> & !AS_n
;Imported pterms FB1_14
	# ADDR<23> & !ADDR<21> & RESET_n & !ADDR<19> & 
	RAM_J1 & ADDR<22> & !AS_n;    

!RAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAS_n.CLK = MEMCLK;	// GCK
   RAS_n.CE = RESET_n;    

RW_sync<0>.D = RW;
   RW_sync<0>.CLK = MEMCLK;	// GCK
   RW_sync<0>.AP = !RESET_n;    

RW_sync<1>.D = RW_sync<0>;
   RW_sync<1>.CLK = MEMCLK;	// GCK
   RW_sync<1>.AP = !RESET_n;    

SDRAM/init_done.D = Vcc;
   SDRAM/init_done.CLK = MEMCLK;	// GCK
   SDRAM/init_done.AR = !RESET_n;
   SDRAM/init_done.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;    

SDRAM/init_refreshed.D = Vcc;
   SDRAM/init_refreshed.CLK = MEMCLK;	// GCK
   SDRAM/init_refreshed.AR = !RESET_n;
   SDRAM/init_refreshed.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & !SDRAM/init_refreshed;    

SDRAM/ram_state_FSM_FFd1.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2
;Imported pterms FB1_7
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	otherram_enabled & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<19> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<18> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
;Imported pterms FB1_9
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<17> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RAM_J1 & 
	ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<21> & !ADDR<19> & RAM_J1 & 
	ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>;
   SDRAM/ram_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd1.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd2.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd1
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & RW_sync<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd2
;Imported pterms FB1_10
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# !ADDR<23> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & SDRAM/init_done & 
	!SDRAM/timer_tRFC<0>
	# ADDR<21> & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# !ADDR<21> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
;Imported pterms FB1_12
	# !otherram_enabled & !ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !AUTOCONFIG/ram_configured
	# !RAM_J1 & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# ADDR<20> & ADDR<19> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !AUTOCONFIG/ram_configured
	# ADDR<20> & ADDR<19> & ADDR<18> & ADDR<17> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !AUTOCONFIG/ram_configured;
   SDRAM/ram_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd2.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd3.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	AUTOCONFIG/ram_configured
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & SDRAM/init_refreshed
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	otherram_enabled & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
;Imported pterms FB1_3
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<19> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<18> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<17> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RAM_J1 & 
	ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<21> & !ADDR<19> & RAM_J1 & 
	ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>;
   SDRAM/ram_state_FSM_FFd3.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd3.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd4.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/refresh_request<1>
;Imported pterms FB1_2
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<19> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<18> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<17> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RAM_J1 & 
	ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
;Imported pterms FB1_18
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & 
	AUTOCONFIG/ram_configured
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & 
	!SDRAM/init_done & !SDRAM/timer_tRFC<0>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	otherram_enabled & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
;Imported pterms FB1_17
	# ADDR<23> & !ADDR<21> & !ADDR<19> & RAM_J1 & 
	ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2;
   SDRAM/ram_state_FSM_FFd4.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd4.AR = !RESET_n;    

SDRAM/refresh_request<0>.D = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_request<0>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<0>.AR = !RESET_n;    

SDRAM/refresh_request<1>.D = SDRAM/refresh_request<0>;
   SDRAM/refresh_request<1>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<1>.AR = !RESET_n;    

!SDRAM/refresh_timer<0>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<0>.CLK = ECLK;
   SDRAM/refresh_timer<0>.AR = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT = RESET_n & !SDRAM/refreshing;    

!SDRAM/refresh_timer<1>.T = SDRAM/refresh_timer<0>
;Imported pterms FB3_15
	# !SDRAM/refresh_timer<1> & !SDRAM/refresh_timer<2> & 
	!SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<1>.CLK = ECLK;
   SDRAM/refresh_timer<1>.AR = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refresh_timer<2>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<2>
	# !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<2>.CLK = ECLK;
   SDRAM/refresh_timer<2>.AP = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refresh_timer<3>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<3>.CLK = ECLK;
   SDRAM/refresh_timer<3>.AR = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refreshing.T = SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & SDRAM/refreshing
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/refreshing;
   SDRAM/refreshing.CLK = MEMCLK;	// GCK
   SDRAM/refreshing.CE = RESET_n;    

SDRAM/timer_tRFC<0>.T = ;Imported pterms FB1_6
	  SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<0>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<0>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<0>.CE = RESET_n;    

SDRAM/timer_tRFC<1>.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1>
;Imported pterms FB1_5
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1> & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<1>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<1>.CE = RESET_n;    

UDS_n_sync<0>.D = UDS_n;
   UDS_n_sync<0>.CLK = MEMCLK;	// GCK
   UDS_n_sync<0>.AP = !RESET_n;    

UDS_n_sync<1>.D = UDS_n_sync<0>;
   UDS_n_sync<1>.CLK = MEMCLK;	// GCK
   UDS_n_sync<1>.AP = !RESET_n;    

autoconf_dtack.D = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !CFGIN_n;
   autoconf_dtack.CLK = MEMCLK;	// GCK
   autoconf_dtack.AR = !RESET_n;    

!autoconfig_dout<0>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<1>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
;Imported pterms FB7_4
	# AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & !ADDR<3> & ADDR<1> & ADDR<2>
	# !AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>
;Imported pterms FB7_6
	# !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<1> & !ADDR<2>
	# AUTOCONFIG/ac_state<1> & !autoconfig_dout<0> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<1> & !ADDR<2>;
   autoconfig_dout<0>.CLK = MEMCLK;	// GCK
   autoconfig_dout<0>.AR = !RESET_n;
   autoconfig_dout<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !CFGIN_n;    

!autoconfig_dout<1>.D = AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & !ADDR<3> & ADDR<1>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<1>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
;Imported pterms FB7_1
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>
;Imported pterms FB7_17
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<3> & ADDR<1> & !ADDR<2>
	# AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>
	# !AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>;
   autoconfig_dout<1>.CLK = MEMCLK;	// GCK
   autoconfig_dout<1>.AR = !RESET_n;
   autoconfig_dout<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !CFGIN_n;    

!autoconfig_dout<2>.D = !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !autoconfig_dout<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
;Imported pterms FB7_3
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<3> & ADDR<1> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<3> & !ADDR<1> & ADDR<2>;
   autoconfig_dout<2>.CLK = MEMCLK;	// GCK
   autoconfig_dout<2>.AR = !RESET_n;
   autoconfig_dout<2>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !CFGIN_n;    

!autoconfig_dout<3>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<1>
	# !AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<4> & !ADDR<6> & ADDR<3> & 
	!ADDR<1> & !ADDR<2>
;Imported pterms FB5_1
	# !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & ADDR<5> & !ADDR<4> & 
	!ADDR<6> & ADDR<3> & !ADDR<1> & !ADDR<2>
;Imported pterms FB5_17
	# !autoconfig_dout<3> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>;
   autoconfig_dout<3>.CLK = MEMCLK;	// GCK
   autoconfig_dout<3>.AR = !RESET_n;
   autoconfig_dout<3>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !CFGIN_n;    

!ctrl_dout<1>.T = !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !RW_sync<1>
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB8_1
	# !RESET_n
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# !z2_state_FSM_FFd2
	# ControlReg/dtack
;Imported pterms FB8_18
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB8_3
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB8_4
	# otherram_enabled & ctrl_dout<1>
	# !otherram_enabled & !ctrl_dout<1>;
   ctrl_dout<1>.CLK = MEMCLK;	// GCK    

!ctrl_dout<3>.T = !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !RW_sync<1>
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB8_14
	# !RESET_n
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# !z2_state_FSM_FFd2
	# ControlReg/dtack
;Imported pterms FB8_13
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB8_16
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB8_17
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# FLASH_BUSY_n & ctrl_dout<3>
	# !FLASH_BUSY_n & !ctrl_dout<3>;
   ctrl_dout<3>.CLK = MEMCLK;	// GCK    

dtack.D = z2_state_FSM_FFd2 & dtack
	# z2_state_FSM_FFd1 & autoconf_dtack & 
	z2_state_FSM_FFd2
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ram_dtack
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ide_dtack
;Imported pterms FB3_1
	# z2_state_FSM_FFd1 & !AS_n_sync<1> & dtack
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!otherram_enabled & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<19> & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<18> & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<17> & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
;Imported pterms FB3_18
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB3_3
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	mapext_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	z2_state_FSM_FFd1 & RW_sync<1> & z2_state_FSM_FFd2 & OVL & 
	maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB3_4
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D;
   dtack.CLK = MEMCLK;	// GCK
   dtack.AR = !RESET_n;    

!ide_dtack.D = !ADDR<23>
	# !ADDR<21>
	# ADDR<20>
	# !AUTOCONFIG/ide_configured
;Imported pterms FB2_16
	# !ADDR<22>
	# !IORDY
	# !AUTOCONFIG/ide_base<0> & ADDR<16>
;Imported pterms FB2_18
	# AUTOCONFIG/ide_base<0> & !ADDR<16>
	# AUTOCONFIG/ide_base<1> & !ADDR<17>
	# !AUTOCONFIG/ide_base<1> & ADDR<17>
	# AUTOCONFIG/ide_base<2> & !ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<18>
;Imported pterms FB2_1
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>;
   ide_dtack.CLK = MEMCLK;	// GCK
   ide_dtack.AR = AS_n_sync<2>;    

mapext_en.D = Gnd;
   mapext_en.CLK = Gnd;
   mapext_en.AP = !RESET_n & ControlReg/mapext_next;
   mapext_en.AR = !RESET_n & !ControlReg/mapext_next;    

maprom_en.D = Gnd;
   maprom_en.CLK = Gnd;
   maprom_en.AP = !RESET_n & ControlReg/maprom_next;
   maprom_en.AR = !RESET_n & !ControlReg/maprom_next;    

!otherram_enabled.T = otherram_enabled & DBUS<12>.PIN
	# !otherram_enabled & !DBUS<12>.PIN
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
;Imported pterms FB6_13
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB6_12
	# !z2_state_FSM_FFd1
	# RW_sync<1>
	# !z2_state_FSM_FFd2
;Imported pterms FB6_15
	# !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !AUTOCONFIG/ctl_configured
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
;Imported pterms FB6_16
	# !DBUS<13>.PIN
	# !ADDR<22>
	# ControlReg/dtack;
   otherram_enabled.CLK = MEMCLK;	// GCK
   otherram_enabled.AR = !RESET_n;    

ram_dtack.T = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & ram_dtack
;Imported pterms FB2_15
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & RW_sync<1> & 
	!ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ram_dtack;
   ram_dtack.CLK = MEMCLK;	// GCK
   ram_dtack.AR = !RESET_n;    

!z2_state_FSM_FFd1.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd2 & AS_n_sync<1>
	# !z2_state_FSM_FFd1 & LDS_n_sync<1> & 
	UDS_n_sync<1>;
   z2_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd1.AR = !RESET_n;    

z2_state_FSM_FFd2.D = z2_state_FSM_FFd2 & !$OpTx$$OpTx$FX_DC$411_INV$603
	# ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & RAM_J1 & !ADDR<16> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & AUTOCONFIG/CFGOUT & !CFGIN_n
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	!ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB4_2
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<21> & !ADDR<20> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & !ADDR<19> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & !ADDR<18> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & !ADDR<17> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
;Imported pterms FB4_1
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & ADDR<17> & ADDR<16> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !ADDR<17> & ADDR<16> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & ADDR<17> & !ADDR<16> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB4_4
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & mapext_en
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RAM_J1 & 
	ADDR<22> & !z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & !ADDR<21> & !ADDR<19> & RAM_J1 & 
	ADDR<22> & !z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & maprom_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & RW_sync<1> & !AS_n_sync<2> & OVL & maprom_en
;Imported pterms FB4_5
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !ADDR<17> & !ADDR<16> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0000_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<18> & 
	!ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB4_6
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<18> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<2> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0001_D;
   z2_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd2.AR = !RESET_n;    

******************************  Device Pin Out *****************************

Device : XC95144XL-10-TQ100


   --------------------------------------------------  
  /100 98  96  94  92  90  88  86  84  82  80  78  76  \
 |   99  97  95  93  91  89  87  85  83  81  79  77    |
 | 1                                               75  | 
 | 2                                               74  | 
 | 3                                               73  | 
 | 4                                               72  | 
 | 5                                               71  | 
 | 6                                               70  | 
 | 7                                               69  | 
 | 8                                               68  | 
 | 9                                               67  | 
 | 10                                              66  | 
 | 11                                              65  | 
 | 12                                              64  | 
 | 13              XC95144XL-10-TQ100              63  | 
 | 14                                              62  | 
 | 15                                              61  | 
 | 16                                              60  | 
 | 17                                              59  | 
 | 18                                              58  | 
 | 19                                              57  | 
 | 20                                              56  | 
 | 21                                              55  | 
 | 22                                              54  | 
 | 23                                              53  | 
 | 24                                              52  | 
 | 25                                              51  | 
 |   27  29  31  33  35  37  39  41  43  45  47  49    |
  \26  28  30  32  34  36  38  40  42  44  46  48  50  /
   --------------------------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 IOW_n                            51 VCC                           
  2 IDECS1_n                         52 UDS_n                         
  3 IDECS2_n                         53 AS_n                          
  4 IORDY                            54 RW                            
  5 VCC                              55 LDS_n                         
  6 IDEBUF_OE                        56 DTACK_n                       
  7 FLASH_BUSY_n                     57 VCC                           
  8 KPR                              58 DBUS<13>                      
  9 KPR                              59 DBUS<12>                      
 10 KPR                              60 DBUS<15>                      
 11 FLASH_A19                        61 DBUS<14>                      
 12 KPR                              62 GND                           
 13 KPR                              63 ADDR<20>                      
 14 KPR                              64 ADDR<21>                      
 15 KPR                              65 ADDR<23>                      
 16 KPR                              66 ADDR<18>                      
 17 KPR                              67 ADDR<19>                      
 18 RAMOE_n                          68 ADDR<22>                      
 19 DQML                             69 GND                           
 20 MEMW_n                           70 BERR_n                        
 21 GND                              71 ECLK                          
 22 DQMH                             72 RESET_n                       
 23 MEMCLK                           73 ADDR<17>                      
 24 CAS_n                            74 ADDR<15>                      
 25 RAS_n                            75 GND                           
 26 VCC                              76 ADDR<16>                      
 27 CKE                              77 ADDR<11>                      
 28 RAMCS_n                          78 ADDR<12>                      
 29 BA<0>                            79 ADDR<14>                      
 30 MA<11>                           80 ADDR<13>                      
 31 GND                              81 ADDR<9>                       
 32 BA<1>                            82 ADDR<10>                      
 33 MA<9>                            83 TDO                           
 34 MA<10>                           84 GND                           
 35 MA<8>                            85 ADDR<7>                       
 36 MA<0>                            86 ADDR<8>                       
 37 MA<7>                            87 ADDR<4>                       
 38 VCC                              88 VCC                           
 39 MA<1>                            89 ADDR<3>                       
 40 MA<6>                            90 ADDR<1>                       
 41 MA<2>                            91 ADDR<2>                       
 42 MA<5>                            92 ADDR<6>                       
 43 MA<3>                            93 ADDR<5>                       
 44 GND                              94 OVR_n                         
 45 TDI                              95 CFGIN_n                       
 46 MA<4>                            96 IOR_n                         
 47 TMS                              97 FLASH_CE_n                    
 48 TCK                              98 VCC                           
 49 RAM_J1                           99 IDE_ROMEN                     
 50 IDEEN                           100 GND                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XL-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : ON
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
