<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top_modul.twx top_modul.ncd -o top_modul.twr top_modul.pcf
-ucf list1.ucf

</twCmdLine><twDesign>top_modul.ncd</twDesign><twDesignPath>top_modul.ncd</twDesignPath><twPCF>top_modul.pcf</twPCF><twPcfPath>top_modul.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="pq208"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>18793</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3463</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>24.672</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point sync_t5min/front_1us_0 (SLICE_X43Y76.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.292</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_5</twSrc><twDest BELType="FF">sync_t5min/front_1us_0</twDest><twTotPathDel>1.542</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MF1US_controlCLK/sch64_5</twSrc><twDest BELType='FF'>sync_t5min/front_1us_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="18.750">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/sch64_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y76.BY</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.594</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y76.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>sync_t5min/front_1us&lt;1&gt;</twComp><twBEL>sync_t5min/front_1us_0</twBEL></twPathDel><twLogDel>0.948</twLogDel><twRouteDel>0.594</twRouteDel><twTotDel>1.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_upr1/data_in_5 (SLICE_X22Y59.F3), 6 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.556</twSlack><twSrc BELType="FF">spi_upr1/front_clk_spi_0</twSrc><twDest BELType="FF">spi_upr1/data_in_5</twDest><twTotPathDel>11.439</twTotPathDel><twClkSkew dest = "0.091" src = "0.096">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>spi_upr1/front_clk_spi_0</twSrc><twDest BELType='FF'>spi_upr1/data_in_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X18Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;1&gt;</twComp><twBEL>spi_upr1/front_clk_spi_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>spi_TOBM/N26</twComp><twBEL>spi_upr1/sch_cmp_eq00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>spi_CMND/data_in_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>spi_upr1/data_in&lt;9&gt;</twComp><twBEL>spi_upr1/sch_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>spi_upr1/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>spi_upr1/data_in&lt;5&gt;</twComp><twBEL>spi_upr1/data_in_mux0000&lt;5&gt;1</twBEL><twBEL>spi_upr1/data_in_5</twBEL></twPathDel><twLogDel>3.007</twLogDel><twRouteDel>8.432</twRouteDel><twTotDel>11.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.021</twSlack><twSrc BELType="FF">spi_upr1/front_clk_spi_1</twSrc><twDest BELType="FF">spi_upr1/data_in_5</twDest><twTotPathDel>10.974</twTotPathDel><twClkSkew dest = "0.091" src = "0.096">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>spi_upr1/front_clk_spi_1</twSrc><twDest BELType='FF'>spi_upr1/data_in_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X18Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;1&gt;</twComp><twBEL>spi_upr1/front_clk_spi_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>spi_TOBM/N26</twComp><twBEL>spi_upr1/sch_cmp_eq00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>spi_CMND/data_in_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>spi_upr1/data_in&lt;9&gt;</twComp><twBEL>spi_upr1/sch_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>spi_upr1/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>spi_upr1/data_in&lt;5&gt;</twComp><twBEL>spi_upr1/data_in_mux0000&lt;5&gt;1</twBEL><twBEL>spi_upr1/data_in_5</twBEL></twPathDel><twLogDel>2.947</twLogDel><twRouteDel>8.027</twRouteDel><twTotDel>10.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.579</twSlack><twSrc BELType="FF">spi_upr1/front_clk_spi_2</twSrc><twDest BELType="FF">spi_upr1/data_in_5</twDest><twTotPathDel>10.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>spi_upr1/front_clk_spi_2</twSrc><twDest BELType='FF'>spi_upr1/data_in_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;2&gt;</twComp><twBEL>spi_upr1/front_clk_spi_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>spi_TOBM/N26</twComp><twBEL>spi_upr1/sch_cmp_eq00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>spi_CMND/data_in_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>spi_upr1/data_in&lt;9&gt;</twComp><twBEL>spi_upr1/sch_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>spi_upr1/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>spi_upr1/data_in&lt;5&gt;</twComp><twBEL>spi_upr1/data_in_mux0000&lt;5&gt;1</twBEL><twBEL>spi_upr1/data_in_5</twBEL></twPathDel><twLogDel>2.942</twLogDel><twRouteDel>7.479</twRouteDel><twTotDel>10.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_upr1/data_in_4 (SLICE_X22Y59.G3), 6 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.556</twSlack><twSrc BELType="FF">spi_upr1/front_clk_spi_0</twSrc><twDest BELType="FF">spi_upr1/data_in_4</twDest><twTotPathDel>11.439</twTotPathDel><twClkSkew dest = "0.091" src = "0.096">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>spi_upr1/front_clk_spi_0</twSrc><twDest BELType='FF'>spi_upr1/data_in_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X18Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;1&gt;</twComp><twBEL>spi_upr1/front_clk_spi_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.G1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.446</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>spi_TOBM/N26</twComp><twBEL>spi_upr1/sch_cmp_eq00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>spi_CMND/data_in_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>spi_upr1/data_in&lt;9&gt;</twComp><twBEL>spi_upr1/sch_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>spi_upr1/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>spi_upr1/data_in&lt;5&gt;</twComp><twBEL>spi_upr1/data_in_mux0000&lt;4&gt;1</twBEL><twBEL>spi_upr1/data_in_4</twBEL></twPathDel><twLogDel>3.007</twLogDel><twRouteDel>8.432</twRouteDel><twTotDel>11.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.021</twSlack><twSrc BELType="FF">spi_upr1/front_clk_spi_1</twSrc><twDest BELType="FF">spi_upr1/data_in_4</twDest><twTotPathDel>10.974</twTotPathDel><twClkSkew dest = "0.091" src = "0.096">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>spi_upr1/front_clk_spi_1</twSrc><twDest BELType='FF'>spi_upr1/data_in_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X18Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X18Y21.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;1&gt;</twComp><twBEL>spi_upr1/front_clk_spi_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.041</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>spi_TOBM/N26</twComp><twBEL>spi_upr1/sch_cmp_eq00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>spi_CMND/data_in_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>spi_upr1/data_in&lt;9&gt;</twComp><twBEL>spi_upr1/sch_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>spi_upr1/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>spi_upr1/data_in&lt;5&gt;</twComp><twBEL>spi_upr1/data_in_mux0000&lt;4&gt;1</twBEL><twBEL>spi_upr1/data_in_4</twBEL></twPathDel><twLogDel>2.947</twLogDel><twRouteDel>8.027</twRouteDel><twTotDel>10.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>9.579</twSlack><twSrc BELType="FF">spi_upr1/front_clk_spi_2</twSrc><twDest BELType="FF">spi_upr1/data_in_4</twDest><twTotPathDel>10.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>spi_upr1/front_clk_spi_2</twSrc><twDest BELType='FF'>spi_upr1/data_in_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X21Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X21Y23.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;2&gt;</twComp><twBEL>spi_upr1/front_clk_spi_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.493</twDelInfo><twComp>spi_upr1/front_clk_spi&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>spi_TOBM/N26</twComp><twBEL>spi_upr1/sch_cmp_eq00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>74</twFanCnt><twDelInfo twEdge="twRising">2.428</twDelInfo><twComp>spi_CMND/data_in_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>spi_upr1/data_in&lt;9&gt;</twComp><twBEL>spi_upr1/sch_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>spi_upr1/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y59.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>spi_upr1/data_in&lt;5&gt;</twComp><twBEL>spi_upr1/data_in_mux0000&lt;4&gt;1</twBEL><twBEL>spi_upr1/data_in_4</twBEL></twPathDel><twLogDel>2.942</twLogDel><twRouteDel>7.479</twRouteDel><twTotDel>10.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_test/reg_out_23 (SLICE_X17Y2.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">spi_test/reg_out_22</twSrc><twDest BELType="FF">spi_test/reg_out_23</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>spi_test/reg_out_22</twSrc><twDest BELType='FF'>spi_test/reg_out_23</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>spi_test/reg_out&lt;23&gt;</twComp><twBEL>spi_test/reg_out_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y2.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>spi_test/reg_out&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>spi_test/reg_out&lt;23&gt;</twComp><twBEL>spi_test/reg_out_23</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_test/reg_out_19 (SLICE_X15Y1.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.927</twSlack><twSrc BELType="FF">spi_test/reg_out_18</twSrc><twDest BELType="FF">spi_test/reg_out_19</twDest><twTotPathDel>0.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>spi_test/reg_out_18</twSrc><twDest BELType='FF'>spi_test/reg_out_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X15Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X15Y1.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>spi_test/reg_out&lt;19&gt;</twComp><twBEL>spi_test/reg_out_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y1.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>spi_test/reg_out&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y1.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>spi_test/reg_out&lt;19&gt;</twComp><twBEL>spi_test/reg_out_19</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.364</twRouteDel><twTotDel>0.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point spi_test/reg_out_16 (SLICE_X15Y0.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.936</twSlack><twSrc BELType="FF">spi_test/reg_out_15</twSrc><twDest BELType="FF">spi_test/reg_out_16</twDest><twTotPathDel>0.943</twTotPathDel><twClkSkew dest = "0.032" src = "0.025">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>spi_test/reg_out_15</twSrc><twDest BELType='FF'>spi_test/reg_out_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>spi_test/reg_out&lt;15&gt;</twComp><twBEL>spi_test/reg_out_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y0.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>spi_test/reg_out&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y0.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>spi_test/reg_out&lt;16&gt;</twComp><twBEL>spi_test/reg_out_16</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.377</twRouteDel><twTotDel>0.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">OUT_REZERV_KONTR_3_3V3_OBUF</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="28"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="29" type="MINPERIOD" name="Tdcmpfx" slack="3.183" period="6.250" constraintValue="6.250" deviceLimit="3.067" freqLimit="326.052" physResource="dcm1/DCM_SP_INST/CLKFX" logResource="dcm1/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y1.CLKFX" clockNet="dcm1/CLKFX_BUF"/><twPinLimit anchorID="30" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="dcm1/DCM_SP_INST/CLKIN" logResource="dcm1/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="OUT_REZERV_KONTR_3_3V3_OBUF1"/><twPinLimit anchorID="31" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="dcm1/DCM_SP_INST/CLKIN" logResource="dcm1/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y1.CLKIN" clockNet="OUT_REZERV_KONTR_3_3V3_OBUF1"/></twPinLimitRpt></twConst><twConst anchorID="32" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_MF1US_controlCLK_sch64_01 = PERIOD &quot;MF1US_controlCLK/sch64_01&quot; 14 ns HIGH 50%;" ScopeName="">TS_MF1US_controlCLK_sch64_01 = PERIOD TIMEGRP &quot;MF1US_controlCLK/sch64_01&quot; 14         ns HIGH 50%;</twConstName><twItemCnt>81385</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2121</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.528</twMinPer></twConstHead><twPathRptBanner iPaths="183" iCriticalPaths="0" sType="EndPoint">Paths for end point MFI/TNC_rg_19 (SLICE_X51Y60.CE), 183 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">MFI/CMND_rg_0</twSrc><twDest BELType="FF">MFI/TNC_rg_19</twDest><twTotPathDel>13.517</twTotPathDel><twClkSkew dest = "0.077" src = "0.088">0.011</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_0</twSrc><twDest BELType='FF'>MFI/TNC_rg_19</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X22Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>MFI/CMND_rg&lt;16&gt;</twComp><twBEL>MFI/CMND_rg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>MFI/CMND_rg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNC_rg&lt;19&gt;</twComp><twBEL>MFI/TNC_rg_19</twBEL></twPathDel><twLogDel>7.059</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>13.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.550</twSlack><twSrc BELType="FF">MFI/CMND_rg_29</twSrc><twDest BELType="FF">MFI/TNC_rg_19</twDest><twTotPathDel>13.437</twTotPathDel><twClkSkew dest = "0.077" src = "0.090">0.013</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_29</twSrc><twDest BELType='FF'>MFI/TNC_rg_19</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp><twBEL>MFI/CMND_rg_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>MFI/CMND_rg&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNC_rg&lt;19&gt;</twComp><twBEL>MFI/TNC_rg_19</twBEL></twPathDel><twLogDel>6.994</twLogDel><twRouteDel>6.443</twRouteDel><twTotDel>13.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">MFI/CMND_rg_30</twSrc><twDest BELType="FF">MFI/TNC_rg_19</twDest><twTotPathDel>13.417</twTotPathDel><twClkSkew dest = "0.077" src = "0.090">0.013</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_30</twSrc><twDest BELType='FF'>MFI/TNC_rg_19</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp><twBEL>MFI/CMND_rg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNC_rg&lt;19&gt;</twComp><twBEL>MFI/TNC_rg_19</twBEL></twPathDel><twLogDel>6.998</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>13.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="183" iCriticalPaths="0" sType="EndPoint">Paths for end point MFI/TNC_rg_18 (SLICE_X51Y60.CE), 183 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.472</twSlack><twSrc BELType="FF">MFI/CMND_rg_0</twSrc><twDest BELType="FF">MFI/TNC_rg_18</twDest><twTotPathDel>13.517</twTotPathDel><twClkSkew dest = "0.077" src = "0.088">0.011</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_0</twSrc><twDest BELType='FF'>MFI/TNC_rg_18</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X22Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>MFI/CMND_rg&lt;16&gt;</twComp><twBEL>MFI/CMND_rg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>MFI/CMND_rg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNC_rg&lt;19&gt;</twComp><twBEL>MFI/TNC_rg_18</twBEL></twPathDel><twLogDel>7.059</twLogDel><twRouteDel>6.458</twRouteDel><twTotDel>13.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.550</twSlack><twSrc BELType="FF">MFI/CMND_rg_29</twSrc><twDest BELType="FF">MFI/TNC_rg_18</twDest><twTotPathDel>13.437</twTotPathDel><twClkSkew dest = "0.077" src = "0.090">0.013</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_29</twSrc><twDest BELType='FF'>MFI/TNC_rg_18</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp><twBEL>MFI/CMND_rg_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>MFI/CMND_rg&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNC_rg&lt;19&gt;</twComp><twBEL>MFI/TNC_rg_18</twBEL></twPathDel><twLogDel>6.994</twLogDel><twRouteDel>6.443</twRouteDel><twTotDel>13.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">MFI/CMND_rg_30</twSrc><twDest BELType="FF">MFI/TNC_rg_18</twDest><twTotPathDel>13.417</twTotPathDel><twClkSkew dest = "0.077" src = "0.090">0.013</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_30</twSrc><twDest BELType='FF'>MFI/TNC_rg_18</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp><twBEL>MFI/CMND_rg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y61.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N163</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y61.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp><twBEL>MFI/TNC_rg_not0002</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.434</twDelInfo><twComp>MFI/TNC_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNC_rg&lt;19&gt;</twComp><twBEL>MFI/TNC_rg_18</twBEL></twPathDel><twLogDel>6.998</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>13.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="158" iCriticalPaths="0" sType="EndPoint">Paths for end point MFI/TNP_rg_13 (SLICE_X40Y30.CE), 158 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.498</twSlack><twSrc BELType="FF">MFI/CMND_rg_0</twSrc><twDest BELType="FF">MFI/TNP_rg_13</twDest><twTotPathDel>13.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_0</twSrc><twDest BELType='FF'>MFI/TNP_rg_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X22Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X22Y65.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>MFI/CMND_rg&lt;16&gt;</twComp><twBEL>MFI/CMND_rg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>MFI/CMND_rg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNP_rg_not0002</twComp><twBEL>MFI/TNP_rg_not000233</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.122</twDelInfo><twComp>MFI/TNP_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNP_rg&lt;13&gt;</twComp><twBEL>MFI/TNP_rg_13</twBEL></twPathDel><twLogDel>6.300</twLogDel><twRouteDel>7.202</twRouteDel><twTotDel>13.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.578</twSlack><twSrc BELType="FF">MFI/CMND_rg_29</twSrc><twDest BELType="FF">MFI/TNP_rg_13</twDest><twTotPathDel>13.422</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_29</twSrc><twDest BELType='FF'>MFI/TNP_rg_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp><twBEL>MFI/CMND_rg_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>MFI/CMND_rg&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNP_rg_not0002</twComp><twBEL>MFI/TNP_rg_not000233</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.122</twDelInfo><twComp>MFI/TNP_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNP_rg&lt;13&gt;</twComp><twBEL>MFI/TNP_rg_13</twBEL></twPathDel><twLogDel>6.235</twLogDel><twRouteDel>7.187</twRouteDel><twTotDel>13.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.598</twSlack><twSrc BELType="FF">MFI/CMND_rg_30</twSrc><twDest BELType="FF">MFI/TNP_rg_13</twDest><twTotPathDel>13.402</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>14.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/CMND_rg_30</twSrc><twDest BELType='FF'>MFI/TNP_rg_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X23Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X23Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp><twBEL>MFI/CMND_rg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>MFI/CMND_rg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y67.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N180</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/N261</twComp><twBEL>MFI/TNO_rg_cmp_eq00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>MFI/N261</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y67.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>N234</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y67.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp><twBEL>MFI/TNO_rg_cmp_eq0003</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>MFI/TNO_rg_cmp_eq0003</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/CMND_rg_or0001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">0.106</twDelInfo><twComp>MFI/CMND_rg_or0001</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MFI/flag_RESET_time</twComp><twBEL>MFI/TKI_rg_not000231</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.F2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>MFI/N29</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MFI/TNP_rg_not0002</twComp><twBEL>MFI/TNP_rg_not000233</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y30.CE</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.122</twDelInfo><twComp>MFI/TNP_rg_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y30.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.555</twDelInfo><twComp>MFI/TNP_rg&lt;13&gt;</twComp><twBEL>MFI/TNP_rg_13</twBEL></twPathDel><twLogDel>6.239</twLogDel><twRouteDel>7.163</twRouteDel><twTotDel>13.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MF1US_controlCLK_sch64_01 = PERIOD TIMEGRP &quot;MF1US_controlCLK/sch64_01&quot; 14
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MFI/tick2_3 (SLICE_X44Y50.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.049</twSlack><twSrc BELType="FF">MFI/tick2_2</twSrc><twDest BELType="FF">MFI/tick2_3</twDest><twTotPathDel>1.043</twTotPathDel><twClkSkew dest = "0.034" src = "0.040">0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/tick2_2</twSrc><twDest BELType='FF'>MFI/tick2_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y51.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>MFI/tick2&lt;2&gt;</twComp><twBEL>MFI/tick2_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y50.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.417</twDelInfo><twComp>MFI/tick2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y50.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>MFI/tick2&lt;3&gt;</twComp><twBEL>MFI/tick2_3</twBEL></twPathDel><twLogDel>0.626</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>1.043</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MFI/sync_reg_2 (SLICE_X42Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.063</twSlack><twSrc BELType="FF">MFI/sync_reg_1</twSrc><twDest BELType="FF">MFI/sync_reg_2</twDest><twTotPathDel>1.063</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/sync_reg_1</twSrc><twDest BELType='FF'>MFI/sync_reg_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>MFI/sync_reg&lt;2&gt;</twComp><twBEL>MFI/sync_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>MFI/sync_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>MFI/sync_reg&lt;2&gt;</twComp><twBEL>MFI/sync_reg_2</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>1.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MFI/tick2_2 (SLICE_X42Y51.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.069</twSlack><twSrc BELType="FF">MFI/tick2_1</twSrc><twDest BELType="FF">MFI/tick2_2</twDest><twTotPathDel>1.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MFI/tick2_1</twSrc><twDest BELType='FF'>MFI/tick2_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.522</twDelInfo><twComp>MFI/tick2&lt;2&gt;</twComp><twBEL>MFI/tick2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>MFI/tick2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y51.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>MFI/tick2&lt;2&gt;</twComp><twBEL>MFI/tick2_2</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>1.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.000">MF1US_controlCLK/sch64&lt;0&gt;</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="57"><twPinLimitBanner>Component Switching Limit Checks: TS_MF1US_controlCLK_sch64_01 = PERIOD TIMEGRP &quot;MF1US_controlCLK/sch64_01&quot; 14
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="58" type="MINLOWPULSE" name="Twpl" slack="11.986" period="14.000" constraintValue="7.000" deviceLimit="1.007" physResource="MFI/sync_reg&lt;2&gt;/CLK" logResource="MFI/Mshreg_sync_reg_1/SRL16E/WS" locationPin="SLICE_X42Y54.CLK" clockNet="MF1US_controlCLK/sch64&lt;0&gt;"/><twPinLimit anchorID="59" type="MINHIGHPULSE" name="Twph" slack="11.986" period="14.000" constraintValue="7.000" deviceLimit="1.007" physResource="MFI/sync_reg&lt;2&gt;/CLK" logResource="MFI/Mshreg_sync_reg_1/SRL16E/WS" locationPin="SLICE_X42Y54.CLK" clockNet="MF1US_controlCLK/sch64&lt;0&gt;"/><twPinLimit anchorID="60" type="MINPERIOD" name="Tcp" slack="11.986" period="14.000" constraintValue="14.000" deviceLimit="2.014" freqLimit="496.524" physResource="MFI/sync_reg&lt;2&gt;/CLK" logResource="MFI/Mshreg_sync_reg_1/SRL16E/WS" locationPin="SLICE_X42Y54.CLK" clockNet="MF1US_controlCLK/sch64&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="61" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_dcm1_CLKFX_BUF = PERIOD TIMEGRP &quot;dcm1_CLKFX_BUF&quot; TS_clk / 3.2 HIGH 50%;</twConstName><twItemCnt>21</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.475</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point MF1US_controlCLK/sch64_5 (SLICE_X43Y74.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.775</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_0</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_5</twDest><twTotPathDel>3.474</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_0</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_lut&lt;0&gt;_INV_0</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;0&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;5&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_5</twBEL></twPathDel><twLogDel>2.873</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>3.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>82.7</twPctLog><twPctRoute>17.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.032</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_3</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_5</twDest><twTotPathDel>3.217</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_3</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/sch64_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/sch64&lt;3&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;5&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_5</twBEL></twPathDel><twLogDel>2.590</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>3.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>80.5</twPctLog><twPctRoute>19.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.109</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_1</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_5</twDest><twTotPathDel>3.140</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_1</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64&lt;1&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;5&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_5</twBEL></twPathDel><twLogDel>2.708</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>3.140</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>86.2</twPctLog><twPctRoute>13.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point MF1US_controlCLK/sch64_3 (SLICE_X43Y73.CIN), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.894</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_0</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_3</twDest><twTotPathDel>3.356</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_0</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_lut&lt;0&gt;_INV_0</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;0&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;3&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_3</twBEL></twPathDel><twLogDel>2.755</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>3.356</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>82.1</twPctLog><twPctRoute>17.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.228</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_1</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_3</twDest><twTotPathDel>3.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_1</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64&lt;1&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;3&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_3</twBEL></twPathDel><twLogDel>2.590</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>3.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>85.7</twPctLog><twPctRoute>14.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point MF1US_controlCLK/sch64_4 (SLICE_X43Y74.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.182</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_0</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_4</twDest><twTotPathDel>3.067</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_0</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_lut&lt;0&gt;_INV_0</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;0&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_4</twBEL></twPathDel><twLogDel>2.466</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>3.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>80.4</twPctLog><twPctRoute>19.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.439</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_3</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_4</twDest><twTotPathDel>2.810</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_3</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y73.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/sch64_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/sch64&lt;3&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_4</twBEL></twPathDel><twLogDel>2.183</twLogDel><twRouteDel>0.627</twRouteDel><twTotDel>2.810</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.516</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_1</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_4</twDest><twTotPathDel>2.733</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>6.250</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>MF1US_controlCLK/sch64_1</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y72.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64&lt;1&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y73.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MF1US_controlCLK/Mcount_sch64_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_4</twBEL></twPathDel><twLogDel>2.301</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>2.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>84.2</twPctLog><twPctRoute>15.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm1_CLKFX_BUF = PERIOD TIMEGRP &quot;dcm1_CLKFX_BUF&quot; TS_clk / 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MF1US_controlCLK/sch64_2 (SLICE_X43Y73.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.580</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_2</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_2</twDest><twTotPathDel>1.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MF1US_controlCLK/sch64_2</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y73.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/sch64_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y73.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y73.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;2&gt;</twComp><twBEL>MF1US_controlCLK/sch64&lt;2&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;2&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_2</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>1.580</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MF1US_controlCLK/sch64_4 (SLICE_X43Y74.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.672</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_4</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_4</twDest><twTotPathDel>1.672</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MF1US_controlCLK/sch64_4</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y74.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/sch64_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y74.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.801</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;4&gt;</twComp><twBEL>MF1US_controlCLK/sch64&lt;4&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;4&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_4</twBEL></twPathDel><twLogDel>1.274</twLogDel><twRouteDel>0.398</twRouteDel><twTotDel>1.672</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MF1US_controlCLK/sch64_1 (SLICE_X43Y72.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.753</twSlack><twSrc BELType="FF">MF1US_controlCLK/sch64_1</twSrc><twDest BELType="FF">MF1US_controlCLK/sch64_1</twDest><twTotPathDel>1.753</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MF1US_controlCLK/sch64_1</twSrc><twDest BELType='FF'>MF1US_controlCLK/sch64_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twSrcClk><twPathDel><twSite>SLICE_X43Y72.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y72.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>MF1US_controlCLK/sch64&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y72.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">0.938</twDelInfo><twComp>MF1US_controlCLK/sch64_01</twComp><twBEL>MF1US_controlCLK/sch64&lt;1&gt;_rt</twBEL><twBEL>MF1US_controlCLK/Mcount_sch64_xor&lt;1&gt;</twBEL><twBEL>MF1US_controlCLK/sch64_1</twBEL></twPathDel><twLogDel>1.408</twLogDel><twRouteDel>0.345</twRouteDel><twTotDel>1.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.250">clk64mhz</twDestClk><twPctLog>80.3</twPctLog><twPctRoute>19.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="84"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm1_CLKFX_BUF = PERIOD TIMEGRP &quot;dcm1_CLKFX_BUF&quot; TS_clk / 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="85" type="MINLOWPULSE" name="Tcl" slack="4.654" period="6.250" constraintValue="3.125" deviceLimit="0.798" physResource="MF1US_controlCLK/sch64_01/CLK" logResource="MF1US_controlCLK/sch64_0/CK" locationPin="SLICE_X43Y72.CLK" clockNet="clk64mhz"/><twPinLimit anchorID="86" type="MINHIGHPULSE" name="Tch" slack="4.654" period="6.250" constraintValue="3.125" deviceLimit="0.798" physResource="MF1US_controlCLK/sch64_01/CLK" logResource="MF1US_controlCLK/sch64_0/CK" locationPin="SLICE_X43Y72.CLK" clockNet="clk64mhz"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tcp" slack="4.654" period="6.250" constraintValue="6.250" deviceLimit="1.596" freqLimit="626.566" physResource="MF1US_controlCLK/sch64_01/CLK" logResource="MF1US_controlCLK/sch64_0/CK" locationPin="SLICE_X43Y72.CLK" clockNet="clk64mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="88"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="24.672" actualRollup="11.120" errors="1" errorRollup="0" items="18793" itemsRollup="21"/><twConstRollup name="TS_dcm1_CLKFX_BUF" fullName="TS_dcm1_CLKFX_BUF = PERIOD TIMEGRP &quot;dcm1_CLKFX_BUF&quot; TS_clk / 3.2 HIGH 50%;" type="child" depth="1" requirement="6.250" prefType="period" actual="3.475" actualRollup="N/A" errors="0" errorRollup="0" items="21" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="89">1</twUnmetConstCnt><twDataSheet anchorID="90" twNameLen="15"><twClk2SUList anchorID="91" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>11.444</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="92"><twErrCnt>1</twErrCnt><twScore>292</twScore><twSetupScore>292</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>100199</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>7587</twConnCnt></twConstCov><twStats anchorID="93"><twMinPer>24.672</twMinPer><twFootnote number="1" /><twMaxFreq>40.532</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr 17 13:07:22 2018 </twTimestamp></twFoot><twClientInfo anchorID="94"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 200 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
