// Seed: 3946998838
module module_3 (
    module_0,
    id_1,
    id_2
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge id_6) id_5 <= 1;
  module_0(
      id_6, id_6, id_6
  );
endmodule
module module_2 (
    input  wire  id_0,
    output logic id_1,
    output uwire id_2,
    input  tri1  id_3,
    inout  logic id_4,
    output logic id_5,
    input  tri   id_6,
    input  logic id_7,
    input  wand  id_8,
    input  tri0  id_9,
    input  tri   id_10,
    output uwire id_11,
    input  tri0  id_12,
    input  wor   id_13,
    output logic id_14
);
  tri0 id_16;
  initial begin
    id_1 <= id_7;
    if (1)
      #1 begin
        id_5 <= id_4;
        id_4 = 1;
      end
    id_4 <= 1'd0;
    $display(1, id_13);
    if (1 == 1) id_14 <= id_12 == id_16;
  end
  initial begin
    if (id_8 != id_12) assume (~^id_12);
    $display;
  end
  wire id_17;
  module_0(
      id_17, id_17, id_17
  );
  wire id_18;
  wire id_19;
endmodule
