<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\impl\gwsynthesis\gowin_empu_m3.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\dual_5640.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hankg\OneDrive\Works\Gowin\Cortex-M3-DualCam\src\gowin_empu_m3.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.8</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 14 14:39:06 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>53500</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>30440</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>80</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>24</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>110</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>SWCLK</td>
<td>Base</td>
<td>200.000</td>
<td>5.000
<td>0.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td>SWCLK </td>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam0_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam0_vsync_ibuf/I </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_s2/F </td>
</tr>
<tr>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q </td>
</tr>
<tr>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>300.000</td>
<td>3.333
<td>0.000</td>
<td>150.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>150.000</td>
<td>6.667
<td>0.000</td>
<td>75.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.000</td>
<td>250.000
<td>0.000</td>
<td>2.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.000</td>
<td>83.333
<td>0.000</td>
<td>6.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>graphics_processing_unit/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT</td>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>graphics_processing_unit/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>SWCLK</td>
<td>5.000(MHz)</td>
<td>81.213(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>162.817(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam0_pclk</td>
<td>100.000(MHz)</td>
<td>100.182(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cam1_pclk</td>
<td>100.000(MHz)</td>
<td>100.009(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>cam0_vsync</td>
<td>100.000(MHz)</td>
<td>351.970(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>187.509(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>180.312(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
<td>100.000(MHz)</td>
<td>595.685(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>20.000(MHz)</td>
<td>24.723(MHz)</td>
<td>31</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>352.116(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>12</td>
<td>graphics_processing_unit/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>121.797(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>13</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>108.843(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6!</h4>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>SWCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SWCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam0_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_GowinCM3AhbExtWrapper/u_GowinCM3AhbExt/u_spi1/u_spi_spiif/n344_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/u_Gowin_CLKDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.323</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/stop_reg_2_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CE</td>
<td>sys_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-0.105</td>
<td>4.707</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.853</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>3.070</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.751</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[2]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>2.968</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.628</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>2.844</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.409</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>2.626</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.402</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.287</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.374</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.259</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.374</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.258</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.372</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.256</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.335</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>2.552</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.326</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.210</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.282</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>2.499</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.236</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.121</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.236</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.121</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.236</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>2.249</td>
<td>2.453</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.236</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.120</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.234</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.118</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.206</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.090</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.206</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.090</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.159</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.043</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.131</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.016</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.131</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>4.016</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.079</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>3.964</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.032</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/D</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>1.046</td>
<td>3.916</td>
</tr>
<tr>
<td>25</td>
<td>0.001</td>
<td>graphics_processing_unit/u_cmos_add/cam1_pixel_cnt_9_s0/Q</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0/D</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.964</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.442</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/n63_s2/I</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2:[R]</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.442</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/n63_s2/I</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2:[R]</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.631</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.350</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/D</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/D</td>
<td>cam0_vsync:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.304</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.039</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.462</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.804</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.804</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.804</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.697</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.693</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.808</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.684</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.818</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.682</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.682</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.819</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.560</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>0.941</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.558</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.649</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.492</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/Q</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>cam0_pclk:[R]</td>
<td>0.000</td>
<td>-1.455</td>
<td>1.009</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.433</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.774</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.423</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.784</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.317</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>0.890</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.294</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/D</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>SWCLK:[R]</td>
<td>0.000</td>
<td>-1.083</td>
<td>0.835</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.209</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CE</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.626</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.209</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CE</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.626</td>
<td>0.464</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.170</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_8_s0/Q</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0/D</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>SWCLK:[R]</td>
<td>0.000</td>
<td>-0.835</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.153</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.054</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.139</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.068</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.134</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.073</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.122</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.172</td>
<td>1.085</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.303</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>2</td>
<td>1.303</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>3</td>
<td>1.595</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0/CLEAR</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.917</td>
</tr>
<tr>
<td>4</td>
<td>1.595</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s0/CLEAR</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.917</td>
</tr>
<tr>
<td>5</td>
<td>1.597</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/I0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s1/PRESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>3.916</td>
</tr>
<tr>
<td>6</td>
<td>1.639</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>7</td>
<td>1.639</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>8</td>
<td>1.639</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>9</td>
<td>1.639</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>10</td>
<td>1.639</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>11</td>
<td>1.639</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.500</td>
<td>-1.764</td>
<td>2.439</td>
</tr>
<tr>
<td>12</td>
<td>2.611</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>13</td>
<td>2.611</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>14</td>
<td>2.956</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>15</td>
<td>2.956</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>16</td>
<td>2.956</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>17</td>
<td>2.956</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>18</td>
<td>2.956</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.583</td>
<td>2.439</td>
</tr>
<tr>
<td>19</td>
<td>3.791</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
<tr>
<td>20</td>
<td>3.791</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
<tr>
<td>21</td>
<td>4.127</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
<tr>
<td>22</td>
<td>4.127</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
<tr>
<td>23</td>
<td>4.127</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
<tr>
<td>24</td>
<td>4.127</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
<tr>
<td>25</td>
<td>4.127</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-1.754</td>
<td>2.439</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.772</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.064</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.404</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.404</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.404</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.404</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.404</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.480</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.404</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.696</td>
<td>1.480</td>
</tr>
<tr>
<td>14</td>
<td>0.768</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.480</td>
</tr>
<tr>
<td>15</td>
<td>0.768</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.480</td>
</tr>
<tr>
<td>16</td>
<td>0.768</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.480</td>
</tr>
<tr>
<td>17</td>
<td>0.768</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.480</td>
</tr>
<tr>
<td>18</td>
<td>0.768</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.480</td>
</tr>
<tr>
<td>19</td>
<td>0.768</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.524</td>
<td>1.480</td>
</tr>
<tr>
<td>20</td>
<td>1.698</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.480</td>
</tr>
<tr>
<td>21</td>
<td>1.698</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.480</td>
</tr>
<tr>
<td>22</td>
<td>1.698</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.480</td>
</tr>
<tr>
<td>23</td>
<td>1.698</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.480</td>
</tr>
<tr>
<td>24</td>
<td>1.698</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.480</td>
</tr>
<tr>
<td>25</td>
<td>1.698</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-2.500</td>
<td>-2.096</td>
<td>1.480</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.006</td>
<td>4.006</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wdata_q_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.150</td>
<td>4.150</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam0_pclk</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.341</td>
<td>0.659</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C11[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/stop_reg_2_s0/Q</td>
</tr>
<tr>
<td>6.049</td>
<td>4.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>3.911</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
<tr>
<td>3.725</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.105</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 50.889%; route: 0.659, 49.111%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.475, 95.072%; tC2Q: 0.232, 4.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.853</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.746</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_1_s0/I2</td>
</tr>
<tr>
<td>19.301</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_1_s0/F</td>
</tr>
<tr>
<td>20.902</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 18.076%; route: 2.283, 74.368%; tC2Q: 0.232, 7.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.737</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_2_s0/I2</td>
</tr>
<tr>
<td>19.108</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[2][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_2_s0/F</td>
</tr>
<tr>
<td>20.799</td>
<td>1.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 12.502%; route: 2.365, 79.680%; tC2Q: 0.232, 7.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.628</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.746</td>
<td>0.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_4_s0/I2</td>
</tr>
<tr>
<td>19.301</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C6[3][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_4_s0/F</td>
</tr>
<tr>
<td>20.676</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 19.511%; route: 2.057, 72.332%; tC2Q: 0.232, 8.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.486</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_0_s0/I2</td>
</tr>
<tr>
<td>18.857</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C7[2][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_0_s0/F</td>
</tr>
<tr>
<td>20.458</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.126%; route: 2.023, 77.041%; tC2Q: 0.232, 8.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[1]</td>
</tr>
<tr>
<td>20.915</td>
<td>3.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.168%; route: 3.768, 87.908%; tC2Q: 0.125, 2.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[1]</td>
</tr>
<tr>
<td>20.887</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.229%; route: 3.740, 87.828%; tC2Q: 0.125, 2.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[7]</td>
</tr>
<tr>
<td>20.886</td>
<td>3.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.230%; route: 3.740, 87.827%; tC2Q: 0.125, 2.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[5]</td>
</tr>
<tr>
<td>20.885</td>
<td>3.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.233%; route: 3.738, 87.822%; tC2Q: 0.125, 2.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.491</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_5_s0/I2</td>
</tr>
<tr>
<td>19.008</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_5_s0/F</td>
</tr>
<tr>
<td>20.384</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.256%; route: 1.803, 70.654%; tC2Q: 0.232, 9.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[0]</td>
</tr>
<tr>
<td>20.839</td>
<td>3.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.334%; route: 3.692, 87.689%; tC2Q: 0.125, 2.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.734</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_7_s0/I2</td>
</tr>
<tr>
<td>19.105</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_7_s0/F</td>
</tr>
<tr>
<td>20.331</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 14.845%; route: 1.896, 75.872%; tC2Q: 0.232, 9.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[2]</td>
</tr>
<tr>
<td>20.749</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.537%; route: 3.602, 87.421%; tC2Q: 0.125, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[3]</td>
</tr>
<tr>
<td>20.749</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.537%; route: 3.602, 87.421%; tC2Q: 0.125, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.049</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.832</td>
<td>2.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/G</td>
</tr>
<tr>
<td>18.064</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R21C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s4/Q</td>
</tr>
<tr>
<td>18.243</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_3_s0/I2</td>
</tr>
<tr>
<td>18.760</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C9[3][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_3_s0/F</td>
</tr>
<tr>
<td>20.285</td>
<td>1.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/READ[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.049</td>
<td>-0.499</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.832, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 21.076%; route: 1.704, 69.466%; tC2Q: 0.232, 9.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[6]</td>
</tr>
<tr>
<td>20.748</td>
<td>3.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.539%; route: 3.602, 87.419%; tC2Q: 0.125, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[4]</td>
</tr>
<tr>
<td>20.747</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.543%; route: 3.600, 87.414%; tC2Q: 0.125, 3.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[4]</td>
</tr>
<tr>
<td>20.719</td>
<td>3.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.608%; route: 3.572, 87.328%; tC2Q: 0.125, 3.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[5]</td>
</tr>
<tr>
<td>20.719</td>
<td>3.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.608%; route: 3.572, 87.328%; tC2Q: 0.125, 3.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[6]</td>
</tr>
<tr>
<td>20.672</td>
<td>3.525</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.720%; route: 3.525, 87.181%; tC2Q: 0.125, 3.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[2]</td>
</tr>
<tr>
<td>20.644</td>
<td>3.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.786%; route: 3.497, 87.093%; tC2Q: 0.125, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[3]</td>
</tr>
<tr>
<td>20.644</td>
<td>3.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C5[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.786%; route: 3.497, 87.093%; tC2Q: 0.125, 3.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[7]</td>
</tr>
<tr>
<td>20.592</td>
<td>3.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 9.915%; route: 3.445, 86.923%; tC2Q: 0.125, 3.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>16.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>16.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>16.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/CLKIN</td>
</tr>
<tr>
<td>17.147</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr3_dll/STEP[0]</td>
</tr>
<tr>
<td>20.545</td>
<td>3.398</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/dll_step_base_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 10.035%; route: 3.398, 86.764%; tC2Q: 0.125, 3.200%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/u_cmos_add/cam1_pixel_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB91[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB91[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>2.359</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C21[0][B]</td>
<td>graphics_processing_unit/u_cmos_add/cam1_pixel_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R56C21[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u_cmos_add/cam1_pixel_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.096</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C21[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/pixel_increase_flag_s7/I2</td>
</tr>
<tr>
<td>3.651</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C21[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/pixel_increase_flag_s7/F</td>
</tr>
<tr>
<td>4.064</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C20[3][B]</td>
<td>graphics_processing_unit/u_cmos_add/pixel_increase_flag_s8/I3</td>
</tr>
<tr>
<td>4.435</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R59C20[3][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/pixel_increase_flag_s8/F</td>
</tr>
<tr>
<td>4.852</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C21[3][B]</td>
<td>graphics_processing_unit/u_cmos_add/pixel_increase_flag_s1/I3</td>
</tr>
<tr>
<td>5.369</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C21[3][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/pixel_increase_flag_s1/F</td>
</tr>
<tr>
<td>6.248</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C20[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n33_s0/I1</td>
</tr>
<tr>
<td>6.765</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R43C20[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n33_s0/F</td>
</tr>
<tr>
<td>7.733</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[0][B]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_0_s/I1</td>
</tr>
<tr>
<td>8.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[0][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_0_s/COUT</td>
</tr>
<tr>
<td>8.104</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[1][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_1_s/CIN</td>
</tr>
<tr>
<td>8.139</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[1][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_1_s/COUT</td>
</tr>
<tr>
<td>8.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[1][B]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_2_s/CIN</td>
</tr>
<tr>
<td>8.174</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[1][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_2_s/COUT</td>
</tr>
<tr>
<td>8.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[2][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_3_s/CIN</td>
</tr>
<tr>
<td>8.209</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[2][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_3_s/COUT</td>
</tr>
<tr>
<td>8.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C13[2][B]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_4_s/CIN</td>
</tr>
<tr>
<td>8.244</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R37C13[2][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_4_s/COUT</td>
</tr>
<tr>
<td>8.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R37C14[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_5_s/CIN</td>
</tr>
<tr>
<td>8.714</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R37C14[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rbin_num_next_5_s/SUM</td>
</tr>
<tr>
<td>9.141</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C15[3][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Equal.rgraynext_5_s0/I0</td>
</tr>
<tr>
<td>9.658</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C15[3][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Equal.rgraynext_5_s0/F</td>
</tr>
<tr>
<td>10.423</td>
<td>0.765</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C21[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n138_s0/I0</td>
</tr>
<tr>
<td>10.972</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n138_s0/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C21[0][B]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n139_s0/CIN</td>
</tr>
<tr>
<td>11.007</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C21[0][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>11.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C21[1][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>11.043</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>11.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C21[1][B]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n141_s0/CIN</td>
</tr>
<tr>
<td>11.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n141_s0/COUT</td>
</tr>
<tr>
<td>11.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C21[2][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n142_s0/CIN</td>
</tr>
<tr>
<td>11.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C21[2][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/n142_s0/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>12.323</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>12.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB91[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB91[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.359</td>
<td>1.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>12.324</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[0][A]</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_splicing/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 28.928%; route: 1.677, 71.072%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.719, 47.356%; route: 5.014, 50.316%; tC2Q: 0.232, 2.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 28.928%; route: 1.677, 71.072%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u1_ov5640_dri/dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R83C10[0][A]</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C10[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/n63_s2/I</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C10[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/n63_s2/O</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C10[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[2]</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C10[0][A]</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C10[0][A]</td>
<td>graphics_processing_unit/u1_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/n63_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u0_ov5640_dri/dri_clk_2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>46</td>
<td>R83C14[1][A]</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C14[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/n63_s2/I</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C14[1][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/n63_s2/O</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C14[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>21</td>
<td>PLL_R[2]</td>
<td>graphics_processing_unit/u_cmos_rpll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C14[1][A]</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>1.666</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C14[1][A]</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_i2c_dr/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam0_vsync:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_vsync</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>cam0_vsync_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>IOB52[A]</td>
<td>cam0_vsync_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.039</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R28C7[2][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R28C7[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[1][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C8[1][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C11[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C10[2][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C12[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C10[2][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C10[2][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>1.221</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C4[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C4[1][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C4[1][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 71.035%; tC2Q: 0.202, 28.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R30C8[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C4[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C4[2][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C4[2][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.606, 75.006%; tC2Q: 0.202, 24.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C7[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>1.341</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C4[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C4[0][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C4[0][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.414%; tC2Q: 0.201, 24.586%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R37C7[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[0][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[0][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 75.347%; tC2Q: 0.202, 24.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.465</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.739, 78.542%; tC2Q: 0.202, 21.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C7[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.173</td>
<td>0.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.447, 68.895%; tC2Q: 0.202, 31.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam0_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[0][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R34C21[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>804</td>
<td>IOB73[A]</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C3[1][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>2.014</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>2.025</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C3[1][A]</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 79.984%; tC2Q: 0.202, 20.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.133%; route: 1.304, 65.867%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C7[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.298</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 73.915%; tC2Q: 0.202, 26.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C7[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.582, 74.240%; tC2Q: 0.202, 25.760%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C7[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.688, 77.292%; tC2Q: 0.202, 22.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>202.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SWCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>5240</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C45[2][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_s0/CLK</td>
</tr>
<tr>
<td>201.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R72C45[2][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Busacki_cdc_check_s0/Q</td>
</tr>
<tr>
<td>202.466</td>
<td>0.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C39[2][B]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB17[B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOB17[B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>202.714</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C39[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0/CLK</td>
</tr>
<tr>
<td>202.749</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
<tr>
<td>202.760</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C39[2][B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.083</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.633, 75.821%; tC2Q: 0.202, 24.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 24.889%; route: 2.039, 75.111%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.150</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.734%; route: 0.475, 41.266%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C6[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_init_complete_d_1_s0/Q</td>
</tr>
<tr>
<td>0.987</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>47</td>
<td>IOR44[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.150</td>
<td>0.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
<tr>
<td>1.196</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C7[0][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/uddcntln_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.734%; route: 0.475, 41.266%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>202.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>202.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>SWCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>201.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>5240</td>
<td>PLL_R[1]</td>
<td>Cortex_M3/u_Gowin_rPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>201.631</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C66[0][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>201.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R72C66[0][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/Buscnt_cdc_check_8_s0/Q</td>
</tr>
<tr>
<td>202.110</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C56[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD_8_s0/I1</td>
</tr>
<tr>
<td>202.342</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R72C56[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TrncntD_8_s0/F</td>
</tr>
<tr>
<td>202.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C56[1][A]</td>
<td style=" font-weight:bold;">Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>200.000</td>
<td>200.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SWCLK</td>
</tr>
<tr>
<td>200.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB17[B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/I</td>
</tr>
<tr>
<td>200.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>325</td>
<td>IOB17[B]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/JTAG_9_ibuf/O</td>
</tr>
<tr>
<td>202.466</td>
<td>1.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C56[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0/CLK</td>
</tr>
<tr>
<td>202.501</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0</td>
</tr>
<tr>
<td>202.512</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R72C56[1][A]</td>
<td>Cortex_M3/u_Gowin_EMPU_M3_Top/u_M3_inst/uCORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Trncnt_cdc_check_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 32.622%; route: 0.277, 38.974%; tC2Q: 0.202, 28.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 27.392%; route: 1.791, 72.608%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C7[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.577</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.852, 80.831%; tC2Q: 0.202, 19.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C10[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 81.083%; tC2Q: 0.202, 18.917%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C7[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_1_s0/Q</td>
</tr>
<tr>
<td>1.596</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL44[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL44[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL44[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 81.171%; tC2Q: 0.202, 18.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[1][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R21C10[1][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/ides_calib_reg_0_s0/Q</td>
</tr>
<tr>
<td>1.609</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL46[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td>1.731</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.883, 81.382%; tC2Q: 0.202, 18.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.742</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>8.742</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.688</td>
<td>2.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
</tr>
<tr>
<td>18.243</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/F</td>
</tr>
<tr>
<td>18.917</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[2][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.168%; route: 0.675, 17.225%; tC2Q: 2.688, 68.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.688</td>
<td>2.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/I1</td>
</tr>
<tr>
<td>18.243</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C6[0][A]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2607_s0/F</td>
</tr>
<tr>
<td>18.917</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[2][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s0</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[2][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.168%; route: 0.675, 17.225%; tC2Q: 2.688, 68.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.688</td>
<td>2.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C6[0][B]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/I0</td>
</tr>
<tr>
<td>18.243</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R21C6[0][B]</td>
<td style=" background: #97FFFF;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/n2610_s0/F</td>
</tr>
<tr>
<td>18.916</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s1/CLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s1</td>
</tr>
<tr>
<td>20.513</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C9[1][A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_init/read_reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 14.172%; route: 0.673, 17.197%; tC2Q: 2.688, 68.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL77[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL83[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.946</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>9.264</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL83[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>9.229</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>9.078</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL83[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.050</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>20.050</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>17.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.583</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>20.548</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>20.395</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.583</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R35C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>11.230</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R53C0</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>11.230</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[0].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR46[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR46[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL77[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL77[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL77[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.439</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>11.628</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>11.754</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>11.719</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>11.566</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/u_ddr3_phy_cmd_lane/u_ddr3_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.754</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.439, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 59.219%; route: 0.125, 40.781%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.772</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL43[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>2.064</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>2.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL43[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>2.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>2.252</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL43[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>1.602</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>1.696</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>1.731</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>1.884</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>1652</td>
<td>LEFTSIDE[0]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>20.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>20.712</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL37[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL37[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[8].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[7].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL42[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL42[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL28[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL28[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[4].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">To</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/ddr_rst</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1171</td>
<td>R9C6[0][B]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.480</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL32[A]</td>
<td style=" font-weight:bold;">graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-2.500</td>
<td>-2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.054</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R[0]</td>
<td>graphics_processing_unit/pll_ddr3/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>-0.892</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>-</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>-0.793</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R35C0</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/u_dqs/DQSW270</td>
</tr>
<tr>
<td>-0.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>-0.369</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
<tr>
<td>-0.218</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL32[A]</td>
<td>graphics_processing_unit/DDR3_MIG/gw3_top/i4/u_ddr_phy_wd/data_lane_gen[1].u_ddr3_phy_data_lane/u_ddr3_phy_data_io/oserdes_gen[3].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.096</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.480, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.006</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.006</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wdata_q_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>8.221</td>
<td>2.534</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wdata_q_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>12.227</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wdata_q_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cam_vsync_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u0_ov5640_dri/u_cmos_capture_data/cmos_data_t_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.rptr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_26_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/Video_Frame_Buffer/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/dma_d_32b_27_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.150</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam0_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.829</td>
<td>2.141</td>
<td>tNET</td>
<td>FF</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam0_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam0_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam0_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.979</td>
<td>1.304</td>
<td>tNET</td>
<td>RR</td>
<td>graphics_processing_unit/u_cmos_add/u_fifo_pong/fifo_inst/Equal.wq2_rptr_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5240</td>
<td>MCU_SYS_CLK</td>
<td>9.552</td>
<td>0.261</td>
</tr>
<tr>
<td>2551</td>
<td>n88_5</td>
<td>42.631</td>
<td>3.872</td>
</tr>
<tr>
<td>1652</td>
<td>dma_clk</td>
<td>2.241</td>
<td>0.261</td>
</tr>
<tr>
<td>1490</td>
<td>poreset_n_qq</td>
<td>43.079</td>
<td>2.782</td>
</tr>
<tr>
<td>1171</td>
<td>ddr_rst</td>
<td>-0.853</td>
<td>2.847</td>
</tr>
<tr>
<td>804</td>
<td>cam0_pclk_d</td>
<td>0.018</td>
<td>2.534</td>
</tr>
<tr>
<td>645</td>
<td>lsu_state_ex[2]</td>
<td>18.240</td>
<td>5.370</td>
</tr>
<tr>
<td>595</td>
<td>lsu_state_ex[1]</td>
<td>17.852</td>
<td>4.943</td>
</tr>
<tr>
<td>583</td>
<td>init_calib_complete</td>
<td>2.356</td>
<td>3.024</td>
</tr>
<tr>
<td>578</td>
<td>lsu_state_ex[0]</td>
<td>18.284</td>
<td>4.088</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R52C36</td>
<td>95.83%</td>
</tr>
<tr>
<td>R25C55</td>
<td>91.67%</td>
</tr>
<tr>
<td>R57C35</td>
<td>91.67%</td>
</tr>
<tr>
<td>R29C45</td>
<td>91.67%</td>
</tr>
<tr>
<td>R42C42</td>
<td>90.28%</td>
</tr>
<tr>
<td>R44C65</td>
<td>90.28%</td>
</tr>
<tr>
<td>R27C53</td>
<td>90.28%</td>
</tr>
<tr>
<td>R46C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R55C39</td>
<td>90.28%</td>
</tr>
<tr>
<td>R51C44</td>
<td>90.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SWCLK -period 200 -waveform {0 100} [get_ports {SWCLK}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 20 -waveform {0 5} [get_ports {sys_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
