Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e83219a5d8da437a83a472e8010ccfb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot organ_tb_behav xil_defaultlib.organ_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 7 for port 'fcw_addr' [C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/new/organ_note.v:26]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 7 for port 'fcw_addr' [C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/new/organ_note.v:31]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 7 for port 'fcw_addr' [C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/new/organ_note.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fcw_ctrl
Compiling module xil_defaultlib.fcw_table
Compiling module xil_defaultlib.nco
Compiling module xil_defaultlib.sine_table
Compiling module xil_defaultlib.music_dds
Compiling module xil_defaultlib.tone_gen
Compiling module xil_defaultlib.organ_note
Compiling module xil_defaultlib.organ_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot organ_tb_behav
