#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun 13 15:32:50 2024
# Process ID: 8312
# Current directory: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1
# Command line: vivado.exe -log add_BCD.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source add_BCD.tcl
# Log file: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1/add_BCD.vds
# Journal file: D:/FPGA/verilog/adder_BCD/adder_BCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source add_BCD.tcl -notrace
