module mux2_1(out, s, in0, in1);
	input[31:0] in0, in1;
	output[31:0] out;
	input s;
	
	wire snot;
	wire[31:0] w1,w2;
	
	not(snot,s);
	

	genvar i;
	
	// First And Gate for 0th poistion
	generate
		for(i=0; i<32; i = i+1) begin
			and(w1[i],in0[i],snot);
		end
	endgenerate
	
	// Second And Gate for 1st poistion	
	generate
		for(i=0; i<32; i = i+1) begin
			and(w2[i],in1[i], s);
		end
	endgenerate
	
	
	//Final Or Gate
	generate
		for(i=0; i<32; i = i+1) begin
			or(out[i],w1[i],w2[i]);
		end
	endgenerate 
	
endmodule 