

#  ğŸ“„ Overview 

This repository accompanies our research on accelerating **post-quantum cryptography** through hardware implementation of the **CSIDH key-exchange protocol**. Our work addresses one of the most pressing challenges in post-quantum security: enabling **constant-time, high-performance, and energy-efficient execution** of isogeny-based cryptography on embedded and constrained platforms.  

ğŸ” **Key Contributions of this Work**:  
- We present the **first unified hardware architecture** for CSIDH, supporting both **FPGA** (for rapid prototyping) and **ASIC** (for long-term low-power deployment) implementations.  
- The architecture is fully **constant-time by design**, ensuring resistance against timing and power side-channel attacks.  
- Modular building blocks â€” including pipelined adders, parallel multipliers, and optimized isogeny operators â€” enable scalability across both **512-bit** and **1024-bit** security levels.  
- Our verification strategy integrates a **constant-time C reference implementation** (adapted from the official CSIDH release), ensuring correctness and direct comparability with software baselines.  
- We provide **end-to-end evaluation** of latency, throughput, and area/power efficiency, demonstrating that hardware acceleration makes CSIDH practical for **real-world embedded systems** such as IoT nodes, smartcards, and secure processors.  

ğŸ“– **Reference**:  
Our complete architecture, algorithms, and benchmark results are described in:  

> *â€œA Constant-Time Hardware Architecture for the CSIDH Key-Exchange Protocolâ€*  
> Preprint available on [arXiv:2508.11082](https://arxiv.org/abs/2508.11082)  

If you use this repository in your research, please consider citing our work.

## ğŸ” About CSIDH  
CSIDH (Commutative Supersingular Isogeny Diffieâ€“Hellman) is a post-quantum key exchange protocol designed to secure communications against adversaries equipped with quantum computers. Its security relies on the computational hardness of finding isogenies between supersingular elliptic curves.  
For more detailed information on the protocol, please refer to the original CSIDH paper:  
- [Luca De Feo, David Jao, and JÃ©rÃ´me PlÃ»t, *CSIDH: An Efficient Post-Quantum Commutative Group Action*, 2018](https://csidh.isogeny.org/)

### Key advantages of CSIDH  
- ğŸ”‘ **Compact Keys:** Smaller public keys than many lattice-based candidates, suitable for bandwidth-constrained environments.  
- ğŸ”„ **Commutative Group Action:** Enables simple, non-interactive Diffieâ€“Hellman-style key exchange.  
- ğŸ›¡ï¸ **Quantum-Resistant Security:** Based on hard mathematical problems believed to resist quantum algorithms.  

### ğŸ“œ Acknowledgements & Reference Software

The verification environment for this project utilizes a C-language reference model. This model is a modified version of the original public-domain reference implementation from the official CSIDH website [CSIDH reference](https://csidh.isogeny.org/). Our modifications were made for the specific purpose of creating a constant-time golden model to serve as a secure and verifiable reference for our hardware testbenches. The original, unmodified software and its license can be found on the official CSIDH website. We are deeply grateful to the original CSIDH authors for making their work publicly available.

---

## âš¡ Why Hardware Acceleration Matters  
Deploying post-quantum cryptography (PQC) on **embedded and resource-constrained devices** (IoT, smart cards, automotive controllers, edge processors) presents unique challenges.  

Software-only CSIDH is often impractical due to:  
- âš™ï¸ **High Computational Cost:** 512-bit+ modular arithmetic overwhelms microcontrollers.  
- ğŸ”‹ **Energy Inefficiency:** Software execution consumes too much power for battery-powered devices.  
- â±ï¸ **Side-Channel Risks:** Ensuring constant-time execution in software adds significant overhead.  

### Benefits of Hardware Acceleration  
- ğŸš€ **Latency Reduction:** Offloads heavy arithmetic for real-time PQC.  
- ğŸ”‹ **Energy Efficiency:** Hardware requires a fraction of the power compared to software.  
- ğŸ”’ **Robust Security:** Hardware enforces constant-time execution, mitigating timing/power side-channel attacks.  

---

## ğŸš€ Our Implementation  
This repository provides an **open-source hardware accelerator for CSIDH**, designed for embedded security and scalable from FPGA prototyping to ASIC integration.  

- ğŸ–§ **FPGA Target:** For research, prototyping, and reconfigurable deployments.  
- âš™ï¸ **ASIC Target:** Synthesizable design suitable for mass production in low-power secure chips.  
- ğŸ§© **Modular Architecture:** Built from reusable arithmetic blocks (adder, multiplier, isogeny operators).  
- ğŸ›¡ï¸ **Constant-Time by Design:** Dedicated controller ensures strict resistance against timing attacks.  
- ğŸ“ **Scalable Parameters:** Supports both CSIDH-512 and CSIDH-1024 configurations.  

---

## ğŸ“¦ Repository Structure  

```text
.
â”œâ”€â”€ ASIC/                          # Synthesizable RTL for ASIC targets (RTL & testbenches)
â”‚   â”œâ”€â”€ original/                  # Variable-time (reference)
â”‚   â”‚   â”œâ”€â”€ 512/                   # CSIDH-512: top + modules + tb
â”‚   â”‚   â””â”€â”€ 1024/                  # CSIDH-1024: top + modules + tb
â”‚   â””â”€â”€ constant_time/             # Constant-time (hardened)
â”‚       â”œâ”€â”€ 512/
â”‚       â””â”€â”€ 1024/
â”œâ”€â”€ FPGA/                          # RTL for FPGA targets (wrappers, constraints, tb)
â”‚   â”œâ”€â”€ original/
â”‚   â”‚   â”œâ”€â”€ 512/
â”‚   â”‚   â””â”€â”€ 1024/
â”‚   â””â”€â”€ constant_time/
â”‚       â”œâ”€â”€ 512/
â”‚       â””â”€â”€ 1024/
â””â”€â”€ SW/                            # C reference & tools
    â””â”€â”€ csidh_ct/                  # Constant-time adaptation (golden model)

```
---

## ğŸ¯ Targets and Variants  
The accelerator includes **8 top-level implementations**:  

| Target | Security Model           | Parameter Set |
|--------|--------------------------|---------------|
| FPGA   | Standard (Variable-Time) | CSIDH-512     | 
| FPGA   | Standard (Variable-Time) | CSIDH-1024    | 
| FPGA   | Constant-Time            | CSIDH-512     | 
| FPGA   | Constant-Time            | CSIDH-1024    |
| ASIC   | Standard (Variable-Time) | CSIDH-512     |
| ASIC   | Standard (Variable-Time) | CSIDH-1024    |
| ASIC   | Constant-Time            | CSIDH-512     | 
| ASIC   | Constant-Time            | CSIDH-1024    |

ğŸ”§ **Shared Arithmetic Core:** All variants rely on a highly optimized two-stage carry-select adder and parallel 512Ã—512 (and 1024Ã—1024) multipliers with partial-product folding.  

---

## ğŸ§ª Verification Strategy  
- **Golden Model:** Constant-time C implementation (`SW/csidh_ct/`) adapted from the official [CSIDH reference](https://csidh.isogeny.org/).  
- **Test Vectors:** Known-Answer Tests (KATs) and random vectors generated from the C model.  

---

