// Seed: 2481001604
module module_0;
  reg id_1 = id_1;
  always @(id_1 or id_1) begin
    id_1 <= id_1;
    if (id_1 & id_1) id_1 <= id_1;
    if (id_1) if (1) $display(id_1);
  end
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin
    fork
      id_24(1, 1, 1, id_18);
    join_any
  end
  wire id_25;
  wire id_26;
  wire id_27;
  module_0();
  assign id_17 = 1'h0 + id_8;
endmodule
