
Copia_Garra_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000c4a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000bd6  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000c  00800100  00800100  00000c4a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c4a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000c7c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000180  00000000  00000000  00000cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001490  00000000  00000000  00000e40  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000a45  00000000  00000000  000022d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000107c  00000000  00000000  00002d15  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002dc  00000000  00000000  00003d94  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000675  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000008c2  00000000  00000000  000046e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000f0  00000000  00000000  00004fa7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
   4:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
   8:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
   c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  10:	0c 94 39 02 	jmp	0x472	; 0x472 <__vector_4>
  14:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  18:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  1c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  20:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  24:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  28:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  2c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  30:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  34:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  38:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  3c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  40:	0c 94 b5 01 	jmp	0x36a	; 0x36a <__vector_16>
  44:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  48:	0c 94 dc 03 	jmp	0x7b8	; 0x7b8 <__vector_18>
  4c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  50:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  54:	0c 94 07 02 	jmp	0x40e	; 0x40e <__vector_21>
  58:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  5c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  60:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  64:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  68:	64 00       	.word	0x0064	; ????
  6a:	6f 00       	.word	0x006f	; ????
  6c:	7d 00       	.word	0x007d	; ????
  6e:	8b 00       	.word	0x008b	; ????
  70:	99 00       	.word	0x0099	; ????
  72:	a7 00       	.word	0x00a7	; ????
  74:	b5 00       	.word	0x00b5	; ????
  76:	be 00       	.word	0x00be	; ????
  78:	fe 03       	fmulsu	r23, r22
  7a:	04 04       	cpc	r0, r4
  7c:	0a 04       	cpc	r0, r10
  7e:	10 04       	cpc	r1, r0
  80:	16 04       	cpc	r1, r6
  82:	21 04       	cpc	r2, r1
  84:	2c 04       	cpc	r2, r12
  86:	37 04       	cpc	r3, r7
  88:	42 04       	cpc	r4, r2
  8a:	4d 04       	cpc	r4, r13

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d8 e0       	ldi	r29, 0x08	; 8
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
  98:	21 e0       	ldi	r18, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
  a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
  a2:	ac 30       	cpi	r26, 0x0C	; 12
  a4:	b2 07       	cpc	r27, r18
  a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
  a8:	0e 94 39 01 	call	0x272	; 0x272 <main>
  ac:	0c 94 e9 05 	jmp	0xbd2	; 0xbd2 <_exit>

000000b0 <__bad_interrupt>:
  b0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b4 <SetupADC>:
 * Created: 19/05/2024 13:22:49
 *  Author: luisa
 */ 
#include "ADC.h"
void SetupADC(uint8_t PinADC){
	switch (PinADC)
  b4:	90 e0       	ldi	r25, 0x00	; 0
  b6:	88 30       	cpi	r24, 0x08	; 8
  b8:	91 05       	cpc	r25, r1
  ba:	08 f0       	brcs	.+2      	; 0xbe <SetupADC+0xa>
  bc:	67 c0       	rjmp	.+206    	; 0x18c <SetupADC+0xd8>
  be:	fc 01       	movw	r30, r24
  c0:	ec 5c       	subi	r30, 0xCC	; 204
  c2:	ff 4f       	sbci	r31, 0xFF	; 255
  c4:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__tablejump2__>
	{
		case PC0 :
		DIDR0 |= (1<<ADC0D);
  c8:	ee e7       	ldi	r30, 0x7E	; 126
  ca:	f0 e0       	ldi	r31, 0x00	; 0
  cc:	80 81       	ld	r24, Z
  ce:	81 60       	ori	r24, 0x01	; 1
  d0:	80 83       	st	Z, r24
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
  d2:	ec e7       	ldi	r30, 0x7C	; 124
  d4:	f0 e0       	ldi	r31, 0x00	; 0
  d6:	80 81       	ld	r24, Z
  d8:	88 7f       	andi	r24, 0xF8	; 248
  da:	80 83       	st	Z, r24
		break;
  dc:	57 c0       	rjmp	.+174    	; 0x18c <SetupADC+0xd8>
		case PC1 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
  de:	ec e7       	ldi	r30, 0x7C	; 124
  e0:	f0 e0       	ldi	r31, 0x00	; 0
  e2:	80 81       	ld	r24, Z
  e4:	88 7f       	andi	r24, 0xF8	; 248
  e6:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX0);
  e8:	80 81       	ld	r24, Z
  ea:	81 60       	ori	r24, 0x01	; 1
  ec:	80 83       	st	Z, r24
		DIDR0 |= (1<<ADC1D);
  ee:	ee e7       	ldi	r30, 0x7E	; 126
  f0:	f0 e0       	ldi	r31, 0x00	; 0
  f2:	80 81       	ld	r24, Z
  f4:	82 60       	ori	r24, 0x02	; 2
  f6:	80 83       	st	Z, r24
		break;
  f8:	49 c0       	rjmp	.+146    	; 0x18c <SetupADC+0xd8>
		case PC2 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
  fa:	ec e7       	ldi	r30, 0x7C	; 124
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	80 81       	ld	r24, Z
 100:	88 7f       	andi	r24, 0xF8	; 248
 102:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX1);
 104:	80 81       	ld	r24, Z
 106:	82 60       	ori	r24, 0x02	; 2
 108:	80 83       	st	Z, r24
		DIDR0 |= (1<<ADC2D);
 10a:	ee e7       	ldi	r30, 0x7E	; 126
 10c:	f0 e0       	ldi	r31, 0x00	; 0
 10e:	80 81       	ld	r24, Z
 110:	84 60       	ori	r24, 0x04	; 4
 112:	80 83       	st	Z, r24
		break;
 114:	3b c0       	rjmp	.+118    	; 0x18c <SetupADC+0xd8>
		case PC3 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
 116:	ec e7       	ldi	r30, 0x7C	; 124
 118:	f0 e0       	ldi	r31, 0x00	; 0
 11a:	80 81       	ld	r24, Z
 11c:	88 7f       	andi	r24, 0xF8	; 248
 11e:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX0)|(1<<MUX1);
 120:	80 81       	ld	r24, Z
 122:	83 60       	ori	r24, 0x03	; 3
 124:	80 83       	st	Z, r24
		DIDR0 |= (1<<ADC3D);
 126:	ee e7       	ldi	r30, 0x7E	; 126
 128:	f0 e0       	ldi	r31, 0x00	; 0
 12a:	80 81       	ld	r24, Z
 12c:	88 60       	ori	r24, 0x08	; 8
 12e:	80 83       	st	Z, r24
		break;
 130:	2d c0       	rjmp	.+90     	; 0x18c <SetupADC+0xd8>
		case PC4 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
 132:	ec e7       	ldi	r30, 0x7C	; 124
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	80 81       	ld	r24, Z
 138:	88 7f       	andi	r24, 0xF8	; 248
 13a:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX2);
 13c:	80 81       	ld	r24, Z
 13e:	84 60       	ori	r24, 0x04	; 4
 140:	80 83       	st	Z, r24
		DIDR0 |= (1<<ADC4D);
 142:	ee e7       	ldi	r30, 0x7E	; 126
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	80 81       	ld	r24, Z
 148:	80 61       	ori	r24, 0x10	; 16
 14a:	80 83       	st	Z, r24
		break;
 14c:	1f c0       	rjmp	.+62     	; 0x18c <SetupADC+0xd8>
		case PC5 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
 14e:	ec e7       	ldi	r30, 0x7C	; 124
 150:	f0 e0       	ldi	r31, 0x00	; 0
 152:	80 81       	ld	r24, Z
 154:	88 7f       	andi	r24, 0xF8	; 248
 156:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX2)|(1<<MUX0);
 158:	80 81       	ld	r24, Z
 15a:	85 60       	ori	r24, 0x05	; 5
 15c:	80 83       	st	Z, r24
		DIDR0 |= (1<<ADC5D);
 15e:	ee e7       	ldi	r30, 0x7E	; 126
 160:	f0 e0       	ldi	r31, 0x00	; 0
 162:	80 81       	ld	r24, Z
 164:	80 62       	ori	r24, 0x20	; 32
 166:	80 83       	st	Z, r24
		break;
 168:	11 c0       	rjmp	.+34     	; 0x18c <SetupADC+0xd8>
		case PC6 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
 16a:	ec e7       	ldi	r30, 0x7C	; 124
 16c:	f0 e0       	ldi	r31, 0x00	; 0
 16e:	80 81       	ld	r24, Z
 170:	88 7f       	andi	r24, 0xF8	; 248
 172:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX2)|(1<<MUX1);
 174:	80 81       	ld	r24, Z
 176:	86 60       	ori	r24, 0x06	; 6
 178:	80 83       	st	Z, r24
		break;
 17a:	08 c0       	rjmp	.+16     	; 0x18c <SetupADC+0xd8>
		case PC7 :
		ADMUX &= ~((1<<MUX0)|(1<<MUX1)|(1<<MUX2));
 17c:	ec e7       	ldi	r30, 0x7C	; 124
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	80 81       	ld	r24, Z
 182:	88 7f       	andi	r24, 0xF8	; 248
 184:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX2)|(1<<MUX1)|(1<<MUX0);
 186:	80 81       	ld	r24, Z
 188:	87 60       	ori	r24, 0x07	; 7
 18a:	80 83       	st	Z, r24
		break;
	}
	//JUSTIFICACION IZQUIERDA
	ADMUX |= (1<<ADLAR);
 18c:	ec e7       	ldi	r30, 0x7C	; 124
 18e:	f0 e0       	ldi	r31, 0x00	; 0
 190:	80 81       	ld	r24, Z
 192:	80 62       	ori	r24, 0x20	; 32
 194:	80 83       	st	Z, r24
	//REFERENCIA INTERNA
	ADMUX |= (1<<REFS0);
 196:	80 81       	ld	r24, Z
 198:	80 64       	ori	r24, 0x40	; 64
 19a:	80 83       	st	Z, r24
	// HABILITAR INTERRUPCION
	ADCSRA |= (1<<ADIE);
 19c:	ea e7       	ldi	r30, 0x7A	; 122
 19e:	f0 e0       	ldi	r31, 0x00	; 0
 1a0:	80 81       	ld	r24, Z
 1a2:	88 60       	ori	r24, 0x08	; 8
 1a4:	80 83       	st	Z, r24
	//PRESCALER 128
	ADCSRA |= (1<<ADPS2)|(1<<ADPS1)|(1<<ADPS0);
 1a6:	80 81       	ld	r24, Z
 1a8:	87 60       	ori	r24, 0x07	; 7
 1aa:	80 83       	st	Z, r24
	//HABILITAR
	ADCSRA |= (1<<ADEN);
 1ac:	80 81       	ld	r24, Z
 1ae:	80 68       	ori	r24, 0x80	; 128
 1b0:	80 83       	st	Z, r24
 1b2:	08 95       	ret

000001b4 <setup>:
		break;	
	}
		 
}
void Cambio(void){
	switch (bufferTX){
 1b4:	f8 94       	cli
 1b6:	82 e0       	ldi	r24, 0x02	; 2
 1b8:	0e 94 5a 00 	call	0xb4	; 0xb4 <SetupADC>
 1bc:	83 e0       	ldi	r24, 0x03	; 3
 1be:	0e 94 5a 00 	call	0xb4	; 0xb4 <SetupADC>
 1c2:	84 e0       	ldi	r24, 0x04	; 4
 1c4:	0e 94 5a 00 	call	0xb4	; 0xb4 <SetupADC>
 1c8:	86 e0       	ldi	r24, 0x06	; 6
 1ca:	0e 94 5a 00 	call	0xb4	; 0xb4 <SetupADC>
 1ce:	6a ef       	ldi	r22, 0xFA	; 250
 1d0:	80 e0       	ldi	r24, 0x00	; 0
 1d2:	94 e0       	ldi	r25, 0x04	; 4
 1d4:	0e 94 85 05 	call	0xb0a	; 0xb0a <SetupTimer0>
 1d8:	20 e0       	ldi	r18, 0x00	; 0
 1da:	34 e0       	ldi	r19, 0x04	; 4
 1dc:	40 e0       	ldi	r20, 0x00	; 0
 1de:	61 e0       	ldi	r22, 0x01	; 1
 1e0:	85 e0       	ldi	r24, 0x05	; 5
 1e2:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <SetupPWM1>
 1e6:	20 e0       	ldi	r18, 0x00	; 0
 1e8:	34 e0       	ldi	r19, 0x04	; 4
 1ea:	41 e0       	ldi	r20, 0x01	; 1
 1ec:	61 e0       	ldi	r22, 0x01	; 1
 1ee:	85 e0       	ldi	r24, 0x05	; 5
 1f0:	0e 94 f0 03 	call	0x7e0	; 0x7e0 <SetupPWM1>
 1f4:	20 e0       	ldi	r18, 0x00	; 0
 1f6:	34 e0       	ldi	r19, 0x04	; 4
 1f8:	40 e0       	ldi	r20, 0x00	; 0
 1fa:	61 e0       	ldi	r22, 0x01	; 1
 1fc:	85 e0       	ldi	r24, 0x05	; 5
 1fe:	0e 94 cf 04 	call	0x99e	; 0x99e <SetupPWM2>
 202:	20 e0       	ldi	r18, 0x00	; 0
 204:	34 e0       	ldi	r19, 0x04	; 4
 206:	41 e0       	ldi	r20, 0x01	; 1
 208:	61 e0       	ldi	r22, 0x01	; 1
 20a:	85 e0       	ldi	r24, 0x05	; 5
 20c:	0e 94 cf 04 	call	0x99e	; 0x99e <SetupPWM2>
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	0e 94 b0 05 	call	0xb60	; 0xb60 <SetupUART0>
 216:	87 b1       	in	r24, 0x07	; 7
 218:	8e 7f       	andi	r24, 0xFE	; 254
 21a:	87 b9       	out	0x07, r24	; 7
 21c:	87 b1       	in	r24, 0x07	; 7
 21e:	8d 7f       	andi	r24, 0xFD	; 253
 220:	87 b9       	out	0x07, r24	; 7
 222:	87 b1       	in	r24, 0x07	; 7
 224:	8f 7d       	andi	r24, 0xDF	; 223
 226:	87 b9       	out	0x07, r24	; 7
 228:	88 b1       	in	r24, 0x08	; 8
 22a:	83 62       	ori	r24, 0x23	; 35
 22c:	88 b9       	out	0x08, r24	; 8
 22e:	8a b1       	in	r24, 0x0a	; 10
 230:	80 6f       	ori	r24, 0xF0	; 240
 232:	8a b9       	out	0x0a, r24	; 10
 234:	8b b1       	in	r24, 0x0b	; 11
 236:	8f 7e       	andi	r24, 0xEF	; 239
 238:	8b b9       	out	0x0b, r24	; 11
 23a:	8b b1       	in	r24, 0x0b	; 11
 23c:	8f 7d       	andi	r24, 0xDF	; 223
 23e:	8b b9       	out	0x0b, r24	; 11
 240:	8b b1       	in	r24, 0x0b	; 11
 242:	8f 7b       	andi	r24, 0xBF	; 191
 244:	8b b9       	out	0x0b, r24	; 11
 246:	8b b1       	in	r24, 0x0b	; 11
 248:	8f 77       	andi	r24, 0x7F	; 127
 24a:	8b b9       	out	0x0b, r24	; 11
 24c:	84 b1       	in	r24, 0x04	; 4
 24e:	81 60       	ori	r24, 0x01	; 1
 250:	84 b9       	out	0x04, r24	; 4
 252:	85 b1       	in	r24, 0x05	; 5
 254:	8e 7f       	andi	r24, 0xFE	; 254
 256:	85 b9       	out	0x05, r24	; 5
 258:	78 94       	sei
 25a:	08 95       	ret

0000025c <initPcint1>:
 25c:	ec e6       	ldi	r30, 0x6C	; 108
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	80 81       	ld	r24, Z
 262:	83 62       	ori	r24, 0x23	; 35
 264:	80 83       	st	Z, r24
 266:	e8 e6       	ldi	r30, 0x68	; 104
 268:	f0 e0       	ldi	r31, 0x00	; 0
 26a:	80 81       	ld	r24, Z
 26c:	82 60       	ori	r24, 0x02	; 2
 26e:	80 83       	st	Z, r24
 270:	08 95       	ret

00000272 <main>:
 272:	0e 94 da 00 	call	0x1b4	; 0x1b4 <setup>
 276:	0e 94 2e 01 	call	0x25c	; 0x25c <initPcint1>
 27a:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <contador>
 27e:	81 30       	cpi	r24, 0x01	; 1
 280:	09 f4       	brne	.+2      	; 0x284 <main+0x12>
 282:	43 c0       	rjmp	.+134    	; 0x30a <main+0x98>
 284:	38 f0       	brcs	.+14     	; 0x294 <main+0x22>
 286:	82 30       	cpi	r24, 0x02	; 2
 288:	09 f4       	brne	.+2      	; 0x28c <main+0x1a>
 28a:	4f c0       	rjmp	.+158    	; 0x32a <main+0xb8>
 28c:	83 30       	cpi	r24, 0x03	; 3
 28e:	09 f4       	brne	.+2      	; 0x292 <main+0x20>
 290:	5c c0       	rjmp	.+184    	; 0x34a <main+0xd8>
 292:	f3 cf       	rjmp	.-26     	; 0x27a <main+0x8>
 294:	2f ef       	ldi	r18, 0xFF	; 255
 296:	83 ec       	ldi	r24, 0xC3	; 195
 298:	99 e0       	ldi	r25, 0x09	; 9
 29a:	21 50       	subi	r18, 0x01	; 1
 29c:	80 40       	sbci	r24, 0x00	; 0
 29e:	90 40       	sbci	r25, 0x00	; 0
 2a0:	e1 f7       	brne	.-8      	; 0x29a <main+0x28>
 2a2:	00 c0       	rjmp	.+0      	; 0x2a4 <main+0x32>
 2a4:	00 00       	nop
 2a6:	8b b1       	in	r24, 0x0b	; 11
 2a8:	8f 7e       	andi	r24, 0xEF	; 239
 2aa:	8b b9       	out	0x0b, r24	; 11
 2ac:	8b b1       	in	r24, 0x0b	; 11
 2ae:	8f 7d       	andi	r24, 0xDF	; 223
 2b0:	8b b9       	out	0x0b, r24	; 11
 2b2:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <ValorADC1>
 2b6:	2b ea       	ldi	r18, 0xAB	; 171
 2b8:	82 9f       	mul	r24, r18
 2ba:	81 2d       	mov	r24, r1
 2bc:	11 24       	eor	r1, r1
 2be:	86 95       	lsr	r24
 2c0:	86 95       	lsr	r24
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 2c8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 2cc:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <ValorADC2>
 2d0:	82 9f       	mul	r24, r18
 2d2:	81 2d       	mov	r24, r1
 2d4:	11 24       	eor	r1, r1
 2d6:	86 95       	lsr	r24
 2d8:	86 95       	lsr	r24
 2da:	90 e0       	ldi	r25, 0x00	; 0
 2dc:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 2e0:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
 2e4:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <ValorADC3>
 2e8:	92 9f       	mul	r25, r18
 2ea:	91 2d       	mov	r25, r1
 2ec:	11 24       	eor	r1, r1
 2ee:	96 95       	lsr	r25
 2f0:	96 95       	lsr	r25
 2f2:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 2f6:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <ValorADC4>
 2fa:	82 9f       	mul	r24, r18
 2fc:	81 2d       	mov	r24, r1
 2fe:	11 24       	eor	r1, r1
 300:	86 95       	lsr	r24
 302:	86 95       	lsr	r24
 304:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 308:	b8 cf       	rjmp	.-144    	; 0x27a <main+0x8>
 30a:	2f ef       	ldi	r18, 0xFF	; 255
 30c:	83 ec       	ldi	r24, 0xC3	; 195
 30e:	99 e0       	ldi	r25, 0x09	; 9
 310:	21 50       	subi	r18, 0x01	; 1
 312:	80 40       	sbci	r24, 0x00	; 0
 314:	90 40       	sbci	r25, 0x00	; 0
 316:	e1 f7       	brne	.-8      	; 0x310 <main+0x9e>
 318:	00 c0       	rjmp	.+0      	; 0x31a <main+0xa8>
 31a:	00 00       	nop
 31c:	8b b1       	in	r24, 0x0b	; 11
 31e:	80 61       	ori	r24, 0x10	; 16
 320:	8b b9       	out	0x0b, r24	; 11
 322:	8b b1       	in	r24, 0x0b	; 11
 324:	8f 7d       	andi	r24, 0xDF	; 223
 326:	8b b9       	out	0x0b, r24	; 11
 328:	a8 cf       	rjmp	.-176    	; 0x27a <main+0x8>
 32a:	2f ef       	ldi	r18, 0xFF	; 255
 32c:	83 ec       	ldi	r24, 0xC3	; 195
 32e:	99 e0       	ldi	r25, 0x09	; 9
 330:	21 50       	subi	r18, 0x01	; 1
 332:	80 40       	sbci	r24, 0x00	; 0
 334:	90 40       	sbci	r25, 0x00	; 0
 336:	e1 f7       	brne	.-8      	; 0x330 <main+0xbe>
 338:	00 c0       	rjmp	.+0      	; 0x33a <main+0xc8>
 33a:	00 00       	nop
 33c:	8b b1       	in	r24, 0x0b	; 11
 33e:	8f 7e       	andi	r24, 0xEF	; 239
 340:	8b b9       	out	0x0b, r24	; 11
 342:	8b b1       	in	r24, 0x0b	; 11
 344:	80 62       	ori	r24, 0x20	; 32
 346:	8b b9       	out	0x0b, r24	; 11
 348:	98 cf       	rjmp	.-208    	; 0x27a <main+0x8>
 34a:	2f ef       	ldi	r18, 0xFF	; 255
 34c:	83 ec       	ldi	r24, 0xC3	; 195
 34e:	99 e0       	ldi	r25, 0x09	; 9
 350:	21 50       	subi	r18, 0x01	; 1
 352:	80 40       	sbci	r24, 0x00	; 0
 354:	90 40       	sbci	r25, 0x00	; 0
 356:	e1 f7       	brne	.-8      	; 0x350 <main+0xde>
 358:	00 c0       	rjmp	.+0      	; 0x35a <main+0xe8>
 35a:	00 00       	nop
 35c:	8b b1       	in	r24, 0x0b	; 11
 35e:	80 61       	ori	r24, 0x10	; 16
 360:	8b b9       	out	0x0b, r24	; 11
 362:	8b b1       	in	r24, 0x0b	; 11
 364:	80 62       	ori	r24, 0x20	; 32
 366:	8b b9       	out	0x0b, r24	; 11
 368:	88 cf       	rjmp	.-240    	; 0x27a <main+0x8>

0000036a <__vector_16>:
/*
	------------------------------------------------------
	INTERRUPCIONES
	------------------------------------------------------
*/
ISR(TIMER0_OVF_vect){
 36a:	1f 92       	push	r1
 36c:	0f 92       	push	r0
 36e:	0f b6       	in	r0, 0x3f	; 63
 370:	0f 92       	push	r0
 372:	11 24       	eor	r1, r1
 374:	8f 93       	push	r24
 376:	ef 93       	push	r30
 378:	ff 93       	push	r31
	switch (Turno)
 37a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 37e:	81 30       	cpi	r24, 0x01	; 1
 380:	91 f0       	breq	.+36     	; 0x3a6 <__vector_16+0x3c>
 382:	28 f0       	brcs	.+10     	; 0x38e <__vector_16+0x24>
 384:	82 30       	cpi	r24, 0x02	; 2
 386:	d9 f0       	breq	.+54     	; 0x3be <__vector_16+0x54>
 388:	83 30       	cpi	r24, 0x03	; 3
 38a:	29 f1       	breq	.+74     	; 0x3d6 <__vector_16+0x6c>
 38c:	2e c0       	rjmp	.+92     	; 0x3ea <__vector_16+0x80>
	{
	case 0:
		Turno=1;
 38e:	81 e0       	ldi	r24, 0x01	; 1
 390:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
		ADMUX &= ~((1<<MUX2)|(1<<MUX1)|(1<<MUX0)); 
 394:	ec e7       	ldi	r30, 0x7C	; 124
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	80 81       	ld	r24, Z
 39a:	88 7f       	andi	r24, 0xF8	; 248
 39c:	80 83       	st	Z, r24
		ADMUX |= (1<< MUX1);                              //ADC2
 39e:	80 81       	ld	r24, Z
 3a0:	82 60       	ori	r24, 0x02	; 2
 3a2:	80 83       	st	Z, r24
		break;
 3a4:	22 c0       	rjmp	.+68     	; 0x3ea <__vector_16+0x80>
	case 1:
		Turno=2;
 3a6:	82 e0       	ldi	r24, 0x02	; 2
 3a8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
		ADMUX &= ~((1<<MUX2)|(1<<MUX1)|(1<<MUX0));
 3ac:	ec e7       	ldi	r30, 0x7C	; 124
 3ae:	f0 e0       	ldi	r31, 0x00	; 0
 3b0:	80 81       	ld	r24, Z
 3b2:	88 7f       	andi	r24, 0xF8	; 248
 3b4:	80 83       	st	Z, r24
		ADMUX |= (1<<MUX1)|(1<<MUX0);                     //ADC3
 3b6:	80 81       	ld	r24, Z
 3b8:	83 60       	ori	r24, 0x03	; 3
 3ba:	80 83       	st	Z, r24
		break;
 3bc:	16 c0       	rjmp	.+44     	; 0x3ea <__vector_16+0x80>
	case 2:
		Turno=3;
 3be:	83 e0       	ldi	r24, 0x03	; 3
 3c0:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
		ADMUX &= ~((1<<MUX2)|(1<<MUX1)|(1<<MUX0));
 3c4:	ec e7       	ldi	r30, 0x7C	; 124
 3c6:	f0 e0       	ldi	r31, 0x00	; 0
 3c8:	80 81       	ld	r24, Z
 3ca:	88 7f       	andi	r24, 0xF8	; 248
 3cc:	80 83       	st	Z, r24
		ADMUX|=(1<<MUX2);                                 //ADC4
 3ce:	80 81       	ld	r24, Z
 3d0:	84 60       	ori	r24, 0x04	; 4
 3d2:	80 83       	st	Z, r24
		break;
 3d4:	0a c0       	rjmp	.+20     	; 0x3ea <__vector_16+0x80>
	case 3: 
		Turno = 0;
 3d6:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
		ADMUX &= ~((1<<MUX2)|(1<<MUX1)|(1<<MUX0));
 3da:	ec e7       	ldi	r30, 0x7C	; 124
 3dc:	f0 e0       	ldi	r31, 0x00	; 0
 3de:	80 81       	ld	r24, Z
 3e0:	88 7f       	andi	r24, 0xF8	; 248
 3e2:	80 83       	st	Z, r24
		ADMUX |= (1<<MUX2)|(1<<MUX1);                      //ADC6
 3e4:	80 81       	ld	r24, Z
 3e6:	86 60       	ori	r24, 0x06	; 6
 3e8:	80 83       	st	Z, r24
		break; 
	}
	ADCSRA |= (1<<ADSC);
 3ea:	ea e7       	ldi	r30, 0x7A	; 122
 3ec:	f0 e0       	ldi	r31, 0x00	; 0
 3ee:	80 81       	ld	r24, Z
 3f0:	80 64       	ori	r24, 0x40	; 64
 3f2:	80 83       	st	Z, r24
	//TCNT0 = 250;
	TCNT0 = 220;
 3f4:	8c ed       	ldi	r24, 0xDC	; 220
 3f6:	86 bd       	out	0x26, r24	; 38
	TIFR0 |= (1 << TOV0);
 3f8:	85 b3       	in	r24, 0x15	; 21
 3fa:	81 60       	ori	r24, 0x01	; 1
 3fc:	85 bb       	out	0x15, r24	; 21
}
 3fe:	ff 91       	pop	r31
 400:	ef 91       	pop	r30
 402:	8f 91       	pop	r24
 404:	0f 90       	pop	r0
 406:	0f be       	out	0x3f, r0	; 63
 408:	0f 90       	pop	r0
 40a:	1f 90       	pop	r1
 40c:	18 95       	reti

0000040e <__vector_21>:

ISR(ADC_vect){
 40e:	1f 92       	push	r1
 410:	0f 92       	push	r0
 412:	0f b6       	in	r0, 0x3f	; 63
 414:	0f 92       	push	r0
 416:	11 24       	eor	r1, r1
 418:	8f 93       	push	r24
 41a:	ef 93       	push	r30
 41c:	ff 93       	push	r31
	switch (Turno)
 41e:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
 422:	81 30       	cpi	r24, 0x01	; 1
 424:	59 f0       	breq	.+22     	; 0x43c <__vector_21+0x2e>
 426:	28 f0       	brcs	.+10     	; 0x432 <__vector_21+0x24>
 428:	82 30       	cpi	r24, 0x02	; 2
 42a:	69 f0       	breq	.+26     	; 0x446 <__vector_21+0x38>
 42c:	83 30       	cpi	r24, 0x03	; 3
 42e:	81 f0       	breq	.+32     	; 0x450 <__vector_21+0x42>
 430:	13 c0       	rjmp	.+38     	; 0x458 <__vector_21+0x4a>
	{
	case 0:
		ValorADC1 = ADCH;
 432:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 436:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ValorADC1>
		break;
 43a:	0e c0       	rjmp	.+28     	; 0x458 <__vector_21+0x4a>
	case 1:
		ValorADC2 = ADCH;
 43c:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 440:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <ValorADC2>
		break;
 444:	09 c0       	rjmp	.+18     	; 0x458 <__vector_21+0x4a>
	case 2:
		ValorADC3 = ADCH;
 446:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 44a:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <ValorADC3>
		break;
 44e:	04 c0       	rjmp	.+8      	; 0x458 <__vector_21+0x4a>
	case 3:
		ValorADC4 = ADCH; 
 450:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
 454:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <ValorADC4>
		break;
	default:
		break;
	}
	ADCSRA |= (1<<ADIF);
 458:	ea e7       	ldi	r30, 0x7A	; 122
 45a:	f0 e0       	ldi	r31, 0x00	; 0
 45c:	80 81       	ld	r24, Z
 45e:	80 61       	ori	r24, 0x10	; 16
 460:	80 83       	st	Z, r24
}
 462:	ff 91       	pop	r31
 464:	ef 91       	pop	r30
 466:	8f 91       	pop	r24
 468:	0f 90       	pop	r0
 46a:	0f be       	out	0x3f, r0	; 63
 46c:	0f 90       	pop	r0
 46e:	1f 90       	pop	r1
 470:	18 95       	reti

00000472 <__vector_4>:

ISR (PCINT1_vect){
 472:	1f 92       	push	r1
 474:	0f 92       	push	r0
 476:	0f b6       	in	r0, 0x3f	; 63
 478:	0f 92       	push	r0
 47a:	11 24       	eor	r1, r1
 47c:	2f 93       	push	r18
 47e:	3f 93       	push	r19
 480:	4f 93       	push	r20
 482:	5f 93       	push	r21
 484:	6f 93       	push	r22
 486:	7f 93       	push	r23
 488:	8f 93       	push	r24
 48a:	9f 93       	push	r25
 48c:	af 93       	push	r26
 48e:	bf 93       	push	r27
 490:	ef 93       	push	r30
 492:	ff 93       	push	r31
	
	if ((PINC & (1<<PINC0)) == 0){
 494:	30 99       	sbic	0x06, 0	; 6
 496:	0b c0       	rjmp	.+22     	; 0x4ae <__vector_4+0x3c>
		//Función para cambiar el modo
		contador++;
 498:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <contador>
 49c:	8f 5f       	subi	r24, 0xFF	; 255
 49e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <contador>
		if (contador == 4){
 4a2:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <contador>
 4a6:	84 30       	cpi	r24, 0x04	; 4
 4a8:	11 f4       	brne	.+4      	; 0x4ae <__vector_4+0x3c>
			contador = 0; 
 4aa:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <contador>
		}

	}
	if ((PINC & (1<<PINC1)) == 0){
 4ae:	31 99       	sbic	0x06, 1	; 6
 4b0:	3d c1       	rjmp	.+634    	; 0x72c <__vector_4+0x2ba>
		//Write EEPROM Función para leer valores ADC
		//eeprom_write_byte(uint8_t*address, uint8_t ValorADC1);
		//encender otro led para indicar que se guardo algo

		PORTD &= ~(1<<PORTD6);
 4b2:	8b b1       	in	r24, 0x0b	; 11
 4b4:	8f 7b       	andi	r24, 0xBF	; 191
 4b6:	8b b9       	out	0x0b, r24	; 11
		if(contador == 2){
 4b8:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <contador>
 4bc:	82 30       	cpi	r24, 0x02	; 2
 4be:	09 f0       	breq	.+2      	; 0x4c2 <__vector_4+0x50>
 4c0:	85 c0       	rjmp	.+266    	; 0x5cc <__vector_4+0x15a>
			
			PORTD |= (1<<PORTD6);
 4c2:	8b b1       	in	r24, 0x0b	; 11
 4c4:	80 64       	ori	r24, 0x40	; 64
 4c6:	8b b9       	out	0x0b, r24	; 11
			if(mem == 0){
 4c8:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 4cc:	81 11       	cpse	r24, r1
 4ce:	1c c0       	rjmp	.+56     	; 0x508 <__vector_4+0x96>
				eeprom_write_byte((uint8_t*)0, OCR1A);
 4d0:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 4d4:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	90 e0       	ldi	r25, 0x00	; 0
 4dc:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)1, OCR1B);
 4e0:	60 91 8a 00 	lds	r22, 0x008A	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
 4e4:	70 91 8b 00 	lds	r23, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	90 e0       	ldi	r25, 0x00	; 0
 4ec:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)2, OCR2A);
 4f0:	60 91 b3 00 	lds	r22, 0x00B3	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 4f4:	82 e0       	ldi	r24, 0x02	; 2
 4f6:	90 e0       	ldi	r25, 0x00	; 0
 4f8:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)3, OCR2B);
 4fc:	60 91 b4 00 	lds	r22, 0x00B4	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 500:	83 e0       	ldi	r24, 0x03	; 3
 502:	90 e0       	ldi	r25, 0x00	; 0
 504:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
			}
			if (mem == 1){
 508:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 50c:	81 30       	cpi	r24, 0x01	; 1
 50e:	e1 f4       	brne	.+56     	; 0x548 <__vector_4+0xd6>
				eeprom_write_byte((uint8_t*)4, OCR1A);
 510:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 514:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 518:	84 e0       	ldi	r24, 0x04	; 4
 51a:	90 e0       	ldi	r25, 0x00	; 0
 51c:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)5, OCR1B);
 520:	60 91 8a 00 	lds	r22, 0x008A	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
 524:	70 91 8b 00 	lds	r23, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 528:	85 e0       	ldi	r24, 0x05	; 5
 52a:	90 e0       	ldi	r25, 0x00	; 0
 52c:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)6, OCR2A);
 530:	60 91 b3 00 	lds	r22, 0x00B3	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 534:	86 e0       	ldi	r24, 0x06	; 6
 536:	90 e0       	ldi	r25, 0x00	; 0
 538:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)7, OCR2B);
 53c:	60 91 b4 00 	lds	r22, 0x00B4	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 540:	87 e0       	ldi	r24, 0x07	; 7
 542:	90 e0       	ldi	r25, 0x00	; 0
 544:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
			}
			if(mem == 2){
 548:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 54c:	82 30       	cpi	r24, 0x02	; 2
 54e:	e1 f4       	brne	.+56     	; 0x588 <__vector_4+0x116>
				eeprom_write_byte((uint8_t*)8, OCR1A);
 550:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 554:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 558:	88 e0       	ldi	r24, 0x08	; 8
 55a:	90 e0       	ldi	r25, 0x00	; 0
 55c:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)9, OCR1B);
 560:	60 91 8a 00 	lds	r22, 0x008A	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
 564:	70 91 8b 00 	lds	r23, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 568:	89 e0       	ldi	r24, 0x09	; 9
 56a:	90 e0       	ldi	r25, 0x00	; 0
 56c:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)10, OCR2A);
 570:	60 91 b3 00 	lds	r22, 0x00B3	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 574:	8a e0       	ldi	r24, 0x0A	; 10
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)11, OCR2B);
 57c:	60 91 b4 00 	lds	r22, 0x00B4	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 580:	8b e0       	ldi	r24, 0x0B	; 11
 582:	90 e0       	ldi	r25, 0x00	; 0
 584:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
			}
			if(mem == 3){
 588:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 58c:	83 30       	cpi	r24, 0x03	; 3
 58e:	09 f0       	breq	.+2      	; 0x592 <__vector_4+0x120>
 590:	cd c0       	rjmp	.+410    	; 0x72c <__vector_4+0x2ba>
				eeprom_write_byte((uint8_t*)12, OCR1A);
 592:	60 91 88 00 	lds	r22, 0x0088	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
 596:	70 91 89 00 	lds	r23, 0x0089	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 59a:	8c e0       	ldi	r24, 0x0C	; 12
 59c:	90 e0       	ldi	r25, 0x00	; 0
 59e:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)13, OCR1B);
 5a2:	60 91 8a 00 	lds	r22, 0x008A	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
 5a6:	70 91 8b 00 	lds	r23, 0x008B	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 5aa:	8d e0       	ldi	r24, 0x0D	; 13
 5ac:	90 e0       	ldi	r25, 0x00	; 0
 5ae:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)14, OCR2A);
 5b2:	60 91 b3 00 	lds	r22, 0x00B3	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
 5b6:	8e e0       	ldi	r24, 0x0E	; 14
 5b8:	90 e0       	ldi	r25, 0x00	; 0
 5ba:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
				eeprom_write_byte((uint8_t*)15, OCR2B);
 5be:	60 91 b4 00 	lds	r22, 0x00B4	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
 5c2:	8f e0       	ldi	r24, 0x0F	; 15
 5c4:	90 e0       	ldi	r25, 0x00	; 0
 5c6:	0e 94 db 05 	call	0xbb6	; 0xbb6 <eeprom_write_byte>
 5ca:	b0 c0       	rjmp	.+352    	; 0x72c <__vector_4+0x2ba>
			}
		}else if(contador == 3){
 5cc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <contador>
 5d0:	83 30       	cpi	r24, 0x03	; 3
 5d2:	09 f0       	breq	.+2      	; 0x5d6 <__vector_4+0x164>
 5d4:	ab c0       	rjmp	.+342    	; 0x72c <__vector_4+0x2ba>
			PORTD |= (1<<PORTD6);
 5d6:	8b b1       	in	r24, 0x0b	; 11
 5d8:	80 64       	ori	r24, 0x40	; 64
 5da:	8b b9       	out	0x0b, r24	; 11
			if(mem == 0){
 5dc:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 5e0:	81 11       	cpse	r24, r1
 5e2:	26 c0       	rjmp	.+76     	; 0x630 <__vector_4+0x1be>
				ValorADC1 = eeprom_read_byte((uint8_t*)0);
 5e4:	80 e0       	ldi	r24, 0x00	; 0
 5e6:	90 e0       	ldi	r25, 0x00	; 0
 5e8:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 5ec:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ValorADC1>
				OCR1A = ValorADC1; 
 5f0:	90 e0       	ldi	r25, 0x00	; 0
 5f2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 5f6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
				ValorADC2 = eeprom_read_byte((uint8_t*)1); 
 5fa:	81 e0       	ldi	r24, 0x01	; 1
 5fc:	90 e0       	ldi	r25, 0x00	; 0
 5fe:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 602:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <ValorADC2>
				OCR1B = ValorADC2; 
 606:	90 e0       	ldi	r25, 0x00	; 0
 608:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 60c:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
				ValorADC3 = eeprom_read_byte((uint8_t*)2);
 610:	82 e0       	ldi	r24, 0x02	; 2
 612:	90 e0       	ldi	r25, 0x00	; 0
 614:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 618:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <ValorADC3>
				OCR2A = ValorADC3; 
 61c:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				ValorADC4 = eeprom_read_byte((uint8_t*)3);
 620:	83 e0       	ldi	r24, 0x03	; 3
 622:	90 e0       	ldi	r25, 0x00	; 0
 624:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 628:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <ValorADC4>
				OCR2B = ValorADC4; 
 62c:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
			}
			if(mem == 1){
 630:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 634:	81 30       	cpi	r24, 0x01	; 1
 636:	31 f5       	brne	.+76     	; 0x684 <__vector_4+0x212>
				ValorADC1 = eeprom_read_byte((uint8_t*)4);
 638:	84 e0       	ldi	r24, 0x04	; 4
 63a:	90 e0       	ldi	r25, 0x00	; 0
 63c:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 640:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ValorADC1>
				OCR1A = ValorADC1;
 644:	90 e0       	ldi	r25, 0x00	; 0
 646:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 64a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
				ValorADC2 = eeprom_read_byte((uint8_t*)5);
 64e:	85 e0       	ldi	r24, 0x05	; 5
 650:	90 e0       	ldi	r25, 0x00	; 0
 652:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 656:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <ValorADC2>
				OCR1B = ValorADC2;
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 660:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
				ValorADC3 = eeprom_read_byte((uint8_t*)6);
 664:	86 e0       	ldi	r24, 0x06	; 6
 666:	90 e0       	ldi	r25, 0x00	; 0
 668:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 66c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <ValorADC3>
				OCR2A = ValorADC3;
 670:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				ValorADC4 = eeprom_read_byte((uint8_t*)7);
 674:	87 e0       	ldi	r24, 0x07	; 7
 676:	90 e0       	ldi	r25, 0x00	; 0
 678:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 67c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <ValorADC4>
				OCR2B = ValorADC4;
 680:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
			}
			if(mem == 2){
 684:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 688:	82 30       	cpi	r24, 0x02	; 2
 68a:	31 f5       	brne	.+76     	; 0x6d8 <__vector_4+0x266>
				ValorADC1 = eeprom_read_byte((uint8_t*)8);
 68c:	88 e0       	ldi	r24, 0x08	; 8
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 694:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ValorADC1>
				OCR1A = ValorADC1;
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 69e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
				ValorADC2 = eeprom_read_byte((uint8_t*)9);
 6a2:	89 e0       	ldi	r24, 0x09	; 9
 6a4:	90 e0       	ldi	r25, 0x00	; 0
 6a6:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 6aa:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <ValorADC2>
				OCR1B = ValorADC2;
 6ae:	90 e0       	ldi	r25, 0x00	; 0
 6b0:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 6b4:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
				ValorADC3 = eeprom_read_byte((uint8_t*)10);
 6b8:	8a e0       	ldi	r24, 0x0A	; 10
 6ba:	90 e0       	ldi	r25, 0x00	; 0
 6bc:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 6c0:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <ValorADC3>
				OCR2A = ValorADC3;
 6c4:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				ValorADC4 = eeprom_read_byte((uint8_t*)11);
 6c8:	8b e0       	ldi	r24, 0x0B	; 11
 6ca:	90 e0       	ldi	r25, 0x00	; 0
 6cc:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 6d0:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <ValorADC4>
				OCR2B = ValorADC4;
 6d4:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
			}
			if(mem == 3){
 6d8:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 6dc:	83 30       	cpi	r24, 0x03	; 3
 6de:	31 f5       	brne	.+76     	; 0x72c <__vector_4+0x2ba>
				ValorADC1 = eeprom_read_byte((uint8_t*)12);
 6e0:	8c e0       	ldi	r24, 0x0C	; 12
 6e2:	90 e0       	ldi	r25, 0x00	; 0
 6e4:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 6e8:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <ValorADC1>
				OCR1A = ValorADC1;
 6ec:	90 e0       	ldi	r25, 0x00	; 0
 6ee:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
 6f2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
				ValorADC2 = eeprom_read_byte((uint8_t*)13);
 6f6:	8d e0       	ldi	r24, 0x0D	; 13
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 6fe:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <ValorADC2>
				OCR1B = ValorADC2;
 702:	90 e0       	ldi	r25, 0x00	; 0
 704:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
 708:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
				ValorADC3 = eeprom_read_byte((uint8_t*)14);
 70c:	8e e0       	ldi	r24, 0x0E	; 14
 70e:	90 e0       	ldi	r25, 0x00	; 0
 710:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 714:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <ValorADC3>
				OCR2A = ValorADC3;
 718:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				ValorADC4 = eeprom_read_byte((uint8_t*)15);
 71c:	8f e0       	ldi	r24, 0x0F	; 15
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	0e 94 d3 05 	call	0xba6	; 0xba6 <eeprom_read_byte>
 724:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <ValorADC4>
				OCR2B = ValorADC4;
 728:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
			}
		}
	}
	if ((PINC & (1<<PINC5)) == 0){ 
 72c:	35 99       	sbic	0x06, 5	; 6
 72e:	33 c0       	rjmp	.+102    	; 0x796 <__vector_4+0x324>
		//Sumo una variable para cambiar la posición de las 4 posiciones guardadas
		mem++;
 730:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 734:	8f 5f       	subi	r24, 0xFF	; 255
 736:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <mem>
		
		if(mem == 4){
 73a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 73e:	84 30       	cpi	r24, 0x04	; 4
 740:	11 f4       	brne	.+4      	; 0x746 <__vector_4+0x2d4>
			mem = 0; 
 742:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <mem>
		}
		if(mem == 0){
 746:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 74a:	81 11       	cpse	r24, r1
 74c:	06 c0       	rjmp	.+12     	; 0x75a <__vector_4+0x2e8>
			//Encender Nada
			PORTB &= ~(1<<PORTB0);
 74e:	85 b1       	in	r24, 0x05	; 5
 750:	8e 7f       	andi	r24, 0xFE	; 254
 752:	85 b9       	out	0x05, r24	; 5
			PORTD &= ~(1<<PORTD7);
 754:	8b b1       	in	r24, 0x0b	; 11
 756:	8f 77       	andi	r24, 0x7F	; 127
 758:	8b b9       	out	0x0b, r24	; 11
		}
		if(mem == 1){
 75a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 75e:	81 30       	cpi	r24, 0x01	; 1
 760:	31 f4       	brne	.+12     	; 0x76e <__vector_4+0x2fc>
			//Encender LED1
			PORTD |= (1<<PORTD7);
 762:	8b b1       	in	r24, 0x0b	; 11
 764:	80 68       	ori	r24, 0x80	; 128
 766:	8b b9       	out	0x0b, r24	; 11
			PORTB &= ~(1<<PORTB0);
 768:	85 b1       	in	r24, 0x05	; 5
 76a:	8e 7f       	andi	r24, 0xFE	; 254
 76c:	85 b9       	out	0x05, r24	; 5
		}
		if(mem == 2){
 76e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 772:	82 30       	cpi	r24, 0x02	; 2
 774:	31 f4       	brne	.+12     	; 0x782 <__vector_4+0x310>
			//Encender LED2
			PORTD &= ~(1<<PORTD7);
 776:	8b b1       	in	r24, 0x0b	; 11
 778:	8f 77       	andi	r24, 0x7F	; 127
 77a:	8b b9       	out	0x0b, r24	; 11
			PORTB |= (1<<PORTB0);
 77c:	85 b1       	in	r24, 0x05	; 5
 77e:	81 60       	ori	r24, 0x01	; 1
 780:	85 b9       	out	0x05, r24	; 5
			
		}
		if(mem == 3){
 782:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <mem>
 786:	83 30       	cpi	r24, 0x03	; 3
 788:	31 f4       	brne	.+12     	; 0x796 <__vector_4+0x324>
			//Encer Led1 y 2
			PORTD |= (1<<PORTD7);
 78a:	8b b1       	in	r24, 0x0b	; 11
 78c:	80 68       	ori	r24, 0x80	; 128
 78e:	8b b9       	out	0x0b, r24	; 11
			PORTB |= (1<<PORTB0);
 790:	85 b1       	in	r24, 0x05	; 5
 792:	81 60       	ori	r24, 0x01	; 1
 794:	85 b9       	out	0x05, r24	; 5
		}
	}
}
 796:	ff 91       	pop	r31
 798:	ef 91       	pop	r30
 79a:	bf 91       	pop	r27
 79c:	af 91       	pop	r26
 79e:	9f 91       	pop	r25
 7a0:	8f 91       	pop	r24
 7a2:	7f 91       	pop	r23
 7a4:	6f 91       	pop	r22
 7a6:	5f 91       	pop	r21
 7a8:	4f 91       	pop	r20
 7aa:	3f 91       	pop	r19
 7ac:	2f 91       	pop	r18
 7ae:	0f 90       	pop	r0
 7b0:	0f be       	out	0x3f, r0	; 63
 7b2:	0f 90       	pop	r0
 7b4:	1f 90       	pop	r1
 7b6:	18 95       	reti

000007b8 <__vector_18>:

ISR(USART_RX_vect){
 7b8:	1f 92       	push	r1
 7ba:	0f 92       	push	r0
 7bc:	0f b6       	in	r0, 0x3f	; 63
 7be:	0f 92       	push	r0
 7c0:	11 24       	eor	r1, r1
 7c2:	8f 93       	push	r24
	bufferTX = UDR0;
 7c4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
 7c8:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <bufferTX>
	while(!(UCSR0A & (1<<UDRE0)));
 7cc:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
 7d0:	85 ff       	sbrs	r24, 5
 7d2:	fc cf       	rjmp	.-8      	; 0x7cc <__vector_18+0x14>
	//UDR0 = bufferTX;		
		
}
 7d4:	8f 91       	pop	r24
 7d6:	0f 90       	pop	r0
 7d8:	0f be       	out	0x3f, r0	; 63
 7da:	0f 90       	pop	r0
 7dc:	1f 90       	pop	r1
 7de:	18 95       	reti

000007e0 <SetupPWM1>:
 *
 * Created: 19/05/2024 13:26:07
 *  Author: luisa
 */ 
#include "PWM1.h"
void SetupPWM1(uint8_t ModoPWM1, uint8_t Sentido1, uint8_t SaidaPMW1, uint16_t PrescalerPWM1){
 7e0:	0f 93       	push	r16
 7e2:	1f 93       	push	r17
 7e4:	d9 01       	movw	r26, r18
	//MODOS
	switch (ModoPWM1)
 7e6:	08 2f       	mov	r16, r24
 7e8:	10 e0       	ldi	r17, 0x00	; 0
 7ea:	0a 30       	cpi	r16, 0x0A	; 10
 7ec:	11 05       	cpc	r17, r1
 7ee:	08 f0       	brcs	.+2      	; 0x7f2 <SetupPWM1+0x12>
 7f0:	5e c0       	rjmp	.+188    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
 7f2:	f8 01       	movw	r30, r16
 7f4:	e4 5c       	subi	r30, 0xC4	; 196
 7f6:	ff 4f       	sbci	r31, 0xFF	; 255
 7f8:	0c 94 cd 05 	jmp	0xb9a	; 0xb9a <__tablejump2__>
	{
		case Phase8:
		TCCR1A|=(1<<WGM10);
 7fc:	e0 e8       	ldi	r30, 0x80	; 128
 7fe:	f0 e0       	ldi	r31, 0x00	; 0
 800:	90 81       	ld	r25, Z
 802:	91 60       	ori	r25, 0x01	; 1
 804:	90 83       	st	Z, r25
		break;
 806:	53 c0       	rjmp	.+166    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case Phase9:
		TCCR1A|=(1<<WGM11);
 808:	e0 e8       	ldi	r30, 0x80	; 128
 80a:	f0 e0       	ldi	r31, 0x00	; 0
 80c:	90 81       	ld	r25, Z
 80e:	92 60       	ori	r25, 0x02	; 2
 810:	90 83       	st	Z, r25
		break;
 812:	4d c0       	rjmp	.+154    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case Phase10:
		TCCR1A|=(1<<WGM10)|(1<<WGM11);
 814:	e0 e8       	ldi	r30, 0x80	; 128
 816:	f0 e0       	ldi	r31, 0x00	; 0
 818:	90 81       	ld	r25, Z
 81a:	93 60       	ori	r25, 0x03	; 3
 81c:	90 83       	st	Z, r25
		break;
 81e:	47 c0       	rjmp	.+142    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case PhaseICR:
		TCCR1B|=(1<<WGM13);
 820:	e1 e8       	ldi	r30, 0x81	; 129
 822:	f0 e0       	ldi	r31, 0x00	; 0
 824:	90 81       	ld	r25, Z
 826:	90 61       	ori	r25, 0x10	; 16
 828:	90 83       	st	Z, r25
		break;
 82a:	41 c0       	rjmp	.+130    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case PhaseOCR:
		TCCR1B|=(1<<WGM13);
 82c:	e1 e8       	ldi	r30, 0x81	; 129
 82e:	f0 e0       	ldi	r31, 0x00	; 0
 830:	90 81       	ld	r25, Z
 832:	90 61       	ori	r25, 0x10	; 16
 834:	90 83       	st	Z, r25
		TCCR1A |=(1<<WGM12);
 836:	e0 e8       	ldi	r30, 0x80	; 128
 838:	f0 e0       	ldi	r31, 0x00	; 0
 83a:	90 81       	ld	r25, Z
 83c:	98 60       	ori	r25, 0x08	; 8
 83e:	90 83       	st	Z, r25
		break;
 840:	36 c0       	rjmp	.+108    	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case Fast8:
		TCCR1B|=(1<<WGM12);
 842:	e1 e8       	ldi	r30, 0x81	; 129
 844:	f0 e0       	ldi	r31, 0x00	; 0
 846:	90 81       	ld	r25, Z
 848:	98 60       	ori	r25, 0x08	; 8
 84a:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM10);
 84c:	e0 e8       	ldi	r30, 0x80	; 128
 84e:	f0 e0       	ldi	r31, 0x00	; 0
 850:	90 81       	ld	r25, Z
 852:	91 60       	ori	r25, 0x01	; 1
 854:	90 83       	st	Z, r25
		break;
 856:	2b c0       	rjmp	.+86     	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case Fast9:
		TCCR1B|=(1<<WGM12);
 858:	e1 e8       	ldi	r30, 0x81	; 129
 85a:	f0 e0       	ldi	r31, 0x00	; 0
 85c:	90 81       	ld	r25, Z
 85e:	98 60       	ori	r25, 0x08	; 8
 860:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM11);
 862:	e0 e8       	ldi	r30, 0x80	; 128
 864:	f0 e0       	ldi	r31, 0x00	; 0
 866:	90 81       	ld	r25, Z
 868:	92 60       	ori	r25, 0x02	; 2
 86a:	90 83       	st	Z, r25
		break;
 86c:	20 c0       	rjmp	.+64     	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case Fast10:
		TCCR1B|=(1<<WGM12);
 86e:	e1 e8       	ldi	r30, 0x81	; 129
 870:	f0 e0       	ldi	r31, 0x00	; 0
 872:	90 81       	ld	r25, Z
 874:	98 60       	ori	r25, 0x08	; 8
 876:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM10)|(1<<WGM11);
 878:	e0 e8       	ldi	r30, 0x80	; 128
 87a:	f0 e0       	ldi	r31, 0x00	; 0
 87c:	90 81       	ld	r25, Z
 87e:	93 60       	ori	r25, 0x03	; 3
 880:	90 83       	st	Z, r25
		break;
 882:	15 c0       	rjmp	.+42     	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case FastICR:
		TCCR1B|=(1<<WGM13)|(1<<WGM12);
 884:	e1 e8       	ldi	r30, 0x81	; 129
 886:	f0 e0       	ldi	r31, 0x00	; 0
 888:	90 81       	ld	r25, Z
 88a:	98 61       	ori	r25, 0x18	; 24
 88c:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM11);
 88e:	e0 e8       	ldi	r30, 0x80	; 128
 890:	f0 e0       	ldi	r31, 0x00	; 0
 892:	90 81       	ld	r25, Z
 894:	92 60       	ori	r25, 0x02	; 2
 896:	90 83       	st	Z, r25
		break;
 898:	0a c0       	rjmp	.+20     	; 0x8ae <__DATA_REGION_LENGTH__+0xae>
		case FastOCR:
		TCCR1B|=(1<<WGM13)|(1<<WGM12);
 89a:	e1 e8       	ldi	r30, 0x81	; 129
 89c:	f0 e0       	ldi	r31, 0x00	; 0
 89e:	90 81       	ld	r25, Z
 8a0:	98 61       	ori	r25, 0x18	; 24
 8a2:	90 83       	st	Z, r25
		TCCR1A|=(1<<WGM11)|(1<<WGM10);
 8a4:	e0 e8       	ldi	r30, 0x80	; 128
 8a6:	f0 e0       	ldi	r31, 0x00	; 0
 8a8:	90 81       	ld	r25, Z
 8aa:	93 60       	ori	r25, 0x03	; 3
 8ac:	90 83       	st	Z, r25
		break;
	}
	// SENTIDO Y SALIDA
	if ((ModoPWM1==Fast8)|(ModoPWM1==Fast9)|(ModoPWM1==Fast10)|(ModoPWM1==FastICR)|(ModoPWM1==FastOCR))
 8ae:	51 e0       	ldi	r21, 0x01	; 1
 8b0:	2b ef       	ldi	r18, 0xFB	; 251
 8b2:	28 0f       	add	r18, r24
 8b4:	22 30       	cpi	r18, 0x02	; 2
 8b6:	08 f0       	brcs	.+2      	; 0x8ba <__DATA_REGION_LENGTH__+0xba>
 8b8:	50 e0       	ldi	r21, 0x00	; 0
 8ba:	31 e0       	ldi	r19, 0x01	; 1
 8bc:	87 30       	cpi	r24, 0x07	; 7
 8be:	09 f0       	breq	.+2      	; 0x8c2 <__DATA_REGION_LENGTH__+0xc2>
 8c0:	30 e0       	ldi	r19, 0x00	; 0
 8c2:	91 e0       	ldi	r25, 0x01	; 1
 8c4:	88 30       	cpi	r24, 0x08	; 8
 8c6:	09 f0       	breq	.+2      	; 0x8ca <__DATA_REGION_LENGTH__+0xca>
 8c8:	90 e0       	ldi	r25, 0x00	; 0
 8ca:	21 e0       	ldi	r18, 0x01	; 1
 8cc:	89 30       	cpi	r24, 0x09	; 9
 8ce:	09 f0       	breq	.+2      	; 0x8d2 <__DATA_REGION_LENGTH__+0xd2>
 8d0:	20 e0       	ldi	r18, 0x00	; 0
 8d2:	35 2b       	or	r19, r21
 8d4:	93 2b       	or	r25, r19
 8d6:	11 f4       	brne	.+4      	; 0x8dc <__DATA_REGION_LENGTH__+0xdc>
 8d8:	22 23       	and	r18, r18
 8da:	81 f1       	breq	.+96     	; 0x93c <__stack+0x3d>
	{
		switch (SaidaPMW1)
 8dc:	44 23       	and	r20, r20
 8de:	19 f0       	breq	.+6      	; 0x8e6 <__DATA_REGION_LENGTH__+0xe6>
 8e0:	41 30       	cpi	r20, 0x01	; 1
 8e2:	b9 f0       	breq	.+46     	; 0x912 <__stack+0x13>
 8e4:	2b c0       	rjmp	.+86     	; 0x93c <__stack+0x3d>
		{
			case A:
			switch (Sentido1)
 8e6:	66 23       	and	r22, r22
 8e8:	41 f0       	breq	.+16     	; 0x8fa <__DATA_REGION_LENGTH__+0xfa>
 8ea:	61 30       	cpi	r22, 0x01	; 1
 8ec:	59 f4       	brne	.+22     	; 0x904 <__stack+0x5>
			{
				case Positivo:
				TCCR1A|=(1<<COM1A1);
 8ee:	e0 e8       	ldi	r30, 0x80	; 128
 8f0:	f0 e0       	ldi	r31, 0x00	; 0
 8f2:	80 81       	ld	r24, Z
 8f4:	80 68       	ori	r24, 0x80	; 128
 8f6:	80 83       	st	Z, r24
				break;
 8f8:	05 c0       	rjmp	.+10     	; 0x904 <__stack+0x5>
				case Invertido:
				TCCR1A|=(1<<COM1A1)|(1<<COM1A0);
 8fa:	e0 e8       	ldi	r30, 0x80	; 128
 8fc:	f0 e0       	ldi	r31, 0x00	; 0
 8fe:	80 81       	ld	r24, Z
 900:	80 6c       	ori	r24, 0xC0	; 192
 902:	80 83       	st	Z, r24
				break;
			}
			DDRB |= (1<<DDB1);
 904:	84 b1       	in	r24, 0x04	; 4
 906:	82 60       	ori	r24, 0x02	; 2
 908:	84 b9       	out	0x04, r24	; 4
			PORTB &= ~(1<<PORTB1);
 90a:	85 b1       	in	r24, 0x05	; 5
 90c:	8d 7f       	andi	r24, 0xFD	; 253
 90e:	85 b9       	out	0x05, r24	; 5
			//TIMSK1 |= (1<<OCIE1A);
			break;
 910:	15 c0       	rjmp	.+42     	; 0x93c <__stack+0x3d>
			case B:
			switch (Sentido1)
 912:	66 23       	and	r22, r22
 914:	41 f0       	breq	.+16     	; 0x926 <__stack+0x27>
 916:	61 30       	cpi	r22, 0x01	; 1
 918:	59 f4       	brne	.+22     	; 0x930 <__stack+0x31>
			{
				case Positivo:
				TCCR1A|=(1<<COM1B1);
 91a:	e0 e8       	ldi	r30, 0x80	; 128
 91c:	f0 e0       	ldi	r31, 0x00	; 0
 91e:	80 81       	ld	r24, Z
 920:	80 62       	ori	r24, 0x20	; 32
 922:	80 83       	st	Z, r24
				break;
 924:	05 c0       	rjmp	.+10     	; 0x930 <__stack+0x31>
				case Invertido:
				TCCR1A|=(1<<COM1B1)|(1<<COM1B0);
 926:	e0 e8       	ldi	r30, 0x80	; 128
 928:	f0 e0       	ldi	r31, 0x00	; 0
 92a:	80 81       	ld	r24, Z
 92c:	80 63       	ori	r24, 0x30	; 48
 92e:	80 83       	st	Z, r24
				break;
			}
			DDRB |= (1<<DDB2);
 930:	84 b1       	in	r24, 0x04	; 4
 932:	84 60       	ori	r24, 0x04	; 4
 934:	84 b9       	out	0x04, r24	; 4
			PORTB &= ~(1<<PORTB2);
 936:	85 b1       	in	r24, 0x05	; 5
 938:	8b 7f       	andi	r24, 0xFB	; 251
 93a:	85 b9       	out	0x05, r24	; 5
			//TIMSK1 |= (1<<OCIE1B);
			break;
		}
	}
	// PRESCALER
	switch (PrescalerPWM1)
 93c:	a0 34       	cpi	r26, 0x40	; 64
 93e:	b1 05       	cpc	r27, r1
 940:	d1 f0       	breq	.+52     	; 0x976 <__stack+0x77>
 942:	28 f4       	brcc	.+10     	; 0x94e <__stack+0x4f>
 944:	10 97       	sbiw	r26, 0x00	; 0
 946:	59 f0       	breq	.+22     	; 0x95e <__stack+0x5f>
 948:	18 97       	sbiw	r26, 0x08	; 8
 94a:	79 f0       	breq	.+30     	; 0x96a <__stack+0x6b>
 94c:	25 c0       	rjmp	.+74     	; 0x998 <__stack+0x99>
 94e:	a1 15       	cp	r26, r1
 950:	81 e0       	ldi	r24, 0x01	; 1
 952:	b8 07       	cpc	r27, r24
 954:	b1 f0       	breq	.+44     	; 0x982 <__stack+0x83>
 956:	a1 15       	cp	r26, r1
 958:	b4 40       	sbci	r27, 0x04	; 4
 95a:	c9 f0       	breq	.+50     	; 0x98e <__stack+0x8f>
 95c:	1d c0       	rjmp	.+58     	; 0x998 <__stack+0x99>
	{
		case 0:
		TCCR1B |= (1<<CS10);
 95e:	e1 e8       	ldi	r30, 0x81	; 129
 960:	f0 e0       	ldi	r31, 0x00	; 0
 962:	80 81       	ld	r24, Z
 964:	81 60       	ori	r24, 0x01	; 1
 966:	80 83       	st	Z, r24
		break;
 968:	17 c0       	rjmp	.+46     	; 0x998 <__stack+0x99>
		case 8:
		TCCR1B |= (1<<CS11);
 96a:	e1 e8       	ldi	r30, 0x81	; 129
 96c:	f0 e0       	ldi	r31, 0x00	; 0
 96e:	80 81       	ld	r24, Z
 970:	82 60       	ori	r24, 0x02	; 2
 972:	80 83       	st	Z, r24
		break;
 974:	11 c0       	rjmp	.+34     	; 0x998 <__stack+0x99>
		case 64:
		TCCR1B |= (1<<CS10)|(1<<CS11);
 976:	e1 e8       	ldi	r30, 0x81	; 129
 978:	f0 e0       	ldi	r31, 0x00	; 0
 97a:	80 81       	ld	r24, Z
 97c:	83 60       	ori	r24, 0x03	; 3
 97e:	80 83       	st	Z, r24
		break;
 980:	0b c0       	rjmp	.+22     	; 0x998 <__stack+0x99>
		case 256:
		TCCR1B |= (1<<CS12);
 982:	e1 e8       	ldi	r30, 0x81	; 129
 984:	f0 e0       	ldi	r31, 0x00	; 0
 986:	80 81       	ld	r24, Z
 988:	84 60       	ori	r24, 0x04	; 4
 98a:	80 83       	st	Z, r24
		break;
 98c:	05 c0       	rjmp	.+10     	; 0x998 <__stack+0x99>
		case 1024:
		TCCR1B |= (1<<CS10)|(1<<CS12);
 98e:	e1 e8       	ldi	r30, 0x81	; 129
 990:	f0 e0       	ldi	r31, 0x00	; 0
 992:	80 81       	ld	r24, Z
 994:	85 60       	ori	r24, 0x05	; 5
 996:	80 83       	st	Z, r24
		break;
	}
	//TIMSK1 |= (1<<TOIE1);
}
 998:	1f 91       	pop	r17
 99a:	0f 91       	pop	r16
 99c:	08 95       	ret

0000099e <SetupPWM2>:

void SetupPWM2(uint8_t ModoPWM2, uint8_t Sentido2, uint8_t SaidaPMW2, uint16_t PrescalerPWM2){
	//MODOS
	switch (ModoPWM2)
 99e:	84 30       	cpi	r24, 0x04	; 4
 9a0:	79 f0       	breq	.+30     	; 0x9c0 <SetupPWM2+0x22>
 9a2:	18 f4       	brcc	.+6      	; 0x9aa <SetupPWM2+0xc>
 9a4:	88 23       	and	r24, r24
 9a6:	31 f0       	breq	.+12     	; 0x9b4 <SetupPWM2+0x16>
 9a8:	26 c0       	rjmp	.+76     	; 0x9f6 <SetupPWM2+0x58>
 9aa:	85 30       	cpi	r24, 0x05	; 5
 9ac:	a1 f0       	breq	.+40     	; 0x9d6 <SetupPWM2+0x38>
 9ae:	89 30       	cpi	r24, 0x09	; 9
 9b0:	c1 f0       	breq	.+48     	; 0x9e2 <SetupPWM2+0x44>
 9b2:	21 c0       	rjmp	.+66     	; 0x9f6 <SetupPWM2+0x58>
	{
		case Phase8:
		TCCR2A|=(1<<WGM20);
 9b4:	e0 eb       	ldi	r30, 0xB0	; 176
 9b6:	f0 e0       	ldi	r31, 0x00	; 0
 9b8:	90 81       	ld	r25, Z
 9ba:	91 60       	ori	r25, 0x01	; 1
 9bc:	90 83       	st	Z, r25
		break;
 9be:	1b c0       	rjmp	.+54     	; 0x9f6 <SetupPWM2+0x58>
		case PhaseOCR:
		TCCR2B|=(1<<WGM20);
 9c0:	e1 eb       	ldi	r30, 0xB1	; 177
 9c2:	f0 e0       	ldi	r31, 0x00	; 0
 9c4:	90 81       	ld	r25, Z
 9c6:	91 60       	ori	r25, 0x01	; 1
 9c8:	90 83       	st	Z, r25
		TCCR2A |=(1<<WGM22);
 9ca:	e0 eb       	ldi	r30, 0xB0	; 176
 9cc:	f0 e0       	ldi	r31, 0x00	; 0
 9ce:	90 81       	ld	r25, Z
 9d0:	98 60       	ori	r25, 0x08	; 8
 9d2:	90 83       	st	Z, r25
		break;
 9d4:	10 c0       	rjmp	.+32     	; 0x9f6 <SetupPWM2+0x58>
		case Fast8:
		TCCR2A|=(1<<WGM20)|(1<<WGM21);
 9d6:	e0 eb       	ldi	r30, 0xB0	; 176
 9d8:	f0 e0       	ldi	r31, 0x00	; 0
 9da:	90 81       	ld	r25, Z
 9dc:	93 60       	ori	r25, 0x03	; 3
 9de:	90 83       	st	Z, r25
		break;
 9e0:	0a c0       	rjmp	.+20     	; 0x9f6 <SetupPWM2+0x58>
		case FastOCR:
		TCCR2B|=(1<<WGM22);
 9e2:	e1 eb       	ldi	r30, 0xB1	; 177
 9e4:	f0 e0       	ldi	r31, 0x00	; 0
 9e6:	90 81       	ld	r25, Z
 9e8:	98 60       	ori	r25, 0x08	; 8
 9ea:	90 83       	st	Z, r25
		TCCR2A|=(1<<WGM21)|(1<<WGM20);
 9ec:	e0 eb       	ldi	r30, 0xB0	; 176
 9ee:	f0 e0       	ldi	r31, 0x00	; 0
 9f0:	90 81       	ld	r25, Z
 9f2:	93 60       	ori	r25, 0x03	; 3
 9f4:	90 83       	st	Z, r25
		break;
	}
	// SENTIDO Y SALIDA
	if ((ModoPWM2==Fast8)|(ModoPWM2==Fast9)|(ModoPWM2==Fast10)|(ModoPWM2==FastICR)|(ModoPWM2==FastOCR))
 9f6:	e1 e0       	ldi	r30, 0x01	; 1
 9f8:	7b ef       	ldi	r23, 0xFB	; 251
 9fa:	78 0f       	add	r23, r24
 9fc:	72 30       	cpi	r23, 0x02	; 2
 9fe:	08 f0       	brcs	.+2      	; 0xa02 <SetupPWM2+0x64>
 a00:	e0 e0       	ldi	r30, 0x00	; 0
 a02:	51 e0       	ldi	r21, 0x01	; 1
 a04:	87 30       	cpi	r24, 0x07	; 7
 a06:	09 f0       	breq	.+2      	; 0xa0a <SetupPWM2+0x6c>
 a08:	50 e0       	ldi	r21, 0x00	; 0
 a0a:	91 e0       	ldi	r25, 0x01	; 1
 a0c:	88 30       	cpi	r24, 0x08	; 8
 a0e:	09 f0       	breq	.+2      	; 0xa12 <SetupPWM2+0x74>
 a10:	90 e0       	ldi	r25, 0x00	; 0
 a12:	71 e0       	ldi	r23, 0x01	; 1
 a14:	89 30       	cpi	r24, 0x09	; 9
 a16:	09 f0       	breq	.+2      	; 0xa1a <SetupPWM2+0x7c>
 a18:	70 e0       	ldi	r23, 0x00	; 0
 a1a:	5e 2b       	or	r21, r30
 a1c:	95 2b       	or	r25, r21
 a1e:	11 f4       	brne	.+4      	; 0xa24 <SetupPWM2+0x86>
 a20:	77 23       	and	r23, r23
 a22:	81 f1       	breq	.+96     	; 0xa84 <SetupPWM2+0xe6>
	{
		switch (SaidaPMW2)
 a24:	44 23       	and	r20, r20
 a26:	19 f0       	breq	.+6      	; 0xa2e <SetupPWM2+0x90>
 a28:	41 30       	cpi	r20, 0x01	; 1
 a2a:	b9 f0       	breq	.+46     	; 0xa5a <SetupPWM2+0xbc>
 a2c:	2b c0       	rjmp	.+86     	; 0xa84 <SetupPWM2+0xe6>
		{
			case A:
			switch (Sentido2)
 a2e:	66 23       	and	r22, r22
 a30:	41 f0       	breq	.+16     	; 0xa42 <SetupPWM2+0xa4>
 a32:	61 30       	cpi	r22, 0x01	; 1
 a34:	59 f4       	brne	.+22     	; 0xa4c <SetupPWM2+0xae>
			{
				case Positivo:
				TCCR2A|=(1<<COM2A1);
 a36:	e0 eb       	ldi	r30, 0xB0	; 176
 a38:	f0 e0       	ldi	r31, 0x00	; 0
 a3a:	80 81       	ld	r24, Z
 a3c:	80 68       	ori	r24, 0x80	; 128
 a3e:	80 83       	st	Z, r24
				break;
 a40:	05 c0       	rjmp	.+10     	; 0xa4c <SetupPWM2+0xae>
				case Invertido:
				TCCR2A|=(1<<COM2A1)|(1<<COM2A0);
 a42:	e0 eb       	ldi	r30, 0xB0	; 176
 a44:	f0 e0       	ldi	r31, 0x00	; 0
 a46:	80 81       	ld	r24, Z
 a48:	80 6c       	ori	r24, 0xC0	; 192
 a4a:	80 83       	st	Z, r24
				break;
			}
			DDRB |= (1<<DDB3);
 a4c:	84 b1       	in	r24, 0x04	; 4
 a4e:	88 60       	ori	r24, 0x08	; 8
 a50:	84 b9       	out	0x04, r24	; 4
			PORTB &= ~(1<<PORTB3);
 a52:	85 b1       	in	r24, 0x05	; 5
 a54:	87 7f       	andi	r24, 0xF7	; 247
 a56:	85 b9       	out	0x05, r24	; 5
			//TIMSK2 |= (1<<OCIE2A);
			break;
 a58:	15 c0       	rjmp	.+42     	; 0xa84 <SetupPWM2+0xe6>
			case B:
			switch (Sentido2)
 a5a:	66 23       	and	r22, r22
 a5c:	41 f0       	breq	.+16     	; 0xa6e <SetupPWM2+0xd0>
 a5e:	61 30       	cpi	r22, 0x01	; 1
 a60:	59 f4       	brne	.+22     	; 0xa78 <SetupPWM2+0xda>
			{
				case Positivo:
				TCCR2A|=(1<<COM2B1);
 a62:	e0 eb       	ldi	r30, 0xB0	; 176
 a64:	f0 e0       	ldi	r31, 0x00	; 0
 a66:	80 81       	ld	r24, Z
 a68:	80 62       	ori	r24, 0x20	; 32
 a6a:	80 83       	st	Z, r24
				break;
 a6c:	05 c0       	rjmp	.+10     	; 0xa78 <SetupPWM2+0xda>
				case Invertido:
				TCCR2A|=(1<<COM2B1)|(1<<COM2B0);
 a6e:	e0 eb       	ldi	r30, 0xB0	; 176
 a70:	f0 e0       	ldi	r31, 0x00	; 0
 a72:	80 81       	ld	r24, Z
 a74:	80 63       	ori	r24, 0x30	; 48
 a76:	80 83       	st	Z, r24
				break;
			}
			DDRD |= (1<<DDD3);
 a78:	8a b1       	in	r24, 0x0a	; 10
 a7a:	88 60       	ori	r24, 0x08	; 8
 a7c:	8a b9       	out	0x0a, r24	; 10
			PORTD &= ~(1<<PORTD3);
 a7e:	8b b1       	in	r24, 0x0b	; 11
 a80:	87 7f       	andi	r24, 0xF7	; 247
 a82:	8b b9       	out	0x0b, r24	; 11
			//TIMSK2 |= (1<<OCIE2B);
			break;
		}
	}
	// PRESCALER
	switch (PrescalerPWM2)
 a84:	20 34       	cpi	r18, 0x40	; 64
 a86:	31 05       	cpc	r19, r1
 a88:	41 f1       	breq	.+80     	; 0xada <SetupPWM2+0x13c>
 a8a:	48 f4       	brcc	.+18     	; 0xa9e <SetupPWM2+0x100>
 a8c:	28 30       	cpi	r18, 0x08	; 8
 a8e:	31 05       	cpc	r19, r1
 a90:	c1 f0       	breq	.+48     	; 0xac2 <SetupPWM2+0x124>
 a92:	20 32       	cpi	r18, 0x20	; 32
 a94:	31 05       	cpc	r19, r1
 a96:	d9 f0       	breq	.+54     	; 0xace <SetupPWM2+0x130>
 a98:	23 2b       	or	r18, r19
 a9a:	b1 f5       	brne	.+108    	; 0xb08 <SetupPWM2+0x16a>
 a9c:	0c c0       	rjmp	.+24     	; 0xab6 <SetupPWM2+0x118>
 a9e:	21 15       	cp	r18, r1
 aa0:	81 e0       	ldi	r24, 0x01	; 1
 aa2:	38 07       	cpc	r19, r24
 aa4:	31 f1       	breq	.+76     	; 0xaf2 <SetupPWM2+0x154>
 aa6:	21 15       	cp	r18, r1
 aa8:	84 e0       	ldi	r24, 0x04	; 4
 aaa:	38 07       	cpc	r19, r24
 aac:	41 f1       	breq	.+80     	; 0xafe <SetupPWM2+0x160>
 aae:	20 38       	cpi	r18, 0x80	; 128
 ab0:	31 05       	cpc	r19, r1
 ab2:	51 f5       	brne	.+84     	; 0xb08 <SetupPWM2+0x16a>
 ab4:	18 c0       	rjmp	.+48     	; 0xae6 <SetupPWM2+0x148>
	{
		case 0:
		TCCR2B |= (1<<CS20);
 ab6:	e1 eb       	ldi	r30, 0xB1	; 177
 ab8:	f0 e0       	ldi	r31, 0x00	; 0
 aba:	80 81       	ld	r24, Z
 abc:	81 60       	ori	r24, 0x01	; 1
 abe:	80 83       	st	Z, r24
		break;
 ac0:	08 95       	ret
		case 8:
		TCCR2B |= (1<<CS21);
 ac2:	e1 eb       	ldi	r30, 0xB1	; 177
 ac4:	f0 e0       	ldi	r31, 0x00	; 0
 ac6:	80 81       	ld	r24, Z
 ac8:	82 60       	ori	r24, 0x02	; 2
 aca:	80 83       	st	Z, r24
		break;
 acc:	08 95       	ret
		case 32:
		TCCR2B |= (1<<CS20)|(1<<CS21);
 ace:	e1 eb       	ldi	r30, 0xB1	; 177
 ad0:	f0 e0       	ldi	r31, 0x00	; 0
 ad2:	80 81       	ld	r24, Z
 ad4:	83 60       	ori	r24, 0x03	; 3
 ad6:	80 83       	st	Z, r24
		break;
 ad8:	08 95       	ret
		case 64:
		TCCR2B |= (1<<CS22);
 ada:	e1 eb       	ldi	r30, 0xB1	; 177
 adc:	f0 e0       	ldi	r31, 0x00	; 0
 ade:	80 81       	ld	r24, Z
 ae0:	84 60       	ori	r24, 0x04	; 4
 ae2:	80 83       	st	Z, r24
		break;
 ae4:	08 95       	ret
		case 128:
		TCCR2B |= (1<<CS22)|(1<<CS20);
 ae6:	e1 eb       	ldi	r30, 0xB1	; 177
 ae8:	f0 e0       	ldi	r31, 0x00	; 0
 aea:	80 81       	ld	r24, Z
 aec:	85 60       	ori	r24, 0x05	; 5
 aee:	80 83       	st	Z, r24
		break;
 af0:	08 95       	ret
		case 256:
		TCCR2B |= (1<<CS22)|(1<<CS21);
 af2:	e1 eb       	ldi	r30, 0xB1	; 177
 af4:	f0 e0       	ldi	r31, 0x00	; 0
 af6:	80 81       	ld	r24, Z
 af8:	86 60       	ori	r24, 0x06	; 6
 afa:	80 83       	st	Z, r24
		break;
 afc:	08 95       	ret
		case 1024:
		TCCR2B |= (1<<CS20)|(1<<CS22)|(1<<CS21);
 afe:	e1 eb       	ldi	r30, 0xB1	; 177
 b00:	f0 e0       	ldi	r31, 0x00	; 0
 b02:	80 81       	ld	r24, Z
 b04:	87 60       	ori	r24, 0x07	; 7
 b06:	80 83       	st	Z, r24
 b08:	08 95       	ret

00000b0a <SetupTimer0>:
 * Created: 19/05/2024 13:24:20
 *  Author: luisa
 */ 
#include "timer.h"
void SetupTimer0(uint16_t Prescaler0, uint8_t Desvordamiento0 ){
	switch (Prescaler0)
 b0a:	80 34       	cpi	r24, 0x40	; 64
 b0c:	91 05       	cpc	r25, r1
 b0e:	b1 f0       	breq	.+44     	; 0xb3c <SetupTimer0+0x32>
 b10:	28 f4       	brcc	.+10     	; 0xb1c <SetupTimer0+0x12>
 b12:	00 97       	sbiw	r24, 0x00	; 0
 b14:	59 f0       	breq	.+22     	; 0xb2c <SetupTimer0+0x22>
 b16:	08 97       	sbiw	r24, 0x08	; 8
 b18:	69 f0       	breq	.+26     	; 0xb34 <SetupTimer0+0x2a>
 b1a:	1b c0       	rjmp	.+54     	; 0xb52 <SetupTimer0+0x48>
 b1c:	81 15       	cp	r24, r1
 b1e:	21 e0       	ldi	r18, 0x01	; 1
 b20:	92 07       	cpc	r25, r18
 b22:	81 f0       	breq	.+32     	; 0xb44 <SetupTimer0+0x3a>
 b24:	81 15       	cp	r24, r1
 b26:	94 40       	sbci	r25, 0x04	; 4
 b28:	89 f0       	breq	.+34     	; 0xb4c <SetupTimer0+0x42>
 b2a:	13 c0       	rjmp	.+38     	; 0xb52 <SetupTimer0+0x48>
	{
		case 0:
		TCCR0B |= (1<<CS00);
 b2c:	85 b5       	in	r24, 0x25	; 37
 b2e:	81 60       	ori	r24, 0x01	; 1
 b30:	85 bd       	out	0x25, r24	; 37
		break;
 b32:	0f c0       	rjmp	.+30     	; 0xb52 <SetupTimer0+0x48>
		case 8:
		TCCR0B |= (1<<CS01);
 b34:	85 b5       	in	r24, 0x25	; 37
 b36:	82 60       	ori	r24, 0x02	; 2
 b38:	85 bd       	out	0x25, r24	; 37
		break;
 b3a:	0b c0       	rjmp	.+22     	; 0xb52 <SetupTimer0+0x48>
		case 64:
		TCCR0B |= (1<<CS00)|(1<<CS01);
 b3c:	85 b5       	in	r24, 0x25	; 37
 b3e:	83 60       	ori	r24, 0x03	; 3
 b40:	85 bd       	out	0x25, r24	; 37
		break;
 b42:	07 c0       	rjmp	.+14     	; 0xb52 <SetupTimer0+0x48>
		case 256:
		TCCR0B |= (1<<CS02);
 b44:	85 b5       	in	r24, 0x25	; 37
 b46:	84 60       	ori	r24, 0x04	; 4
 b48:	85 bd       	out	0x25, r24	; 37
		break;
 b4a:	03 c0       	rjmp	.+6      	; 0xb52 <SetupTimer0+0x48>
		case 1024:
		TCCR0B |= (1<<CS00)|(1<<CS02);
 b4c:	85 b5       	in	r24, 0x25	; 37
 b4e:	85 60       	ori	r24, 0x05	; 5
 b50:	85 bd       	out	0x25, r24	; 37
		break;
	}
	
	TCNT0 = Desvordamiento0;
 b52:	66 bd       	out	0x26, r22	; 38
	
	TIMSK0 |= (1<<TOIE0);
 b54:	ee e6       	ldi	r30, 0x6E	; 110
 b56:	f0 e0       	ldi	r31, 0x00	; 0
 b58:	80 81       	ld	r24, Z
 b5a:	81 60       	ori	r24, 0x01	; 1
 b5c:	80 83       	st	Z, r24
 b5e:	08 95       	ret

00000b60 <SetupUART0>:
 */ 
#include "UART0.h"

void SetupUART0(uint8_t MODO)
{
	if (MODO == M9600){
 b60:	81 30       	cpi	r24, 0x01	; 1
 b62:	d1 f4       	brne	.+52     	; 0xb98 <SetupUART0+0x38>
		//Paso 1: RX como entrada y TX como salida
		DDRD &= ~(1<<DDD0);
 b64:	8a b1       	in	r24, 0x0a	; 10
 b66:	8e 7f       	andi	r24, 0xFE	; 254
 b68:	8a b9       	out	0x0a, r24	; 10
		DDRD |= (1<<DDD1);
 b6a:	8a b1       	in	r24, 0x0a	; 10
 b6c:	82 60       	ori	r24, 0x02	; 2
 b6e:	8a b9       	out	0x0a, r24	; 10
		
		//Paso 2: Confi. UCSR0A
		UCSR0A = 0;
 b70:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
		
		//Paso 3: Conf. UCSR0B > donde habilitamos ISR de recepción, habilitamos rx y tx
		UCSR0B = 0;
 b74:	e1 ec       	ldi	r30, 0xC1	; 193
 b76:	f0 e0       	ldi	r31, 0x00	; 0
 b78:	10 82       	st	Z, r1
		
		UCSR0B |= (1<< RXCIE0) |(1<<RXEN0) |(1<<TXEN0);
 b7a:	80 81       	ld	r24, Z
 b7c:	88 69       	ori	r24, 0x98	; 152
 b7e:	80 83       	st	Z, r24
		
		//Paso 4: Cond. UCSR0C > Asyncrono, Paridad: None, 1 bit de Stop, Data bits 8/bits
		UCSR0C = 0;
 b80:	e2 ec       	ldi	r30, 0xC2	; 194
 b82:	f0 e0       	ldi	r31, 0x00	; 0
 b84:	10 82       	st	Z, r1
		
		UCSR0C |= (1<< UCSZ01)| (1<< UCSZ00);
 b86:	80 81       	ld	r24, Z
 b88:	86 60       	ori	r24, 0x06	; 6
 b8a:	80 83       	st	Z, r24
		
		//Paso #5: Conf. velocidad de Baudrate: 9600
		
		UBRR0 = 103;
 b8c:	87 e6       	ldi	r24, 0x67	; 103
 b8e:	90 e0       	ldi	r25, 0x00	; 0
 b90:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
 b94:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
 b98:	08 95       	ret

00000b9a <__tablejump2__>:
 b9a:	ee 0f       	add	r30, r30
 b9c:	ff 1f       	adc	r31, r31
 b9e:	05 90       	lpm	r0, Z+
 ba0:	f4 91       	lpm	r31, Z
 ba2:	e0 2d       	mov	r30, r0
 ba4:	09 94       	ijmp

00000ba6 <eeprom_read_byte>:
 ba6:	f9 99       	sbic	0x1f, 1	; 31
 ba8:	fe cf       	rjmp	.-4      	; 0xba6 <eeprom_read_byte>
 baa:	92 bd       	out	0x22, r25	; 34
 bac:	81 bd       	out	0x21, r24	; 33
 bae:	f8 9a       	sbi	0x1f, 0	; 31
 bb0:	99 27       	eor	r25, r25
 bb2:	80 b5       	in	r24, 0x20	; 32
 bb4:	08 95       	ret

00000bb6 <eeprom_write_byte>:
 bb6:	26 2f       	mov	r18, r22

00000bb8 <eeprom_write_r18>:
 bb8:	f9 99       	sbic	0x1f, 1	; 31
 bba:	fe cf       	rjmp	.-4      	; 0xbb8 <eeprom_write_r18>
 bbc:	1f ba       	out	0x1f, r1	; 31
 bbe:	92 bd       	out	0x22, r25	; 34
 bc0:	81 bd       	out	0x21, r24	; 33
 bc2:	20 bd       	out	0x20, r18	; 32
 bc4:	0f b6       	in	r0, 0x3f	; 63
 bc6:	f8 94       	cli
 bc8:	fa 9a       	sbi	0x1f, 2	; 31
 bca:	f9 9a       	sbi	0x1f, 1	; 31
 bcc:	0f be       	out	0x3f, r0	; 63
 bce:	01 96       	adiw	r24, 0x01	; 1
 bd0:	08 95       	ret

00000bd2 <_exit>:
 bd2:	f8 94       	cli

00000bd4 <__stop_program>:
 bd4:	ff cf       	rjmp	.-2      	; 0xbd4 <__stop_program>
