
---------- Begin Simulation Statistics ----------
final_tick                               1919795176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94669                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739048                       # Number of bytes of host memory used
host_op_rate                                    94945                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15220.55                       # Real time elapsed on the host
host_tick_rate                              126131782                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440916931                       # Number of instructions simulated
sim_ops                                    1445121926                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.919795                       # Number of seconds simulated
sim_ticks                                1919795176000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.827725                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169187461                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           192635595                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15433203                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        261750371                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21002637                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21760171                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          757534                       # Number of indirect misses.
system.cpu0.branchPred.lookups              331394751                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2149214                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050475                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9345091                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654023                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41595807                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       61358709                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508317                       # Number of instructions committed
system.cpu0.commit.committedOps            1251562075                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2346705064                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.533327                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356689                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1780106002     75.86%     75.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    320679181     13.67%     89.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84037649      3.58%     93.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82796047      3.53%     96.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     20181566      0.86%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7372080      0.31%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5490789      0.23%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4445943      0.19%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41595807      1.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2346705064                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112945                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808324                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697555                       # Number of loads committed
system.cpu0.commit.membars                    2104081                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104087      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699522739     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831882      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748022     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255460     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251562075                       # Class of committed instruction
system.cpu0.commit.refs                     536003510                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508317                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251562075                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.062631                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.062631                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            299261507                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6113386                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           168269230                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1336979443                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1120823552                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                926494316                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9356130                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13214875                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4715978                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  331394751                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                246074909                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1245976011                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4924259                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1365775768                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          620                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30888678                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086530                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1099230353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190190098                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.356614                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2360651483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.579496                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877535                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1391451588     58.94%     58.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               725742221     30.74%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               125376648      5.31%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97757508      4.14%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12192040      0.52%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3551516      0.15%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  370075      0.02%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4205046      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4841      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2360651483                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1469194320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9413409                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               320794928                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.337762                       # Inst execution rate
system.cpu0.iew.exec_refs                   560488337                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 152090611                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              213359289                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            413330646                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1581539                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5588996                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           154193685                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1312890337                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            408397726                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7089280                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293575946                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1063224                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14341655                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9356130                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16704308                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       211311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24560347                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        18091                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9471                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4783834                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24633091                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6887730                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9471                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       414625                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8998784                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579179658                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284533607                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857383                       # average fanout of values written-back
system.cpu0.iew.wb_producers                496578860                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.335401                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284604237                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1587335600                       # number of integer regfile reads
system.cpu0.int_regfile_writes              822158955                       # number of integer regfile writes
system.cpu0.ipc                              0.326517                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.326517                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106222      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            719826268     55.34%     55.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11832751      0.91%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100419      0.16%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413402986     31.78%     88.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          151396530     11.64%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1300665227                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3717747                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002858                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 375279     10.09%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3073118     82.66%     92.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               269348      7.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1302276699                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4965838467                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284533556                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1374227750                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1308155229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1300665227                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4735108                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       61328258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           138888                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1574459                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30099429                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2360651483                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.550977                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813324                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1420170822     60.16%     60.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          669237223     28.35%     88.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          210621659      8.92%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           40103538      1.70%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15291903      0.65%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3406128      0.14%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1256655      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             372550      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             191005      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2360651483                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.339613                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25656091                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4114732                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           413330646                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          154193685                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2064                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3829845803                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9744606                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              238456206                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800535666                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8661064                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1134343022                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24214532                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9794                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1625259083                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1326358862                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          856431913                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                916455780                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29173060                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9356130                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             61878383                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                55896242                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1625259039                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161962                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6248                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 18410565                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6197                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3618003794                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2639809487                       # The number of ROB writes
system.cpu0.timesIdled                       43107516                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2031                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.145860                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12409849                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14574812                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1801446                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18281052                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            663132                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         676753                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13621                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21320569                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41804                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050234                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1333556                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228765                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2296756                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151424                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       11686483                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67679857                       # Number of instructions committed
system.cpu1.commit.committedOps              68730298                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    307403036                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.223584                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.950524                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    279209299     90.83%     90.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14002710      4.56%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5198931      1.69%     97.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4066250      1.32%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       905430      0.29%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       433350      0.14%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1063712      0.35%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       226598      0.07%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2296756      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    307403036                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074895                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65714892                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751990                       # Number of loads committed
system.cpu1.commit.membars                    2100534                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100534      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43602448     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802224     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224948      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68730298                       # Class of committed instruction
system.cpu1.commit.refs                      23027184                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67679857                       # Number of Instructions Simulated
system.cpu1.committedOps                     68730298                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.586356                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.586356                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            249547843                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               500599                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11806772                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              84953729                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16713075                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39384961                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1335003                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1206807                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2778361                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21320569                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14343847                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    292165684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               164003                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      88544856                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3605786                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068687                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15790665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13072981                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.285257                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         309759243                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.289245                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.718249                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               252903554     81.65%     81.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36029951     11.63%     93.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11593822      3.74%     97.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7200425      2.32%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1443044      0.47%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  530534      0.17%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   54603      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1634      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1676      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           309759243                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         644683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1405551                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17938599                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.247262                       # Inst execution rate
system.cpu1.iew.exec_refs                    25941986                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6586386                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              204883459                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19809151                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1051091                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1161023                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6878998                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           80392696                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19355600                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1326903                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             76751013                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1017348                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7488822                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1335003                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9700391                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        96980                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          705216                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17600                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2065                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10455                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3057161                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       603804                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2065                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       410325                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995226                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43541234                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75634381                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827696                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36038909                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.243664                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      75686388                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                97528821                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50734105                       # number of integer regfile writes
system.cpu1.ipc                              0.218038                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.218038                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100758      2.69%      2.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49619389     63.55%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20762766     26.59%     92.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5594849      7.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78077916                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1634677                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020936                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 404608     24.75%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                961500     58.82%     83.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               268567     16.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              77611821                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         467711012                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75634369                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         92056513                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  77240984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78077916                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3151712                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       11662397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           161286                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           288                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5119864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    309759243                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252060                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.736568                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          262661723     84.80%     84.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29202670      9.43%     94.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10996941      3.55%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3409672      1.10%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2109182      0.68%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             504434      0.16%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             538277      0.17%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             226964      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             109380      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      309759243                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.251536                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7228961                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          743266                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19809151                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6878998                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    224                       # number of misc regfile reads
system.cpu1.numCycles                       310403926                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3529180555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              222249716                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45688740                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7261832                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18941358                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2801680                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21133                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            105816701                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83095299                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55696845                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39344193                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17643448                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1335003                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27865300                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10008105                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       105816689                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23673                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14968965                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           834                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   385521930                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163197192                       # The number of ROB writes
system.cpu1.timesIdled                          20124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.032300                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11539539                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13732266                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1655356                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17029966                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617601                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         630175                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           12574                       # Number of indirect misses.
system.cpu2.branchPred.lookups               19798912                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31206                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050200                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1216296                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15101563                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2172747                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       11026398                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64189899                       # Number of instructions committed
system.cpu2.commit.committedOps              65240298                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    292544139                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.223010                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.951155                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    265961380     90.91%     90.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13063176      4.47%     95.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4956323      1.69%     97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3855762      1.32%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       852822      0.29%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       405840      0.14%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1057897      0.36%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       218192      0.07%     99.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2172747      0.74%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292544139                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013707                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62341243                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15861953                       # Number of loads committed
system.cpu2.commit.membars                    2100474                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100474      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41196369     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912153     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5031158      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65240298                       # Class of committed instruction
system.cpu2.commit.refs                      21943323                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64189899                       # Number of Instructions Simulated
system.cpu2.committedOps                     65240298                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.595830                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.595830                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            238960447                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               467486                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10975105                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80392426                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15417127                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 36382383                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1217654                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1136406                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2754560                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   19798912                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 13256118                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    278558044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               141549                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      83695441                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3313428                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.067114                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14517393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12157140                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.283708                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         294732171                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.287538                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.718909                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               241163521     81.82%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33894582     11.50%     93.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                10755583      3.65%     96.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6986236      2.37%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1330615      0.45%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  551147      0.19%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   49472      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     877      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           294732171                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         273677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1284038                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                16723784                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.246997                       # Inst execution rate
system.cpu2.iew.exec_refs                    24713050                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6378790                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              194141405                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             18716662                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1051064                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1058053                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6665379                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           76245142                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18334260                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1227892                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             72865443                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                982308                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7484925                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1217654                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              9631230                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        95285                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          629149                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17708                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2027                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12664                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2854709                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       584009                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2027                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       366881                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        917157                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41560172                       # num instructions consuming a value
system.cpu2.iew.wb_count                     71815807                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.827895                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34407477                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.243439                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      71865382                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                92727205                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48309308                       # number of integer regfile writes
system.cpu2.ipc                              0.217589                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.217589                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100705      2.84%      2.84% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             46904349     63.30%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  49      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19699022     26.59%     92.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5389110      7.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74093335                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1593363                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.021505                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 396911     24.91%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     24.91% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                932458     58.52%     83.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               263992     16.57%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73585979                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         444659360                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     71815795                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         87251322                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  73093511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74093335                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3151631                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       11004843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           147182                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           302                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      4779467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    294732171                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.251392                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.737665                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          250203925     84.89%     84.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27555598      9.35%     94.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10342465      3.51%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3240999      1.10%     98.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2067469      0.70%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             484282      0.16%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             521069      0.18%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             218802      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              97562      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      294732171                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.251159                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7036390                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          718076                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            18716662                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6665379                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    231                       # number of misc regfile reads
system.cpu2.numCycles                       295005848                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3544579299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              211705819                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43493899                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7196316                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17486652                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2675789                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                19899                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            100386607                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              78706365                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           52895050                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 36451966                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              17850072                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1217654                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             27837344                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 9401151                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       100386595                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         32736                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               841                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 14614223                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           841                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   366636723                       # The number of ROB reads
system.cpu2.rob.rob_writes                  154727242                       # The number of ROB writes
system.cpu2.timesIdled                          14200                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.598519                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10165758                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12160213                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1325774                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15108424                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            515855                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         528368                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12513                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17371190                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19063                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050209                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           942453                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568035                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2114713                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151320                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8909544                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58538858                       # Number of instructions committed
system.cpu3.commit.committedOps              59589255                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    262134537                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.227323                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.974579                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    238431115     90.96%     90.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11611101      4.43%     95.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4265192      1.63%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3356732      1.28%     98.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       759797      0.29%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       350026      0.13%     98.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1050475      0.40%     99.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       195386      0.07%     99.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2114713      0.81%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    262134537                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865340                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56838072                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731014                       # Number of loads committed
system.cpu3.commit.membars                    2100477                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100477      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37244999     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781223     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4462412      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59589255                       # Class of committed instruction
system.cpu3.commit.refs                      20243647                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58538858                       # Number of Instructions Simulated
system.cpu3.committedOps                     59589255                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.511871                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.511871                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            216505162                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               405559                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9684482                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71692677                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12898107                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 30804661                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                943544                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1006938                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2726702                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17371190                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11415466                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    250189374                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                91207                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74359748                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2653730                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065770                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12361916                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10681613                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.281538                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         263878176                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.285780                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.718092                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               216259441     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30155161     11.43%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9497380      3.60%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6193995      2.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1212370      0.46%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  529962      0.20%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29383      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     348      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           263878176                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         241598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              996189                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14898788                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.249357                       # Inst execution rate
system.cpu3.iew.exec_refs                    22580215                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5703211                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              173428622                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17067654                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051037                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           819517                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5890664                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68479952                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16877004                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           956110                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65860173                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                976972                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7422198                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                943544                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              9564409                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        93123                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          529079                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14893                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1353                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        10692                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2336640                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       378031                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1353                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257873                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        738316                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38334093                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64951704                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.832421                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31910115                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.245918                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64993844                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83537185                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43846168                       # number of integer regfile writes
system.cpu3.ipc                              0.221638                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.221638                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100705      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41861321     62.65%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18163064     27.18%     92.98% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4691046      7.02%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66816283                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1583003                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023692                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 391412     24.73%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     24.73% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                925822     58.49%     83.21% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               265767     16.79%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66298567                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         399228812                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64951692                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77371595                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65328357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66816283                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151595                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8890696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           135093                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           275                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3764383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    263878176                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.253209                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.748183                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          224110194     84.93%     84.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24636037      9.34%     94.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9005493      3.41%     97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2813410      1.07%     98.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2031771      0.77%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             478643      0.18%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             497329      0.19%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             217635      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87664      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      263878176                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.252977                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6758499                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          633231                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17067654                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5890664                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    228                       # number of misc regfile reads
system.cpu3.numCycles                       264119774                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3575463836                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              190780816                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39877013                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7328608                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14657630                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2703982                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                16983                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89453808                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70395000                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47499775                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31164436                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              16168392                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                943544                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             26302518                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7622762                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89453796                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29232                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               812                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14757563                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           810                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   328517336                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138745246                       # The number of ROB writes
system.cpu3.timesIdled                           9687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          8600703                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3412264                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14492930                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              42313                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1990799                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24529053                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49027255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       861857                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       108307                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70585962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19569730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    141988590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19678037                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           20920460                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3956023                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20542056                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1075                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            599                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3606165                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3606138                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      20920460                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           855                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     73553832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               73553832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1822887808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1822887808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1405                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24529154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24529154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24529154                       # Request fanout histogram
system.membus.respLayer1.occupancy       130655995607                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         71553161678                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    14062915873.015873                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   89541351587.529022                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::8.5e+11-9e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 883825203500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147867776000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1771927400000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13225294                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13225294                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13225294                       # number of overall hits
system.cpu2.icache.overall_hits::total       13225294                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        30824                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30824                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        30824                       # number of overall misses
system.cpu2.icache.overall_misses::total        30824                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    555969499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    555969499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    555969499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    555969499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     13256118                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13256118                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     13256118                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13256118                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002325                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002325                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002325                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002325                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18036.903030                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18036.903030                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18036.903030                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18036.903030                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.900000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        26106                       # number of writebacks
system.cpu2.icache.writebacks::total            26106                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         4686                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         4686                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         4686                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         4686                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        26138                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        26138                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        26138                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        26138                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    481046499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    481046499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    481046499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    481046499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001972                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001972                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18404.105096                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18404.105096                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18404.105096                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18404.105096                       # average overall mshr miss latency
system.cpu2.icache.replacements                 26106                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13225294                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13225294                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        30824                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30824                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    555969499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    555969499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     13256118                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13256118                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002325                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002325                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18036.903030                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18036.903030                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         4686                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         4686                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        26138                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        26138                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    481046499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    481046499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001972                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18404.105096                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18404.105096                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990383                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12908860                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            26106                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           494.478664                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        364988500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990383                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999699                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999699                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         26538374                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        26538374                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17087798                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17087798                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17087798                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17087798                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5242778                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5242778                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5242778                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5242778                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 672429847035                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 672429847035                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 672429847035                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 672429847035                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22330576                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22330576                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22330576                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22330576                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.234780                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.234780                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.234780                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.234780                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 128258.310200                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 128258.310200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 128258.310200                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 128258.310200                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9136427                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       225520                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            99536                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2693                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    91.790176                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.743038                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1465197                       # number of writebacks
system.cpu2.dcache.writebacks::total          1465197                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4191157                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4191157                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4191157                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4191157                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1051621                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1051621                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1051621                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1051621                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 121058361828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 121058361828                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 121058361828                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 121058361828                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.047093                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047093                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.047093                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047093                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115115.960815                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115115.960815                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115115.960815                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115115.960815                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1465197                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14286332                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14286332                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3013498                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3013498                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 308278672500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 308278672500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17299830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17299830                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.174192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.174192                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102299.278944                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102299.278944                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2423187                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2423187                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       590311                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       590311                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  61037742000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  61037742000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.034122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.034122                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103399.296303                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103399.296303                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2801466                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2801466                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2229280                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2229280                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 364151174535                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 364151174535                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5030746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5030746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.443131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.443131                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 163349.231382                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 163349.231382                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1767970                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1767970                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       461310                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       461310                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  60020619828                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  60020619828                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091698                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091698                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130109.080289                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130109.080289                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5976500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5976500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          540                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.362963                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.362963                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30492.346939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30492.346939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           90                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           90                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3848500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3848500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 42761.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42761.111111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          177                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1553000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1553000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.452685                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.452685                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8774.011299                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8774.011299                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1403000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1403000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.447570                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.447570                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8017.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8017.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       425000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       425000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       400000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634789                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634789                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415411                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415411                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46924443000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46924443000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050200                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050200                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395554                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395554                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112959.076673                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112959.076673                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415411                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415411                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46509032000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46509032000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395554                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395554                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111959.076673                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111959.076673                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.462806                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19189011                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1466859                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.081701                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        365000000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.462806                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.951963                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.951963                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48230305                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48230305                       # Number of data accesses
system.cpu3.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13855530476.744186                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   88502987000.256546                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::8.5e+11-9e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        64500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 883825276500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   132431744500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1787363431500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11396739                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11396739                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11396739                       # number of overall hits
system.cpu3.icache.overall_hits::total       11396739                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18727                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18727                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18727                       # number of overall misses
system.cpu3.icache.overall_misses::total        18727                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    393911000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    393911000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    393911000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    393911000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11415466                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11415466                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11415466                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11415466                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001640                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001640                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001640                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001640                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21034.388850                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21034.388850                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21034.388850                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21034.388850                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          487                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    34.785714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16285                       # number of writebacks
system.cpu3.icache.writebacks::total            16285                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2410                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2410                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2410                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2410                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16317                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16317                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16317                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16317                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    347615000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    347615000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    347615000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    347615000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001429                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001429                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001429                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001429                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 21303.854875                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 21303.854875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 21303.854875                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 21303.854875                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16285                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11396739                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11396739                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18727                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18727                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    393911000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    393911000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11415466                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11415466                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001640                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001640                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21034.388850                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21034.388850                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2410                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2410                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16317                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16317                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    347615000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    347615000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001429                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001429                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 21303.854875                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 21303.854875                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993766                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10380442                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16285                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           637.423519                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        371995500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993766                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999805                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22847249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22847249                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15306202                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15306202                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15306202                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15306202                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5098305                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5098305                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5098305                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5098305                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 634721594711                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 634721594711                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 634721594711                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 634721594711                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20404507                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20404507                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20404507                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20404507                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.249862                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.249862                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.249862                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.249862                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 124496.591458                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 124496.591458                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 124496.591458                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 124496.591458                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9066757                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       213229                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            97228                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2651                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    93.252530                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.433421                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1333842                       # number of writebacks
system.cpu3.dcache.writebacks::total          1333842                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4121651                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4121651                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4121651                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4121651                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       976654                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       976654                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       976654                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       976654                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112614378563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112614378563                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112614378563                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112614378563                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047865                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047865                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047865                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047865                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115306.319908                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115306.319908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115306.319908                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115306.319908                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1333842                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12987016                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12987016                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2955473                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2955473                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 299873724000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 299873724000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15942489                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15942489                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.185383                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.185383                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101463.868558                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101463.868558                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2397182                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2397182                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       558291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       558291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  58653985000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  58653985000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.035019                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.035019                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 105059.879167                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 105059.879167                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2319186                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2319186                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2142832                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2142832                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 334847870711                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 334847870711                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462018                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462018                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.480238                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.480238                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 156264.173165                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 156264.173165                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1724469                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1724469                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       418363                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       418363                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  53960393563                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  53960393563                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093761                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093761                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 128979.841819                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 128979.841819                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          321                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6448500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6448500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          516                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.377907                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.377907                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 33069.230769                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33069.230769                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          108                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3358000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3358000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.168605                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.168605                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38597.701149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38597.701149                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1442500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1442500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.432361                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.432361                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8849.693252                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8849.693252                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1308500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1308500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.427056                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.427056                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8127.329193                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8127.329193                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       512000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       512000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       485000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       485000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691405                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691405                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358804                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358804                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39730479000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39730479000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050209                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341650                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 110730.312371                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 110730.312371                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358804                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358804                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39371675000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39371675000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341650                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341650                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 109730.312371                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 109730.312371                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.437939                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17331498                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1335261                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.979858                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        372007000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.437939                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.826186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.826186                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44246504                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44246504                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    374793038.461538                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   582977279.392511                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       183500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1818056500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1914922866500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4872309500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    209456212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       209456212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    209456212                       # number of overall hits
system.cpu0.icache.overall_hits::total      209456212                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36618697                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36618697                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36618697                       # number of overall misses
system.cpu0.icache.overall_misses::total     36618697                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1359147311998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1359147311998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1359147311998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1359147311998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    246074909                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    246074909                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    246074909                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    246074909                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148811                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148811                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148811                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148811                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 37116.211754                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 37116.211754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 37116.211754                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 37116.211754                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2025                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.093023                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34507660                       # number of writebacks
system.cpu0.icache.writebacks::total         34507660                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2111003                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2111003                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2111003                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2111003                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34507694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34507694                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34507694                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34507694                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1168472968500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1168472968500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1168472968500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1168472968500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.140232                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.140232                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.140232                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.140232                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 33861.230151                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 33861.230151                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 33861.230151                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 33861.230151                       # average overall mshr miss latency
system.cpu0.icache.replacements              34507660                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    209456212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      209456212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36618697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36618697                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1359147311998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1359147311998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    246074909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    246074909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148811                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148811                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 37116.211754                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 37116.211754                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2111003                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2111003                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34507694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34507694                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1168472968500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1168472968500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.140232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.140232                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 33861.230151                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 33861.230151                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999970                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          243963667                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34507660                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.069841                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999970                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        526657510                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       526657510                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    468822361                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       468822361                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    468822361                       # number of overall hits
system.cpu0.dcache.overall_hits::total      468822361                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55655885                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55655885                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55655885                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55655885                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1998500656700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1998500656700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1998500656700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1998500656700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    524478246                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    524478246                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    524478246                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    524478246                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106117                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106117                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106117                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106117                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35908.164190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35908.164190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35908.164190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35908.164190                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18641779                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       265943                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           241151                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2992                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    77.303345                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.884693                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32056492                       # number of writebacks
system.cpu0.dcache.writebacks::total         32056492                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24064337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24064337                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24064337                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24064337                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31591548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31591548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31591548                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31591548                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 854026046284                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 854026046284                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 854026046284                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 854026046284                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060234                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 27033.371277                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27033.371277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 27033.371277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27033.371277                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32056492                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    331661514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      331661514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46565308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46565308                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1386135956000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1386135956000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378226822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378226822                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.123115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.123115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29767.567649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29767.567649                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18215297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18215297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28350011                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28350011                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 719457311500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 719457311500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074955                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 25377.673099                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25377.673099                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137160847                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137160847                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9090577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9090577                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 612364700700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 612364700700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251424                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.062157                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.062157                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67362.577832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67362.577832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5849040                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5849040                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3241537                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3241537                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 134568734784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 134568734784                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022164                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022164                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41513.866658                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41513.866658                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1854                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1854                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11381000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11381000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445138                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445138                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6138.619202                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6138.619202                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           64                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           64                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2868500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015366                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44820.312500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44820.312500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3850                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3850                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          205                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          205                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1852000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1852000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4055                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4055                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050555                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050555                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9034.146341                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9034.146341                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          205                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          205                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1648000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1648000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050555                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050555                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8039.024390                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8039.024390                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584118                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584118                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466357                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466357                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52776467000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52776467000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443949                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443949                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113167.524021                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113167.524021                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466357                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466357                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52310110000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52310110000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443949                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443949                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112167.524021                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112167.524021                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997264                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          501469909                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32057659                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.642749                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997264                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999914                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999914                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1083131573                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1083131573                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            24142516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            26798344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              240440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               24368                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              230477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               14634                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              213924                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51692206                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           24142516                       # number of overall hits
system.l2.overall_hits::.cpu0.data           26798344                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27503                       # number of overall hits
system.l2.overall_hits::.cpu1.data             240440                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              24368                       # number of overall hits
system.l2.overall_hits::.cpu2.data             230477                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              14634                       # number of overall hits
system.l2.overall_hits::.cpu3.data             213924                       # number of overall hits
system.l2.overall_hits::total                51692206                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          10365177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5257400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1305052                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1770                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1234473                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1683                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1119671                       # number of demand (read+write) misses
system.l2.demand_misses::total               19289332                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         10365177                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5257400                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4106                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1305052                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1770                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1234473                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1683                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1119671                       # number of overall misses
system.l2.overall_misses::total              19289332                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 860627532494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 563233182371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    427703991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 168814090386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    166150999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161754343379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    156120499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 146614079312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1901793203431                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 860627532494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 563233182371                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    427703991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 168814090386                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    166150999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161754343379                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    156120499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 146614079312                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1901793203431                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34507693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32055744                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31609                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1545492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           26138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1464950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16317                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1333595                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70981538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34507693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32055744                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31609                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1545492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          26138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1464950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16317                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1333595                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70981538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.300373                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.164008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.129900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.844425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.067717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.842672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.103144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.839588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271751                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.300373                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.164008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.129900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.844425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.067717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.842672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.103144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.839588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271751                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83030.664358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107131.506519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 104165.609109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 129354.301887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93870.620904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 131031.090497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92763.219846                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 130943.892726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98593.004850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83030.664358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107131.506519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 104165.609109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 129354.301887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93870.620904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 131031.090497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92763.219846                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 130943.892726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98593.004850                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             767621                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     26362                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.118466                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5230339                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3956023                       # number of writebacks
system.l2.writebacks::total                   3956023                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         146989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6138                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5950                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5931                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              165900                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        146989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6138                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5950                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           269                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5931                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             165900                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     10365137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5110411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1298914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1228523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1113740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19123432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     10365137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5110411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1298914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1228523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1113740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5497313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         24620745                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 756974092995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 501297096434                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    368448491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 155292399006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    129984999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 148956281489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    122046499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 134926514911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1698066864824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 756974092995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 501297096434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    368448491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 155292399006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    129984999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 148956281489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    122046499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 134926514911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 545704432249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2243771297073                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.300372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.159423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.120251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.057082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.838611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.086658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.835141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269414                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.300372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.159423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.120251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.057082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.838611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.086658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.835141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.346861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73030.785121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98093.303344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96934.620100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 119555.566424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87121.313003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 121248.264370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86312.941301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 121147.229076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88795.089962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73030.785121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98093.303344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96934.620100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 119555.566424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87121.313003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 121248.264370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86312.941301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 121147.229076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99267.484360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91133.363230                       # average overall mshr miss latency
system.l2.replacements                       44007210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9709138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9709138                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9709138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9709138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60829583                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60829583                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     60829584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60829584                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5497313                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5497313                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 545704432249                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 545704432249                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99267.484360                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99267.484360                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   60                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                179                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       272000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        35500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       366500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           54                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.790323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.690909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.779412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.722222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.748954                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5551.020408                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   776.315789                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   556.603774                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   910.256410                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2047.486034                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           178                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       985500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       765500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      1068999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       796000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3615999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.790323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.690909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.779412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.744770                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20112.244898                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20144.736842                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20169.792453                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20947.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20314.601124                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       355000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        55000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       410000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.918919                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.684211                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.743590                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.906250                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.808219                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13653.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  1896.551724                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3474.576271                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       694000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       479500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       589500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       613000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2376000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.918919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.605263                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.743590                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.780822                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20411.764706                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20847.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20327.586207                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21892.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20842.105263                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2367160                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            77242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            77671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            77725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2599798                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1353526                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         852820                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         797613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         698326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3702285                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 153889433683                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109391147177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 103741326197                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90724630670                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  457746537727                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3720686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       930062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       875284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       776051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6302083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.363784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.916950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.911262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.899845                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.587470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113695.218033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 128269.912968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130064.738409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 129917.303194                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123638.925077                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        82218                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4922                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            97527                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1271308                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       847623                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       792691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       693136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3604758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 134123006907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 100442666271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  95369567279                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  83290090249                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 413225330706                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.341686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.911362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.905639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.893158                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 105500.010153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 118499.222262                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120311.151860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 120164.138422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114633.307064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      24142516                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27503                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         24368                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         14634                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           24209021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     10365177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1770                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         10372736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 860627532494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    427703991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    166150999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    156120499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 861377507983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34507693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        26138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16317                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34581757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.300373                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.129900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.067717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.103144                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.299948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83030.664358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 104165.609109                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93870.620904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92763.219846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83042.459384                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          305                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          278                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          269                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           892                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     10365137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     10371844                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 756974092995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    368448491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    129984999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    122046499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 757594572984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.300372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.120251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.057082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.086658                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.299922                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73030.785121                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96934.620100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87121.313003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86312.941301                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73043.382930                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24431184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       163198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       152806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       136199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24883387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3903874                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       452232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       436860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       421345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5214311                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 409343748688                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  59422943209                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58013017182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  55889448642                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 582669157721                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28335058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       615430                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       589666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       557544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30097698                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.137775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.734823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.740860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.755716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.173246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104855.778821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131399.244655                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 132795.442892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 132645.334920                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111744.228091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        64771                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          941                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1028                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          741                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        67481                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3839103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       435832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       420604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5146830                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 367174089527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54849732735                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  53586714210                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  51636424662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 527246961134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.135490                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.733294                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.739117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.754387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.171004                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95640.593526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121539.611326                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 122952.684085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 122767.317149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102441.106688                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           36                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                72                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          398                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          174                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          183                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          197                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             952                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5561965                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       405494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1165492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1254488                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8387439                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          434                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          212                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1024                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.917051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.935484                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.953125                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.929245                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.929688                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13974.786432                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2330.425287                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6368.808743                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6367.959391                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8810.335084                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           59                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          339                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          164                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          170                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          855                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7074409                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      3480452                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3682436                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4039167                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     18276464                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.781106                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.881720                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.885417                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.858491                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.834961                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20868.463127                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21222.268293                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21661.388235                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 22193.225275                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21375.981287                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999950                       # Cycle average of tags in use
system.l2.tags.total_refs                   146744139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  44007379                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.334535                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.256376                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.864325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.599670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.159994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.043076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.158982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.019964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.191727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.679371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.582131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.181245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000413                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.182490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1176180795                       # Number of tag accesses
system.l2.tags.data_accesses               1176180795                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     663368704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     327127808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        243264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83143744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         95488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78635392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         90496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71291648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    345705728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1569702272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    663368704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       243264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        95488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        90496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     663797952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    253185472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       253185472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       10365136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5111372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1228678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1113932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5401652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24526598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3956023                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3956023                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        345541395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        170397245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           126714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         43308653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            49739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         40960303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            47138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         37135028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    180074277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             817640492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    345541395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       126714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        49739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        47138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        345764986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      131881502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            131881502                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      131881502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       345541395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       170397245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          126714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        43308653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           49739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        40960303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           47138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        37135028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    180074277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            949521994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3739117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  10365136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4890447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1293377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1221068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1104782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5401322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004105303750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231728                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231728                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45139705                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3521198                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24526598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3956024                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24526598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3956024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 243759                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                216907                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            541306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            537952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            541425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            666106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4825230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7417534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2678672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            556062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            542403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            672176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           551881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           545554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           529730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           532337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           530651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2613820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            237270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            245455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           229985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           228011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           230925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 825686058854                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               121414195000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1280989290104                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34002.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52752.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14230541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1627246                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24526598                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3956024                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13658294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2828084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1568272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1035809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  631413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  530893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  496282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  483156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  458382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  411188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 414053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 686724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 355018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 226312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 191260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 152838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 103946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  43262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 201905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 237574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 234724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 228907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 229705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 231233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 235859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 232852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 218680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 214527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  12048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  12035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  19732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  24925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  27663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  28157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  27400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  27623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  28003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  27481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  27112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  31240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  20313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     36                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12164141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    147.433608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.351342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.808919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7700072     63.30%     63.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3050474     25.08%     88.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       226140      1.86%     90.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       152405      1.25%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       397826      3.27%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       256081      2.11%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        53256      0.44%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54169      0.45%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       273718      2.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12164141                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     104.790237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.700302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    634.136966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       231723    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231728                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.135719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.126402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.577983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           217805     93.99%     93.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1592      0.69%     94.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8754      3.78%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2469      1.07%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              769      0.33%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              223      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               79      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231728                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1554101696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15600576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239302272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1569702272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            253185536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       809.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       124.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    817.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    131.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1919795152500                       # Total gap between requests
system.mem_ctrls.avgGap                      67402.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    663368704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    312988608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       243264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82776128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        95488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78148352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        90496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     70706048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    345684608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239302272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 345541395.401443600655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 163032292.149066209793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 126713.517692472829                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 43117166.370044052601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 49738.639409936717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 40706609.213815420866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 47138.362014511069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 36829995.659912005067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 180063275.666862070560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 124649897.547195419669                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     10365136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5111372                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1228678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1414                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1113932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5401652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3956024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 330331610985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 289417164552                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    208357630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 101223881789                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     67300278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  97850919790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     62593571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  88634432968                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 373193028541                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46854805468023                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31869.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56622.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54816.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     77917.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45107.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     79639.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44267.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     79568.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69088.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11843913.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22939270620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12192492510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46542461280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9716215680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     151546867680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     829707189930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38500556160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1111145053860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.783126                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92010265593                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64106120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1763678790407                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          63912760380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          33970422585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        126837009180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9801875880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     151546867680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     863766247740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9819244320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1259654427765                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.140011                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16950041155                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64106120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1838739014845                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12877631244.525547                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   85934527853.571899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     97.08%     97.08% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.73%     97.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 883825205000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   155559695500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1764235480500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14307248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14307248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14307248                       # number of overall hits
system.cpu1.icache.overall_hits::total       14307248                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36599                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36599                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36599                       # number of overall misses
system.cpu1.icache.overall_misses::total        36599                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    884997500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    884997500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    884997500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    884997500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14343847                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14343847                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14343847                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14343847                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002552                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002552                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002552                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002552                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24180.920244                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24180.920244                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24180.920244                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24180.920244                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1101                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    91.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31577                       # number of writebacks
system.cpu1.icache.writebacks::total            31577                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4990                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4990                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4990                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4990                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31609                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31609                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31609                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    787141500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    787141500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    787141500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    787141500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002204                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002204                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002204                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002204                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24902.448670                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24902.448670                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24902.448670                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24902.448670                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31577                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14307248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14307248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36599                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36599                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    884997500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    884997500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14343847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14343847                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002552                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002552                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24180.920244                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24180.920244                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4990                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4990                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31609                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    787141500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    787141500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002204                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002204                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24902.448670                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24902.448670                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993950                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13461961                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31577                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           426.321722                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357902500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993950                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28719303                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28719303                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18074593                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18074593                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18074593                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18074593                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5389300                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5389300                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5389300                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5389300                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 676915960259                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 676915960259                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 676915960259                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 676915960259                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23463893                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23463893                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23463893                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23463893                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.229685                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.229685                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.229685                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.229685                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 125603.688839                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 125603.688839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 125603.688839                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 125603.688839                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9219817                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       205185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           101645                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2625                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    90.706055                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.165714                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1545557                       # number of writebacks
system.cpu1.dcache.writebacks::total          1545557                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4288419                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4288419                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4288419                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4288419                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1100881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1100881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1100881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1100881                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 124607504796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 124607504796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 124607504796                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 124607504796                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046918                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046918                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046918                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046918                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 113188.895799                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113188.895799                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 113188.895799                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113188.895799                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1545557                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15155423                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15155423                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3083942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3083942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 312372684000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 312372684000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18239365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18239365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169082                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101290.064469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101290.064469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2467981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2467981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       615961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       615961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  62626303500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  62626303500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 101672.514169                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 101672.514169                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2919170                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2919170                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2305358                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2305358                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 364543276259                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 364543276259                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224528                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.441257                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.441257                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 158128.705502                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 158128.705502                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1820438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1820438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       484920                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       484920                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  61981201296                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  61981201296                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092816                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092816                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127817.374610                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127817.374610                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          355                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          355                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5794500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5794500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.370567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.370567                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27724.880383                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27724.880383                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          111                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3781000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3781000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.196809                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.196809                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 34063.063063                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34063.063063                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1708000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1708000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.452196                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.452196                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9760                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9760                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1567000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1567000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.439276                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.439276                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9217.647059                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9217.647059                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       386000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       386000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       357000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       357000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603668                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603668                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446566                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446566                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50720709000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50720709000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050234                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425206                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425206                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113579.423870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113579.423870                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446566                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446566                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50274143000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50274143000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425206                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425206                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112579.423870                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112579.423870                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.675334                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20225615                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1547295                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.071596                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357914000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.675334                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.896104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.896104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50577479                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50577479                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1919795176000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64682327                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13665161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61273577                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        40051187                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9931273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1134                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           629                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1763                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           82                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           82                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6305512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6305512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34581757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30100573                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1024                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103523045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96170943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4639073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        78382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4397759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4003456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             212956372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4416982528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4103183104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4043904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    197827136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3343616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    187529344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2086528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    170715968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9085712128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        53946247                       # Total snoops (count)
system.tol2bus.snoopTraffic                 253594176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        124934963                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168429                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.401491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              104801369     83.88%     83.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               19612807     15.70%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 155429      0.12%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 342456      0.27%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  22901      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          124934963                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       141984433271                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2201932814                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          39382088                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2004454430                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24631640                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48088081505                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51762192682                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2322631220                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47609536                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
