/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU12_INTTYPE6
#define LED__0__MASK 0x40u
#define LED__0__PC CYREG_PRT12_PC6
#define LED__0__PORT 12u
#define LED__0__SHIFT 6u
#define LED__AG CYREG_PRT12_AG
#define LED__BIE CYREG_PRT12_BIE
#define LED__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED__BYP CYREG_PRT12_BYP
#define LED__DM0 CYREG_PRT12_DM0
#define LED__DM1 CYREG_PRT12_DM1
#define LED__DM2 CYREG_PRT12_DM2
#define LED__DR CYREG_PRT12_DR
#define LED__INP_DIS CYREG_PRT12_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED__MASK 0x40u
#define LED__PORT 12u
#define LED__PRT CYREG_PRT12_PRT
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED__PS CYREG_PRT12_PS
#define LED__SHIFT 6u
#define LED__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED__SLW CYREG_PRT12_SLW

/* M1_n */
#define M1_n__0__INTTYPE CYREG_PICU3_INTTYPE2
#define M1_n__0__MASK 0x04u
#define M1_n__0__PC CYREG_PRT3_PC2
#define M1_n__0__PORT 3u
#define M1_n__0__SHIFT 2u
#define M1_n__AG CYREG_PRT3_AG
#define M1_n__AMUX CYREG_PRT3_AMUX
#define M1_n__BIE CYREG_PRT3_BIE
#define M1_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define M1_n__BYP CYREG_PRT3_BYP
#define M1_n__CTL CYREG_PRT3_CTL
#define M1_n__DM0 CYREG_PRT3_DM0
#define M1_n__DM1 CYREG_PRT3_DM1
#define M1_n__DM2 CYREG_PRT3_DM2
#define M1_n__DR CYREG_PRT3_DR
#define M1_n__INP_DIS CYREG_PRT3_INP_DIS
#define M1_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define M1_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define M1_n__LCD_EN CYREG_PRT3_LCD_EN
#define M1_n__MASK 0x04u
#define M1_n__PORT 3u
#define M1_n__PRT CYREG_PRT3_PRT
#define M1_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define M1_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define M1_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define M1_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define M1_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define M1_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define M1_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define M1_n__PS CYREG_PRT3_PS
#define M1_n__SHIFT 2u
#define M1_n__SLW CYREG_PRT3_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Rx_1__0__MASK 0x20u
#define Rx_1__0__PC CYREG_PRT0_PC5
#define Rx_1__0__PORT 0u
#define Rx_1__0__SHIFT 5u
#define Rx_1__AG CYREG_PRT0_AG
#define Rx_1__AMUX CYREG_PRT0_AMUX
#define Rx_1__BIE CYREG_PRT0_BIE
#define Rx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Rx_1__BYP CYREG_PRT0_BYP
#define Rx_1__CTL CYREG_PRT0_CTL
#define Rx_1__DM0 CYREG_PRT0_DM0
#define Rx_1__DM1 CYREG_PRT0_DM1
#define Rx_1__DM2 CYREG_PRT0_DM2
#define Rx_1__DR CYREG_PRT0_DR
#define Rx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Rx_1__MASK 0x20u
#define Rx_1__PORT 0u
#define Rx_1__PRT CYREG_PRT0_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Rx_1__PS CYREG_PRT0_PS
#define Rx_1__SHIFT 5u
#define Rx_1__SLW CYREG_PRT0_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Tx_1__0__MASK 0x10u
#define Tx_1__0__PC CYREG_PRT0_PC4
#define Tx_1__0__PORT 0u
#define Tx_1__0__SHIFT 4u
#define Tx_1__AG CYREG_PRT0_AG
#define Tx_1__AMUX CYREG_PRT0_AMUX
#define Tx_1__BIE CYREG_PRT0_BIE
#define Tx_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Tx_1__BYP CYREG_PRT0_BYP
#define Tx_1__CTL CYREG_PRT0_CTL
#define Tx_1__DM0 CYREG_PRT0_DM0
#define Tx_1__DM1 CYREG_PRT0_DM1
#define Tx_1__DM2 CYREG_PRT0_DM2
#define Tx_1__DR CYREG_PRT0_DR
#define Tx_1__INP_DIS CYREG_PRT0_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT0_LCD_EN
#define Tx_1__MASK 0x10u
#define Tx_1__PORT 0u
#define Tx_1__PRT CYREG_PRT0_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Tx_1__PS CYREG_PRT0_PS
#define Tx_1__SHIFT 4u
#define Tx_1__SLW CYREG_PRT0_SLW

/* CPUA0 */
#define CPUA0__0__INTTYPE CYREG_PICU4_INTTYPE0
#define CPUA0__0__MASK 0x01u
#define CPUA0__0__PC CYREG_PRT4_PC0
#define CPUA0__0__PORT 4u
#define CPUA0__0__SHIFT 0u
#define CPUA0__AG CYREG_PRT4_AG
#define CPUA0__AMUX CYREG_PRT4_AMUX
#define CPUA0__BIE CYREG_PRT4_BIE
#define CPUA0__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA0__BYP CYREG_PRT4_BYP
#define CPUA0__CTL CYREG_PRT4_CTL
#define CPUA0__DM0 CYREG_PRT4_DM0
#define CPUA0__DM1 CYREG_PRT4_DM1
#define CPUA0__DM2 CYREG_PRT4_DM2
#define CPUA0__DR CYREG_PRT4_DR
#define CPUA0__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA0__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA0__MASK 0x01u
#define CPUA0__PORT 4u
#define CPUA0__PRT CYREG_PRT4_PRT
#define CPUA0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA0__PS CYREG_PRT4_PS
#define CPUA0__SHIFT 0u
#define CPUA0__SLW CYREG_PRT4_SLW

/* CPUA1 */
#define CPUA1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define CPUA1__0__MASK 0x02u
#define CPUA1__0__PC CYREG_PRT4_PC1
#define CPUA1__0__PORT 4u
#define CPUA1__0__SHIFT 1u
#define CPUA1__AG CYREG_PRT4_AG
#define CPUA1__AMUX CYREG_PRT4_AMUX
#define CPUA1__BIE CYREG_PRT4_BIE
#define CPUA1__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA1__BYP CYREG_PRT4_BYP
#define CPUA1__CTL CYREG_PRT4_CTL
#define CPUA1__DM0 CYREG_PRT4_DM0
#define CPUA1__DM1 CYREG_PRT4_DM1
#define CPUA1__DM2 CYREG_PRT4_DM2
#define CPUA1__DR CYREG_PRT4_DR
#define CPUA1__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA1__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA1__MASK 0x02u
#define CPUA1__PORT 4u
#define CPUA1__PRT CYREG_PRT4_PRT
#define CPUA1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA1__PS CYREG_PRT4_PS
#define CPUA1__SHIFT 1u
#define CPUA1__SLW CYREG_PRT4_SLW

/* CPUA2 */
#define CPUA2__0__INTTYPE CYREG_PICU4_INTTYPE2
#define CPUA2__0__MASK 0x04u
#define CPUA2__0__PC CYREG_PRT4_PC2
#define CPUA2__0__PORT 4u
#define CPUA2__0__SHIFT 2u
#define CPUA2__AG CYREG_PRT4_AG
#define CPUA2__AMUX CYREG_PRT4_AMUX
#define CPUA2__BIE CYREG_PRT4_BIE
#define CPUA2__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA2__BYP CYREG_PRT4_BYP
#define CPUA2__CTL CYREG_PRT4_CTL
#define CPUA2__DM0 CYREG_PRT4_DM0
#define CPUA2__DM1 CYREG_PRT4_DM1
#define CPUA2__DM2 CYREG_PRT4_DM2
#define CPUA2__DR CYREG_PRT4_DR
#define CPUA2__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA2__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA2__MASK 0x04u
#define CPUA2__PORT 4u
#define CPUA2__PRT CYREG_PRT4_PRT
#define CPUA2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA2__PS CYREG_PRT4_PS
#define CPUA2__SHIFT 2u
#define CPUA2__SLW CYREG_PRT4_SLW

/* CPUA3 */
#define CPUA3__0__INTTYPE CYREG_PICU4_INTTYPE3
#define CPUA3__0__MASK 0x08u
#define CPUA3__0__PC CYREG_PRT4_PC3
#define CPUA3__0__PORT 4u
#define CPUA3__0__SHIFT 3u
#define CPUA3__AG CYREG_PRT4_AG
#define CPUA3__AMUX CYREG_PRT4_AMUX
#define CPUA3__BIE CYREG_PRT4_BIE
#define CPUA3__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA3__BYP CYREG_PRT4_BYP
#define CPUA3__CTL CYREG_PRT4_CTL
#define CPUA3__DM0 CYREG_PRT4_DM0
#define CPUA3__DM1 CYREG_PRT4_DM1
#define CPUA3__DM2 CYREG_PRT4_DM2
#define CPUA3__DR CYREG_PRT4_DR
#define CPUA3__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA3__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA3__MASK 0x08u
#define CPUA3__PORT 4u
#define CPUA3__PRT CYREG_PRT4_PRT
#define CPUA3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA3__PS CYREG_PRT4_PS
#define CPUA3__SHIFT 3u
#define CPUA3__SLW CYREG_PRT4_SLW

/* CPUA4 */
#define CPUA4__0__INTTYPE CYREG_PICU4_INTTYPE4
#define CPUA4__0__MASK 0x10u
#define CPUA4__0__PC CYREG_PRT4_PC4
#define CPUA4__0__PORT 4u
#define CPUA4__0__SHIFT 4u
#define CPUA4__AG CYREG_PRT4_AG
#define CPUA4__AMUX CYREG_PRT4_AMUX
#define CPUA4__BIE CYREG_PRT4_BIE
#define CPUA4__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA4__BYP CYREG_PRT4_BYP
#define CPUA4__CTL CYREG_PRT4_CTL
#define CPUA4__DM0 CYREG_PRT4_DM0
#define CPUA4__DM1 CYREG_PRT4_DM1
#define CPUA4__DM2 CYREG_PRT4_DM2
#define CPUA4__DR CYREG_PRT4_DR
#define CPUA4__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA4__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA4__MASK 0x10u
#define CPUA4__PORT 4u
#define CPUA4__PRT CYREG_PRT4_PRT
#define CPUA4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA4__PS CYREG_PRT4_PS
#define CPUA4__SHIFT 4u
#define CPUA4__SLW CYREG_PRT4_SLW

/* CPUA5 */
#define CPUA5__0__INTTYPE CYREG_PICU4_INTTYPE5
#define CPUA5__0__MASK 0x20u
#define CPUA5__0__PC CYREG_PRT4_PC5
#define CPUA5__0__PORT 4u
#define CPUA5__0__SHIFT 5u
#define CPUA5__AG CYREG_PRT4_AG
#define CPUA5__AMUX CYREG_PRT4_AMUX
#define CPUA5__BIE CYREG_PRT4_BIE
#define CPUA5__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA5__BYP CYREG_PRT4_BYP
#define CPUA5__CTL CYREG_PRT4_CTL
#define CPUA5__DM0 CYREG_PRT4_DM0
#define CPUA5__DM1 CYREG_PRT4_DM1
#define CPUA5__DM2 CYREG_PRT4_DM2
#define CPUA5__DR CYREG_PRT4_DR
#define CPUA5__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA5__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA5__MASK 0x20u
#define CPUA5__PORT 4u
#define CPUA5__PRT CYREG_PRT4_PRT
#define CPUA5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA5__PS CYREG_PRT4_PS
#define CPUA5__SHIFT 5u
#define CPUA5__SLW CYREG_PRT4_SLW

/* CPUA6 */
#define CPUA6__0__INTTYPE CYREG_PICU4_INTTYPE6
#define CPUA6__0__MASK 0x40u
#define CPUA6__0__PC CYREG_PRT4_PC6
#define CPUA6__0__PORT 4u
#define CPUA6__0__SHIFT 6u
#define CPUA6__AG CYREG_PRT4_AG
#define CPUA6__AMUX CYREG_PRT4_AMUX
#define CPUA6__BIE CYREG_PRT4_BIE
#define CPUA6__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA6__BYP CYREG_PRT4_BYP
#define CPUA6__CTL CYREG_PRT4_CTL
#define CPUA6__DM0 CYREG_PRT4_DM0
#define CPUA6__DM1 CYREG_PRT4_DM1
#define CPUA6__DM2 CYREG_PRT4_DM2
#define CPUA6__DR CYREG_PRT4_DR
#define CPUA6__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA6__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA6__MASK 0x40u
#define CPUA6__PORT 4u
#define CPUA6__PRT CYREG_PRT4_PRT
#define CPUA6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA6__PS CYREG_PRT4_PS
#define CPUA6__SHIFT 6u
#define CPUA6__SLW CYREG_PRT4_SLW

/* CPUA7 */
#define CPUA7__0__INTTYPE CYREG_PICU4_INTTYPE7
#define CPUA7__0__MASK 0x80u
#define CPUA7__0__PC CYREG_PRT4_PC7
#define CPUA7__0__PORT 4u
#define CPUA7__0__SHIFT 7u
#define CPUA7__AG CYREG_PRT4_AG
#define CPUA7__AMUX CYREG_PRT4_AMUX
#define CPUA7__BIE CYREG_PRT4_BIE
#define CPUA7__BIT_MASK CYREG_PRT4_BIT_MASK
#define CPUA7__BYP CYREG_PRT4_BYP
#define CPUA7__CTL CYREG_PRT4_CTL
#define CPUA7__DM0 CYREG_PRT4_DM0
#define CPUA7__DM1 CYREG_PRT4_DM1
#define CPUA7__DM2 CYREG_PRT4_DM2
#define CPUA7__DR CYREG_PRT4_DR
#define CPUA7__INP_DIS CYREG_PRT4_INP_DIS
#define CPUA7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CPUA7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CPUA7__LCD_EN CYREG_PRT4_LCD_EN
#define CPUA7__MASK 0x80u
#define CPUA7__PORT 4u
#define CPUA7__PRT CYREG_PRT4_PRT
#define CPUA7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CPUA7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CPUA7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CPUA7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CPUA7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CPUA7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CPUA7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CPUA7__PS CYREG_PRT4_PS
#define CPUA7__SHIFT 7u
#define CPUA7__SLW CYREG_PRT4_SLW

/* CPUA8 */
#define CPUA8__0__INTTYPE CYREG_PICU6_INTTYPE0
#define CPUA8__0__MASK 0x01u
#define CPUA8__0__PC CYREG_PRT6_PC0
#define CPUA8__0__PORT 6u
#define CPUA8__0__SHIFT 0u
#define CPUA8__AG CYREG_PRT6_AG
#define CPUA8__AMUX CYREG_PRT6_AMUX
#define CPUA8__BIE CYREG_PRT6_BIE
#define CPUA8__BIT_MASK CYREG_PRT6_BIT_MASK
#define CPUA8__BYP CYREG_PRT6_BYP
#define CPUA8__CTL CYREG_PRT6_CTL
#define CPUA8__DM0 CYREG_PRT6_DM0
#define CPUA8__DM1 CYREG_PRT6_DM1
#define CPUA8__DM2 CYREG_PRT6_DM2
#define CPUA8__DR CYREG_PRT6_DR
#define CPUA8__INP_DIS CYREG_PRT6_INP_DIS
#define CPUA8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CPUA8__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CPUA8__LCD_EN CYREG_PRT6_LCD_EN
#define CPUA8__MASK 0x01u
#define CPUA8__PORT 6u
#define CPUA8__PRT CYREG_PRT6_PRT
#define CPUA8__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CPUA8__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CPUA8__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CPUA8__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CPUA8__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CPUA8__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CPUA8__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CPUA8__PS CYREG_PRT6_PS
#define CPUA8__SHIFT 0u
#define CPUA8__SLW CYREG_PRT6_SLW

/* CPUA9 */
#define CPUA9__0__INTTYPE CYREG_PICU6_INTTYPE1
#define CPUA9__0__MASK 0x02u
#define CPUA9__0__PC CYREG_PRT6_PC1
#define CPUA9__0__PORT 6u
#define CPUA9__0__SHIFT 1u
#define CPUA9__AG CYREG_PRT6_AG
#define CPUA9__AMUX CYREG_PRT6_AMUX
#define CPUA9__BIE CYREG_PRT6_BIE
#define CPUA9__BIT_MASK CYREG_PRT6_BIT_MASK
#define CPUA9__BYP CYREG_PRT6_BYP
#define CPUA9__CTL CYREG_PRT6_CTL
#define CPUA9__DM0 CYREG_PRT6_DM0
#define CPUA9__DM1 CYREG_PRT6_DM1
#define CPUA9__DM2 CYREG_PRT6_DM2
#define CPUA9__DR CYREG_PRT6_DR
#define CPUA9__INP_DIS CYREG_PRT6_INP_DIS
#define CPUA9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CPUA9__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CPUA9__LCD_EN CYREG_PRT6_LCD_EN
#define CPUA9__MASK 0x02u
#define CPUA9__PORT 6u
#define CPUA9__PRT CYREG_PRT6_PRT
#define CPUA9__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CPUA9__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CPUA9__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CPUA9__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CPUA9__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CPUA9__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CPUA9__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CPUA9__PS CYREG_PRT6_PS
#define CPUA9__SHIFT 1u
#define CPUA9__SLW CYREG_PRT6_SLW

/* CPUD0 */
#define CPUD0__0__INTTYPE CYREG_PICU5_INTTYPE0
#define CPUD0__0__MASK 0x01u
#define CPUD0__0__PC CYREG_PRT5_PC0
#define CPUD0__0__PORT 5u
#define CPUD0__0__SHIFT 0u
#define CPUD0__AG CYREG_PRT5_AG
#define CPUD0__AMUX CYREG_PRT5_AMUX
#define CPUD0__BIE CYREG_PRT5_BIE
#define CPUD0__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD0__BYP CYREG_PRT5_BYP
#define CPUD0__CTL CYREG_PRT5_CTL
#define CPUD0__DM0 CYREG_PRT5_DM0
#define CPUD0__DM1 CYREG_PRT5_DM1
#define CPUD0__DM2 CYREG_PRT5_DM2
#define CPUD0__DR CYREG_PRT5_DR
#define CPUD0__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD0__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD0__MASK 0x01u
#define CPUD0__PORT 5u
#define CPUD0__PRT CYREG_PRT5_PRT
#define CPUD0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD0__PS CYREG_PRT5_PS
#define CPUD0__SHIFT 0u
#define CPUD0__SLW CYREG_PRT5_SLW

/* CPUD1 */
#define CPUD1__0__INTTYPE CYREG_PICU5_INTTYPE1
#define CPUD1__0__MASK 0x02u
#define CPUD1__0__PC CYREG_PRT5_PC1
#define CPUD1__0__PORT 5u
#define CPUD1__0__SHIFT 1u
#define CPUD1__AG CYREG_PRT5_AG
#define CPUD1__AMUX CYREG_PRT5_AMUX
#define CPUD1__BIE CYREG_PRT5_BIE
#define CPUD1__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD1__BYP CYREG_PRT5_BYP
#define CPUD1__CTL CYREG_PRT5_CTL
#define CPUD1__DM0 CYREG_PRT5_DM0
#define CPUD1__DM1 CYREG_PRT5_DM1
#define CPUD1__DM2 CYREG_PRT5_DM2
#define CPUD1__DR CYREG_PRT5_DR
#define CPUD1__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD1__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD1__MASK 0x02u
#define CPUD1__PORT 5u
#define CPUD1__PRT CYREG_PRT5_PRT
#define CPUD1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD1__PS CYREG_PRT5_PS
#define CPUD1__SHIFT 1u
#define CPUD1__SLW CYREG_PRT5_SLW

/* CPUD2 */
#define CPUD2__0__INTTYPE CYREG_PICU5_INTTYPE2
#define CPUD2__0__MASK 0x04u
#define CPUD2__0__PC CYREG_PRT5_PC2
#define CPUD2__0__PORT 5u
#define CPUD2__0__SHIFT 2u
#define CPUD2__AG CYREG_PRT5_AG
#define CPUD2__AMUX CYREG_PRT5_AMUX
#define CPUD2__BIE CYREG_PRT5_BIE
#define CPUD2__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD2__BYP CYREG_PRT5_BYP
#define CPUD2__CTL CYREG_PRT5_CTL
#define CPUD2__DM0 CYREG_PRT5_DM0
#define CPUD2__DM1 CYREG_PRT5_DM1
#define CPUD2__DM2 CYREG_PRT5_DM2
#define CPUD2__DR CYREG_PRT5_DR
#define CPUD2__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD2__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD2__MASK 0x04u
#define CPUD2__PORT 5u
#define CPUD2__PRT CYREG_PRT5_PRT
#define CPUD2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD2__PS CYREG_PRT5_PS
#define CPUD2__SHIFT 2u
#define CPUD2__SLW CYREG_PRT5_SLW

/* CPUD3 */
#define CPUD3__0__INTTYPE CYREG_PICU5_INTTYPE3
#define CPUD3__0__MASK 0x08u
#define CPUD3__0__PC CYREG_PRT5_PC3
#define CPUD3__0__PORT 5u
#define CPUD3__0__SHIFT 3u
#define CPUD3__AG CYREG_PRT5_AG
#define CPUD3__AMUX CYREG_PRT5_AMUX
#define CPUD3__BIE CYREG_PRT5_BIE
#define CPUD3__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD3__BYP CYREG_PRT5_BYP
#define CPUD3__CTL CYREG_PRT5_CTL
#define CPUD3__DM0 CYREG_PRT5_DM0
#define CPUD3__DM1 CYREG_PRT5_DM1
#define CPUD3__DM2 CYREG_PRT5_DM2
#define CPUD3__DR CYREG_PRT5_DR
#define CPUD3__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD3__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD3__MASK 0x08u
#define CPUD3__PORT 5u
#define CPUD3__PRT CYREG_PRT5_PRT
#define CPUD3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD3__PS CYREG_PRT5_PS
#define CPUD3__SHIFT 3u
#define CPUD3__SLW CYREG_PRT5_SLW

/* CPUD4 */
#define CPUD4__0__INTTYPE CYREG_PICU5_INTTYPE4
#define CPUD4__0__MASK 0x10u
#define CPUD4__0__PC CYREG_PRT5_PC4
#define CPUD4__0__PORT 5u
#define CPUD4__0__SHIFT 4u
#define CPUD4__AG CYREG_PRT5_AG
#define CPUD4__AMUX CYREG_PRT5_AMUX
#define CPUD4__BIE CYREG_PRT5_BIE
#define CPUD4__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD4__BYP CYREG_PRT5_BYP
#define CPUD4__CTL CYREG_PRT5_CTL
#define CPUD4__DM0 CYREG_PRT5_DM0
#define CPUD4__DM1 CYREG_PRT5_DM1
#define CPUD4__DM2 CYREG_PRT5_DM2
#define CPUD4__DR CYREG_PRT5_DR
#define CPUD4__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD4__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD4__MASK 0x10u
#define CPUD4__PORT 5u
#define CPUD4__PRT CYREG_PRT5_PRT
#define CPUD4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD4__PS CYREG_PRT5_PS
#define CPUD4__SHIFT 4u
#define CPUD4__SLW CYREG_PRT5_SLW

/* CPUD5 */
#define CPUD5__0__INTTYPE CYREG_PICU5_INTTYPE5
#define CPUD5__0__MASK 0x20u
#define CPUD5__0__PC CYREG_PRT5_PC5
#define CPUD5__0__PORT 5u
#define CPUD5__0__SHIFT 5u
#define CPUD5__AG CYREG_PRT5_AG
#define CPUD5__AMUX CYREG_PRT5_AMUX
#define CPUD5__BIE CYREG_PRT5_BIE
#define CPUD5__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD5__BYP CYREG_PRT5_BYP
#define CPUD5__CTL CYREG_PRT5_CTL
#define CPUD5__DM0 CYREG_PRT5_DM0
#define CPUD5__DM1 CYREG_PRT5_DM1
#define CPUD5__DM2 CYREG_PRT5_DM2
#define CPUD5__DR CYREG_PRT5_DR
#define CPUD5__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD5__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD5__MASK 0x20u
#define CPUD5__PORT 5u
#define CPUD5__PRT CYREG_PRT5_PRT
#define CPUD5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD5__PS CYREG_PRT5_PS
#define CPUD5__SHIFT 5u
#define CPUD5__SLW CYREG_PRT5_SLW

/* CPUD6 */
#define CPUD6__0__INTTYPE CYREG_PICU5_INTTYPE6
#define CPUD6__0__MASK 0x40u
#define CPUD6__0__PC CYREG_PRT5_PC6
#define CPUD6__0__PORT 5u
#define CPUD6__0__SHIFT 6u
#define CPUD6__AG CYREG_PRT5_AG
#define CPUD6__AMUX CYREG_PRT5_AMUX
#define CPUD6__BIE CYREG_PRT5_BIE
#define CPUD6__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD6__BYP CYREG_PRT5_BYP
#define CPUD6__CTL CYREG_PRT5_CTL
#define CPUD6__DM0 CYREG_PRT5_DM0
#define CPUD6__DM1 CYREG_PRT5_DM1
#define CPUD6__DM2 CYREG_PRT5_DM2
#define CPUD6__DR CYREG_PRT5_DR
#define CPUD6__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD6__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD6__MASK 0x40u
#define CPUD6__PORT 5u
#define CPUD6__PRT CYREG_PRT5_PRT
#define CPUD6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD6__PS CYREG_PRT5_PS
#define CPUD6__SHIFT 6u
#define CPUD6__SLW CYREG_PRT5_SLW

/* CPUD7 */
#define CPUD7__0__INTTYPE CYREG_PICU5_INTTYPE7
#define CPUD7__0__MASK 0x80u
#define CPUD7__0__PC CYREG_PRT5_PC7
#define CPUD7__0__PORT 5u
#define CPUD7__0__SHIFT 7u
#define CPUD7__AG CYREG_PRT5_AG
#define CPUD7__AMUX CYREG_PRT5_AMUX
#define CPUD7__BIE CYREG_PRT5_BIE
#define CPUD7__BIT_MASK CYREG_PRT5_BIT_MASK
#define CPUD7__BYP CYREG_PRT5_BYP
#define CPUD7__CTL CYREG_PRT5_CTL
#define CPUD7__DM0 CYREG_PRT5_DM0
#define CPUD7__DM1 CYREG_PRT5_DM1
#define CPUD7__DM2 CYREG_PRT5_DM2
#define CPUD7__DR CYREG_PRT5_DR
#define CPUD7__INP_DIS CYREG_PRT5_INP_DIS
#define CPUD7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define CPUD7__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CPUD7__LCD_EN CYREG_PRT5_LCD_EN
#define CPUD7__MASK 0x80u
#define CPUD7__PORT 5u
#define CPUD7__PRT CYREG_PRT5_PRT
#define CPUD7__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CPUD7__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CPUD7__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CPUD7__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CPUD7__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CPUD7__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CPUD7__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CPUD7__PS CYREG_PRT5_PS
#define CPUD7__SHIFT 7u
#define CPUD7__SLW CYREG_PRT5_SLW

/* CTS_n */
#define CTS_n__0__INTTYPE CYREG_PICU0_INTTYPE7
#define CTS_n__0__MASK 0x80u
#define CTS_n__0__PC CYREG_PRT0_PC7
#define CTS_n__0__PORT 0u
#define CTS_n__0__SHIFT 7u
#define CTS_n__AG CYREG_PRT0_AG
#define CTS_n__AMUX CYREG_PRT0_AMUX
#define CTS_n__BIE CYREG_PRT0_BIE
#define CTS_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define CTS_n__BYP CYREG_PRT0_BYP
#define CTS_n__CTL CYREG_PRT0_CTL
#define CTS_n__DM0 CYREG_PRT0_DM0
#define CTS_n__DM1 CYREG_PRT0_DM1
#define CTS_n__DM2 CYREG_PRT0_DM2
#define CTS_n__DR CYREG_PRT0_DR
#define CTS_n__INP_DIS CYREG_PRT0_INP_DIS
#define CTS_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CTS_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CTS_n__LCD_EN CYREG_PRT0_LCD_EN
#define CTS_n__MASK 0x80u
#define CTS_n__PORT 0u
#define CTS_n__PRT CYREG_PRT0_PRT
#define CTS_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CTS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CTS_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CTS_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CTS_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CTS_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CTS_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CTS_n__PS CYREG_PRT0_PS
#define CTS_n__SHIFT 7u
#define CTS_n__SLW CYREG_PRT0_SLW

/* I2C_1 */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB07_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB07_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB07_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB07_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB07_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB07_F1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB04_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB04_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB04_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB04_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB04_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB04_F1
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB08_MSK
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB08_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB09_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB09_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB09_MSK
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x02u
#define I2C_1_I2C_IRQ__INTC_NUMBER 1u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* INT_n */
#define INT_n__0__INTTYPE CYREG_PICU3_INTTYPE3
#define INT_n__0__MASK 0x08u
#define INT_n__0__PC CYREG_PRT3_PC3
#define INT_n__0__PORT 3u
#define INT_n__0__SHIFT 3u
#define INT_n__AG CYREG_PRT3_AG
#define INT_n__AMUX CYREG_PRT3_AMUX
#define INT_n__BIE CYREG_PRT3_BIE
#define INT_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define INT_n__BYP CYREG_PRT3_BYP
#define INT_n__CTL CYREG_PRT3_CTL
#define INT_n__DM0 CYREG_PRT3_DM0
#define INT_n__DM1 CYREG_PRT3_DM1
#define INT_n__DM2 CYREG_PRT3_DM2
#define INT_n__DR CYREG_PRT3_DR
#define INT_n__INP_DIS CYREG_PRT3_INP_DIS
#define INT_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define INT_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define INT_n__LCD_EN CYREG_PRT3_LCD_EN
#define INT_n__MASK 0x08u
#define INT_n__PORT 3u
#define INT_n__PRT CYREG_PRT3_PRT
#define INT_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define INT_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define INT_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define INT_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define INT_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define INT_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define INT_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define INT_n__PS CYREG_PRT3_PS
#define INT_n__SHIFT 3u
#define INT_n__SLW CYREG_PRT3_SLW

/* NMI_n */
#define NMI_n__0__INTTYPE CYREG_PICU3_INTTYPE4
#define NMI_n__0__MASK 0x10u
#define NMI_n__0__PC CYREG_PRT3_PC4
#define NMI_n__0__PORT 3u
#define NMI_n__0__SHIFT 4u
#define NMI_n__AG CYREG_PRT3_AG
#define NMI_n__AMUX CYREG_PRT3_AMUX
#define NMI_n__BIE CYREG_PRT3_BIE
#define NMI_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define NMI_n__BYP CYREG_PRT3_BYP
#define NMI_n__CTL CYREG_PRT3_CTL
#define NMI_n__DM0 CYREG_PRT3_DM0
#define NMI_n__DM1 CYREG_PRT3_DM1
#define NMI_n__DM2 CYREG_PRT3_DM2
#define NMI_n__DR CYREG_PRT3_DR
#define NMI_n__INP_DIS CYREG_PRT3_INP_DIS
#define NMI_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define NMI_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define NMI_n__LCD_EN CYREG_PRT3_LCD_EN
#define NMI_n__MASK 0x10u
#define NMI_n__PORT 3u
#define NMI_n__PRT CYREG_PRT3_PRT
#define NMI_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define NMI_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define NMI_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define NMI_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define NMI_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define NMI_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define NMI_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define NMI_n__PS CYREG_PRT3_PS
#define NMI_n__SHIFT 4u
#define NMI_n__SLW CYREG_PRT3_SLW

/* RTS_n */
#define RTS_n__0__INTTYPE CYREG_PICU0_INTTYPE6
#define RTS_n__0__MASK 0x40u
#define RTS_n__0__PC CYREG_PRT0_PC6
#define RTS_n__0__PORT 0u
#define RTS_n__0__SHIFT 6u
#define RTS_n__AG CYREG_PRT0_AG
#define RTS_n__AMUX CYREG_PRT0_AMUX
#define RTS_n__BIE CYREG_PRT0_BIE
#define RTS_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define RTS_n__BYP CYREG_PRT0_BYP
#define RTS_n__CTL CYREG_PRT0_CTL
#define RTS_n__DM0 CYREG_PRT0_DM0
#define RTS_n__DM1 CYREG_PRT0_DM1
#define RTS_n__DM2 CYREG_PRT0_DM2
#define RTS_n__DR CYREG_PRT0_DR
#define RTS_n__INP_DIS CYREG_PRT0_INP_DIS
#define RTS_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define RTS_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RTS_n__LCD_EN CYREG_PRT0_LCD_EN
#define RTS_n__MASK 0x40u
#define RTS_n__PORT 0u
#define RTS_n__PRT CYREG_PRT0_PRT
#define RTS_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RTS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RTS_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RTS_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RTS_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RTS_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RTS_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RTS_n__PS CYREG_PRT0_PS
#define RTS_n__SHIFT 6u
#define RTS_n__SLW CYREG_PRT0_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define SCL_1__0__MASK 0x10u
#define SCL_1__0__PC CYREG_PRT12_PC4
#define SCL_1__0__PORT 12u
#define SCL_1__0__SHIFT 4u
#define SCL_1__AG CYREG_PRT12_AG
#define SCL_1__BIE CYREG_PRT12_BIE
#define SCL_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_1__BYP CYREG_PRT12_BYP
#define SCL_1__DM0 CYREG_PRT12_DM0
#define SCL_1__DM1 CYREG_PRT12_DM1
#define SCL_1__DM2 CYREG_PRT12_DM2
#define SCL_1__DR CYREG_PRT12_DR
#define SCL_1__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_1__MASK 0x10u
#define SCL_1__PORT 12u
#define SCL_1__PRT CYREG_PRT12_PRT
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_1__PS CYREG_PRT12_PS
#define SCL_1__SHIFT 4u
#define SCL_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_1__SLW CYREG_PRT12_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define SDA_1__0__MASK 0x20u
#define SDA_1__0__PC CYREG_PRT12_PC5
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 5u
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_1__MASK 0x20u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 5u
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* CPUA10 */
#define CPUA10__0__INTTYPE CYREG_PICU6_INTTYPE2
#define CPUA10__0__MASK 0x04u
#define CPUA10__0__PC CYREG_PRT6_PC2
#define CPUA10__0__PORT 6u
#define CPUA10__0__SHIFT 2u
#define CPUA10__AG CYREG_PRT6_AG
#define CPUA10__AMUX CYREG_PRT6_AMUX
#define CPUA10__BIE CYREG_PRT6_BIE
#define CPUA10__BIT_MASK CYREG_PRT6_BIT_MASK
#define CPUA10__BYP CYREG_PRT6_BYP
#define CPUA10__CTL CYREG_PRT6_CTL
#define CPUA10__DM0 CYREG_PRT6_DM0
#define CPUA10__DM1 CYREG_PRT6_DM1
#define CPUA10__DM2 CYREG_PRT6_DM2
#define CPUA10__DR CYREG_PRT6_DR
#define CPUA10__INP_DIS CYREG_PRT6_INP_DIS
#define CPUA10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CPUA10__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CPUA10__LCD_EN CYREG_PRT6_LCD_EN
#define CPUA10__MASK 0x04u
#define CPUA10__PORT 6u
#define CPUA10__PRT CYREG_PRT6_PRT
#define CPUA10__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CPUA10__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CPUA10__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CPUA10__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CPUA10__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CPUA10__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CPUA10__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CPUA10__PS CYREG_PRT6_PS
#define CPUA10__SHIFT 2u
#define CPUA10__SLW CYREG_PRT6_SLW

/* CPUA11 */
#define CPUA11__0__INTTYPE CYREG_PICU12_INTTYPE7
#define CPUA11__0__MASK 0x80u
#define CPUA11__0__PC CYREG_PRT12_PC7
#define CPUA11__0__PORT 12u
#define CPUA11__0__SHIFT 7u
#define CPUA11__AG CYREG_PRT12_AG
#define CPUA11__BIE CYREG_PRT12_BIE
#define CPUA11__BIT_MASK CYREG_PRT12_BIT_MASK
#define CPUA11__BYP CYREG_PRT12_BYP
#define CPUA11__DM0 CYREG_PRT12_DM0
#define CPUA11__DM1 CYREG_PRT12_DM1
#define CPUA11__DM2 CYREG_PRT12_DM2
#define CPUA11__DR CYREG_PRT12_DR
#define CPUA11__INP_DIS CYREG_PRT12_INP_DIS
#define CPUA11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CPUA11__MASK 0x80u
#define CPUA11__PORT 12u
#define CPUA11__PRT CYREG_PRT12_PRT
#define CPUA11__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CPUA11__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CPUA11__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CPUA11__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CPUA11__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CPUA11__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CPUA11__PS CYREG_PRT12_PS
#define CPUA11__SHIFT 7u
#define CPUA11__SIO_CFG CYREG_PRT12_SIO_CFG
#define CPUA11__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CPUA11__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CPUA11__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CPUA11__SLW CYREG_PRT12_SLW

/* CPUA12 */
#define CPUA12__0__INTTYPE CYREG_PICU2_INTTYPE0
#define CPUA12__0__MASK 0x01u
#define CPUA12__0__PC CYREG_PRT2_PC0
#define CPUA12__0__PORT 2u
#define CPUA12__0__SHIFT 0u
#define CPUA12__AG CYREG_PRT2_AG
#define CPUA12__AMUX CYREG_PRT2_AMUX
#define CPUA12__BIE CYREG_PRT2_BIE
#define CPUA12__BIT_MASK CYREG_PRT2_BIT_MASK
#define CPUA12__BYP CYREG_PRT2_BYP
#define CPUA12__CTL CYREG_PRT2_CTL
#define CPUA12__DM0 CYREG_PRT2_DM0
#define CPUA12__DM1 CYREG_PRT2_DM1
#define CPUA12__DM2 CYREG_PRT2_DM2
#define CPUA12__DR CYREG_PRT2_DR
#define CPUA12__INP_DIS CYREG_PRT2_INP_DIS
#define CPUA12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CPUA12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CPUA12__LCD_EN CYREG_PRT2_LCD_EN
#define CPUA12__MASK 0x01u
#define CPUA12__PORT 2u
#define CPUA12__PRT CYREG_PRT2_PRT
#define CPUA12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CPUA12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CPUA12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CPUA12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CPUA12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CPUA12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CPUA12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CPUA12__PS CYREG_PRT2_PS
#define CPUA12__SHIFT 0u
#define CPUA12__SLW CYREG_PRT2_SLW

/* CPUA13 */
#define CPUA13__0__INTTYPE CYREG_PICU6_INTTYPE5
#define CPUA13__0__MASK 0x20u
#define CPUA13__0__PC CYREG_PRT6_PC5
#define CPUA13__0__PORT 6u
#define CPUA13__0__SHIFT 5u
#define CPUA13__AG CYREG_PRT6_AG
#define CPUA13__AMUX CYREG_PRT6_AMUX
#define CPUA13__BIE CYREG_PRT6_BIE
#define CPUA13__BIT_MASK CYREG_PRT6_BIT_MASK
#define CPUA13__BYP CYREG_PRT6_BYP
#define CPUA13__CTL CYREG_PRT6_CTL
#define CPUA13__DM0 CYREG_PRT6_DM0
#define CPUA13__DM1 CYREG_PRT6_DM1
#define CPUA13__DM2 CYREG_PRT6_DM2
#define CPUA13__DR CYREG_PRT6_DR
#define CPUA13__INP_DIS CYREG_PRT6_INP_DIS
#define CPUA13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CPUA13__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CPUA13__LCD_EN CYREG_PRT6_LCD_EN
#define CPUA13__MASK 0x20u
#define CPUA13__PORT 6u
#define CPUA13__PRT CYREG_PRT6_PRT
#define CPUA13__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CPUA13__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CPUA13__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CPUA13__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CPUA13__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CPUA13__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CPUA13__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CPUA13__PS CYREG_PRT6_PS
#define CPUA13__SHIFT 5u
#define CPUA13__SLW CYREG_PRT6_SLW

/* CPUA14 */
#define CPUA14__0__INTTYPE CYREG_PICU6_INTTYPE6
#define CPUA14__0__MASK 0x40u
#define CPUA14__0__PC CYREG_PRT6_PC6
#define CPUA14__0__PORT 6u
#define CPUA14__0__SHIFT 6u
#define CPUA14__AG CYREG_PRT6_AG
#define CPUA14__AMUX CYREG_PRT6_AMUX
#define CPUA14__BIE CYREG_PRT6_BIE
#define CPUA14__BIT_MASK CYREG_PRT6_BIT_MASK
#define CPUA14__BYP CYREG_PRT6_BYP
#define CPUA14__CTL CYREG_PRT6_CTL
#define CPUA14__DM0 CYREG_PRT6_DM0
#define CPUA14__DM1 CYREG_PRT6_DM1
#define CPUA14__DM2 CYREG_PRT6_DM2
#define CPUA14__DR CYREG_PRT6_DR
#define CPUA14__INP_DIS CYREG_PRT6_INP_DIS
#define CPUA14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CPUA14__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CPUA14__LCD_EN CYREG_PRT6_LCD_EN
#define CPUA14__MASK 0x40u
#define CPUA14__PORT 6u
#define CPUA14__PRT CYREG_PRT6_PRT
#define CPUA14__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CPUA14__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CPUA14__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CPUA14__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CPUA14__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CPUA14__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CPUA14__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CPUA14__PS CYREG_PRT6_PS
#define CPUA14__SHIFT 6u
#define CPUA14__SLW CYREG_PRT6_SLW

/* CPUA15 */
#define CPUA15__0__INTTYPE CYREG_PICU6_INTTYPE7
#define CPUA15__0__MASK 0x80u
#define CPUA15__0__PC CYREG_PRT6_PC7
#define CPUA15__0__PORT 6u
#define CPUA15__0__SHIFT 7u
#define CPUA15__AG CYREG_PRT6_AG
#define CPUA15__AMUX CYREG_PRT6_AMUX
#define CPUA15__BIE CYREG_PRT6_BIE
#define CPUA15__BIT_MASK CYREG_PRT6_BIT_MASK
#define CPUA15__BYP CYREG_PRT6_BYP
#define CPUA15__CTL CYREG_PRT6_CTL
#define CPUA15__DM0 CYREG_PRT6_DM0
#define CPUA15__DM1 CYREG_PRT6_DM1
#define CPUA15__DM2 CYREG_PRT6_DM2
#define CPUA15__DR CYREG_PRT6_DR
#define CPUA15__INP_DIS CYREG_PRT6_INP_DIS
#define CPUA15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define CPUA15__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define CPUA15__LCD_EN CYREG_PRT6_LCD_EN
#define CPUA15__MASK 0x80u
#define CPUA15__PORT 6u
#define CPUA15__PRT CYREG_PRT6_PRT
#define CPUA15__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define CPUA15__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define CPUA15__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define CPUA15__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define CPUA15__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define CPUA15__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define CPUA15__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define CPUA15__PS CYREG_PRT6_PS
#define CPUA15__SHIFT 7u
#define CPUA15__SLW CYREG_PRT6_SLW

/* HALT_n */
#define HALT_n__0__INTTYPE CYREG_PICU3_INTTYPE0
#define HALT_n__0__MASK 0x01u
#define HALT_n__0__PC CYREG_PRT3_PC0
#define HALT_n__0__PORT 3u
#define HALT_n__0__SHIFT 0u
#define HALT_n__AG CYREG_PRT3_AG
#define HALT_n__AMUX CYREG_PRT3_AMUX
#define HALT_n__BIE CYREG_PRT3_BIE
#define HALT_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define HALT_n__BYP CYREG_PRT3_BYP
#define HALT_n__CTL CYREG_PRT3_CTL
#define HALT_n__DM0 CYREG_PRT3_DM0
#define HALT_n__DM1 CYREG_PRT3_DM1
#define HALT_n__DM2 CYREG_PRT3_DM2
#define HALT_n__DR CYREG_PRT3_DR
#define HALT_n__INP_DIS CYREG_PRT3_INP_DIS
#define HALT_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HALT_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HALT_n__LCD_EN CYREG_PRT3_LCD_EN
#define HALT_n__MASK 0x01u
#define HALT_n__PORT 3u
#define HALT_n__PRT CYREG_PRT3_PRT
#define HALT_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HALT_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HALT_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HALT_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HALT_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HALT_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HALT_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HALT_n__PS CYREG_PRT3_PS
#define HALT_n__SHIFT 0u
#define HALT_n__SLW CYREG_PRT3_SLW

/* IORQ_n */
#define IORQ_n__0__INTTYPE CYREG_PICU3_INTTYPE5
#define IORQ_n__0__MASK 0x20u
#define IORQ_n__0__PC CYREG_PRT3_PC5
#define IORQ_n__0__PORT 3u
#define IORQ_n__0__SHIFT 5u
#define IORQ_n__AG CYREG_PRT3_AG
#define IORQ_n__AMUX CYREG_PRT3_AMUX
#define IORQ_n__BIE CYREG_PRT3_BIE
#define IORQ_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define IORQ_n__BYP CYREG_PRT3_BYP
#define IORQ_n__CTL CYREG_PRT3_CTL
#define IORQ_n__DM0 CYREG_PRT3_DM0
#define IORQ_n__DM1 CYREG_PRT3_DM1
#define IORQ_n__DM2 CYREG_PRT3_DM2
#define IORQ_n__DR CYREG_PRT3_DR
#define IORQ_n__INP_DIS CYREG_PRT3_INP_DIS
#define IORQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define IORQ_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define IORQ_n__LCD_EN CYREG_PRT3_LCD_EN
#define IORQ_n__MASK 0x20u
#define IORQ_n__PORT 3u
#define IORQ_n__PRT CYREG_PRT3_PRT
#define IORQ_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define IORQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define IORQ_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define IORQ_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define IORQ_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define IORQ_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define IORQ_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define IORQ_n__PS CYREG_PRT3_PS
#define IORQ_n__SHIFT 5u
#define IORQ_n__SLW CYREG_PRT3_SLW

/* MREQ_n */
#define MREQ_n__0__INTTYPE CYREG_PICU12_INTTYPE0
#define MREQ_n__0__MASK 0x01u
#define MREQ_n__0__PC CYREG_PRT12_PC0
#define MREQ_n__0__PORT 12u
#define MREQ_n__0__SHIFT 0u
#define MREQ_n__AG CYREG_PRT12_AG
#define MREQ_n__BIE CYREG_PRT12_BIE
#define MREQ_n__BIT_MASK CYREG_PRT12_BIT_MASK
#define MREQ_n__BYP CYREG_PRT12_BYP
#define MREQ_n__DM0 CYREG_PRT12_DM0
#define MREQ_n__DM1 CYREG_PRT12_DM1
#define MREQ_n__DM2 CYREG_PRT12_DM2
#define MREQ_n__DR CYREG_PRT12_DR
#define MREQ_n__INP_DIS CYREG_PRT12_INP_DIS
#define MREQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MREQ_n__MASK 0x01u
#define MREQ_n__PORT 12u
#define MREQ_n__PRT CYREG_PRT12_PRT
#define MREQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MREQ_n__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MREQ_n__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MREQ_n__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MREQ_n__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MREQ_n__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MREQ_n__PS CYREG_PRT12_PS
#define MREQ_n__SHIFT 0u
#define MREQ_n__SIO_CFG CYREG_PRT12_SIO_CFG
#define MREQ_n__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MREQ_n__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MREQ_n__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MREQ_n__SLW CYREG_PRT12_SLW

/* UART_1 */
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK 0x04u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS 2
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK 0x08u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS 3
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK 0x10u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS 4
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK 0x1Cu
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_1_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_1_BUART_sRX_RxSts__2__POS 2
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB03_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB03_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB03_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB03_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB03_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB03_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* BUSRQ_n */
#define BUSRQ_n__0__INTTYPE CYREG_PICU15_INTTYPE1
#define BUSRQ_n__0__MASK 0x02u
#define BUSRQ_n__0__PC CYREG_IO_PC_PRT15_PC1
#define BUSRQ_n__0__PORT 15u
#define BUSRQ_n__0__SHIFT 1u
#define BUSRQ_n__AG CYREG_PRT15_AG
#define BUSRQ_n__AMUX CYREG_PRT15_AMUX
#define BUSRQ_n__BIE CYREG_PRT15_BIE
#define BUSRQ_n__BIT_MASK CYREG_PRT15_BIT_MASK
#define BUSRQ_n__BYP CYREG_PRT15_BYP
#define BUSRQ_n__CTL CYREG_PRT15_CTL
#define BUSRQ_n__DM0 CYREG_PRT15_DM0
#define BUSRQ_n__DM1 CYREG_PRT15_DM1
#define BUSRQ_n__DM2 CYREG_PRT15_DM2
#define BUSRQ_n__DR CYREG_PRT15_DR
#define BUSRQ_n__INP_DIS CYREG_PRT15_INP_DIS
#define BUSRQ_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define BUSRQ_n__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define BUSRQ_n__LCD_EN CYREG_PRT15_LCD_EN
#define BUSRQ_n__MASK 0x02u
#define BUSRQ_n__PORT 15u
#define BUSRQ_n__PRT CYREG_PRT15_PRT
#define BUSRQ_n__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define BUSRQ_n__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define BUSRQ_n__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define BUSRQ_n__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define BUSRQ_n__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define BUSRQ_n__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define BUSRQ_n__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define BUSRQ_n__PS CYREG_PRT15_PS
#define BUSRQ_n__SHIFT 1u
#define BUSRQ_n__SLW CYREG_PRT15_SLW

/* CPURD_n */
#define CPURD_n__0__INTTYPE CYREG_PICU3_INTTYPE7
#define CPURD_n__0__MASK 0x80u
#define CPURD_n__0__PC CYREG_PRT3_PC7
#define CPURD_n__0__PORT 3u
#define CPURD_n__0__SHIFT 7u
#define CPURD_n__AG CYREG_PRT3_AG
#define CPURD_n__AMUX CYREG_PRT3_AMUX
#define CPURD_n__BIE CYREG_PRT3_BIE
#define CPURD_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define CPURD_n__BYP CYREG_PRT3_BYP
#define CPURD_n__CTL CYREG_PRT3_CTL
#define CPURD_n__DM0 CYREG_PRT3_DM0
#define CPURD_n__DM1 CYREG_PRT3_DM1
#define CPURD_n__DM2 CYREG_PRT3_DM2
#define CPURD_n__DR CYREG_PRT3_DR
#define CPURD_n__INP_DIS CYREG_PRT3_INP_DIS
#define CPURD_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CPURD_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CPURD_n__LCD_EN CYREG_PRT3_LCD_EN
#define CPURD_n__MASK 0x80u
#define CPURD_n__PORT 3u
#define CPURD_n__PRT CYREG_PRT3_PRT
#define CPURD_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CPURD_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CPURD_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CPURD_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CPURD_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CPURD_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CPURD_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CPURD_n__PS CYREG_PRT3_PS
#define CPURD_n__SHIFT 7u
#define CPURD_n__SLW CYREG_PRT3_SLW

/* CPUWR_n */
#define CPUWR_n__0__INTTYPE CYREG_PICU3_INTTYPE6
#define CPUWR_n__0__MASK 0x40u
#define CPUWR_n__0__PC CYREG_PRT3_PC6
#define CPUWR_n__0__PORT 3u
#define CPUWR_n__0__SHIFT 6u
#define CPUWR_n__AG CYREG_PRT3_AG
#define CPUWR_n__AMUX CYREG_PRT3_AMUX
#define CPUWR_n__BIE CYREG_PRT3_BIE
#define CPUWR_n__BIT_MASK CYREG_PRT3_BIT_MASK
#define CPUWR_n__BYP CYREG_PRT3_BYP
#define CPUWR_n__CTL CYREG_PRT3_CTL
#define CPUWR_n__DM0 CYREG_PRT3_DM0
#define CPUWR_n__DM1 CYREG_PRT3_DM1
#define CPUWR_n__DM2 CYREG_PRT3_DM2
#define CPUWR_n__DR CYREG_PRT3_DR
#define CPUWR_n__INP_DIS CYREG_PRT3_INP_DIS
#define CPUWR_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CPUWR_n__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CPUWR_n__LCD_EN CYREG_PRT3_LCD_EN
#define CPUWR_n__MASK 0x40u
#define CPUWR_n__PORT 3u
#define CPUWR_n__PRT CYREG_PRT3_PRT
#define CPUWR_n__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CPUWR_n__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CPUWR_n__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CPUWR_n__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CPUWR_n__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CPUWR_n__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CPUWR_n__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CPUWR_n__PS CYREG_PRT3_PS
#define CPUWR_n__SHIFT 6u
#define CPUWR_n__SLW CYREG_PRT3_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* MEMRD_n */
#define MEMRD_n__0__INTTYPE CYREG_PICU0_INTTYPE1
#define MEMRD_n__0__MASK 0x02u
#define MEMRD_n__0__PC CYREG_PRT0_PC1
#define MEMRD_n__0__PORT 0u
#define MEMRD_n__0__SHIFT 1u
#define MEMRD_n__AG CYREG_PRT0_AG
#define MEMRD_n__AMUX CYREG_PRT0_AMUX
#define MEMRD_n__BIE CYREG_PRT0_BIE
#define MEMRD_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define MEMRD_n__BYP CYREG_PRT0_BYP
#define MEMRD_n__CTL CYREG_PRT0_CTL
#define MEMRD_n__DM0 CYREG_PRT0_DM0
#define MEMRD_n__DM1 CYREG_PRT0_DM1
#define MEMRD_n__DM2 CYREG_PRT0_DM2
#define MEMRD_n__DR CYREG_PRT0_DR
#define MEMRD_n__INP_DIS CYREG_PRT0_INP_DIS
#define MEMRD_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MEMRD_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MEMRD_n__LCD_EN CYREG_PRT0_LCD_EN
#define MEMRD_n__MASK 0x02u
#define MEMRD_n__PORT 0u
#define MEMRD_n__PRT CYREG_PRT0_PRT
#define MEMRD_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MEMRD_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MEMRD_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MEMRD_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MEMRD_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MEMRD_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MEMRD_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MEMRD_n__PS CYREG_PRT0_PS
#define MEMRD_n__SHIFT 1u
#define MEMRD_n__SLW CYREG_PRT0_SLW

/* MEMWR_n */
#define MEMWR_n__0__INTTYPE CYREG_PICU0_INTTYPE2
#define MEMWR_n__0__MASK 0x04u
#define MEMWR_n__0__PC CYREG_PRT0_PC2
#define MEMWR_n__0__PORT 0u
#define MEMWR_n__0__SHIFT 2u
#define MEMWR_n__AG CYREG_PRT0_AG
#define MEMWR_n__AMUX CYREG_PRT0_AMUX
#define MEMWR_n__BIE CYREG_PRT0_BIE
#define MEMWR_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define MEMWR_n__BYP CYREG_PRT0_BYP
#define MEMWR_n__CTL CYREG_PRT0_CTL
#define MEMWR_n__DM0 CYREG_PRT0_DM0
#define MEMWR_n__DM1 CYREG_PRT0_DM1
#define MEMWR_n__DM2 CYREG_PRT0_DM2
#define MEMWR_n__DR CYREG_PRT0_DR
#define MEMWR_n__INP_DIS CYREG_PRT0_INP_DIS
#define MEMWR_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MEMWR_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MEMWR_n__LCD_EN CYREG_PRT0_LCD_EN
#define MEMWR_n__MASK 0x04u
#define MEMWR_n__PORT 0u
#define MEMWR_n__PRT CYREG_PRT0_PRT
#define MEMWR_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MEMWR_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MEMWR_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MEMWR_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MEMWR_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MEMWR_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MEMWR_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MEMWR_n__PS CYREG_PRT0_PS
#define MEMWR_n__SHIFT 2u
#define MEMWR_n__SLW CYREG_PRT0_SLW

/* SRAMA11 */
#define SRAMA11__0__INTTYPE CYREG_PICU6_INTTYPE4
#define SRAMA11__0__MASK 0x10u
#define SRAMA11__0__PC CYREG_PRT6_PC4
#define SRAMA11__0__PORT 6u
#define SRAMA11__0__SHIFT 4u
#define SRAMA11__AG CYREG_PRT6_AG
#define SRAMA11__AMUX CYREG_PRT6_AMUX
#define SRAMA11__BIE CYREG_PRT6_BIE
#define SRAMA11__BIT_MASK CYREG_PRT6_BIT_MASK
#define SRAMA11__BYP CYREG_PRT6_BYP
#define SRAMA11__CTL CYREG_PRT6_CTL
#define SRAMA11__DM0 CYREG_PRT6_DM0
#define SRAMA11__DM1 CYREG_PRT6_DM1
#define SRAMA11__DM2 CYREG_PRT6_DM2
#define SRAMA11__DR CYREG_PRT6_DR
#define SRAMA11__INP_DIS CYREG_PRT6_INP_DIS
#define SRAMA11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define SRAMA11__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SRAMA11__LCD_EN CYREG_PRT6_LCD_EN
#define SRAMA11__MASK 0x10u
#define SRAMA11__PORT 6u
#define SRAMA11__PRT CYREG_PRT6_PRT
#define SRAMA11__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SRAMA11__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SRAMA11__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SRAMA11__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SRAMA11__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SRAMA11__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SRAMA11__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SRAMA11__PS CYREG_PRT6_PS
#define SRAMA11__SHIFT 4u
#define SRAMA11__SLW CYREG_PRT6_SLW

/* SRAMA12 */
#define SRAMA12__0__INTTYPE CYREG_PICU0_INTTYPE0
#define SRAMA12__0__MASK 0x01u
#define SRAMA12__0__PC CYREG_PRT0_PC0
#define SRAMA12__0__PORT 0u
#define SRAMA12__0__SHIFT 0u
#define SRAMA12__AG CYREG_PRT0_AG
#define SRAMA12__AMUX CYREG_PRT0_AMUX
#define SRAMA12__BIE CYREG_PRT0_BIE
#define SRAMA12__BIT_MASK CYREG_PRT0_BIT_MASK
#define SRAMA12__BYP CYREG_PRT0_BYP
#define SRAMA12__CTL CYREG_PRT0_CTL
#define SRAMA12__DM0 CYREG_PRT0_DM0
#define SRAMA12__DM1 CYREG_PRT0_DM1
#define SRAMA12__DM2 CYREG_PRT0_DM2
#define SRAMA12__DR CYREG_PRT0_DR
#define SRAMA12__INP_DIS CYREG_PRT0_INP_DIS
#define SRAMA12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SRAMA12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SRAMA12__LCD_EN CYREG_PRT0_LCD_EN
#define SRAMA12__MASK 0x01u
#define SRAMA12__PORT 0u
#define SRAMA12__PRT CYREG_PRT0_PRT
#define SRAMA12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SRAMA12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SRAMA12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SRAMA12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SRAMA12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SRAMA12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SRAMA12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SRAMA12__PS CYREG_PRT0_PS
#define SRAMA12__SHIFT 0u
#define SRAMA12__SLW CYREG_PRT0_SLW

/* SRAMA13 */
#define SRAMA13__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SRAMA13__0__MASK 0x04u
#define SRAMA13__0__PC CYREG_PRT2_PC2
#define SRAMA13__0__PORT 2u
#define SRAMA13__0__SHIFT 2u
#define SRAMA13__AG CYREG_PRT2_AG
#define SRAMA13__AMUX CYREG_PRT2_AMUX
#define SRAMA13__BIE CYREG_PRT2_BIE
#define SRAMA13__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA13__BYP CYREG_PRT2_BYP
#define SRAMA13__CTL CYREG_PRT2_CTL
#define SRAMA13__DM0 CYREG_PRT2_DM0
#define SRAMA13__DM1 CYREG_PRT2_DM1
#define SRAMA13__DM2 CYREG_PRT2_DM2
#define SRAMA13__DR CYREG_PRT2_DR
#define SRAMA13__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA13__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA13__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA13__MASK 0x04u
#define SRAMA13__PORT 2u
#define SRAMA13__PRT CYREG_PRT2_PRT
#define SRAMA13__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA13__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA13__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA13__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA13__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA13__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA13__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA13__PS CYREG_PRT2_PS
#define SRAMA13__SHIFT 2u
#define SRAMA13__SLW CYREG_PRT2_SLW

/* SRAMA14 */
#define SRAMA14__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SRAMA14__0__MASK 0x08u
#define SRAMA14__0__PC CYREG_PRT2_PC3
#define SRAMA14__0__PORT 2u
#define SRAMA14__0__SHIFT 3u
#define SRAMA14__AG CYREG_PRT2_AG
#define SRAMA14__AMUX CYREG_PRT2_AMUX
#define SRAMA14__BIE CYREG_PRT2_BIE
#define SRAMA14__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA14__BYP CYREG_PRT2_BYP
#define SRAMA14__CTL CYREG_PRT2_CTL
#define SRAMA14__DM0 CYREG_PRT2_DM0
#define SRAMA14__DM1 CYREG_PRT2_DM1
#define SRAMA14__DM2 CYREG_PRT2_DM2
#define SRAMA14__DR CYREG_PRT2_DR
#define SRAMA14__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA14__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA14__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA14__MASK 0x08u
#define SRAMA14__PORT 2u
#define SRAMA14__PRT CYREG_PRT2_PRT
#define SRAMA14__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA14__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA14__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA14__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA14__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA14__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA14__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA14__PS CYREG_PRT2_PS
#define SRAMA14__SHIFT 3u
#define SRAMA14__SLW CYREG_PRT2_SLW

/* SRAMA15 */
#define SRAMA15__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SRAMA15__0__MASK 0x10u
#define SRAMA15__0__PC CYREG_PRT2_PC4
#define SRAMA15__0__PORT 2u
#define SRAMA15__0__SHIFT 4u
#define SRAMA15__AG CYREG_PRT2_AG
#define SRAMA15__AMUX CYREG_PRT2_AMUX
#define SRAMA15__BIE CYREG_PRT2_BIE
#define SRAMA15__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA15__BYP CYREG_PRT2_BYP
#define SRAMA15__CTL CYREG_PRT2_CTL
#define SRAMA15__DM0 CYREG_PRT2_DM0
#define SRAMA15__DM1 CYREG_PRT2_DM1
#define SRAMA15__DM2 CYREG_PRT2_DM2
#define SRAMA15__DR CYREG_PRT2_DR
#define SRAMA15__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA15__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA15__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA15__MASK 0x10u
#define SRAMA15__PORT 2u
#define SRAMA15__PRT CYREG_PRT2_PRT
#define SRAMA15__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA15__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA15__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA15__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA15__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA15__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA15__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA15__PS CYREG_PRT2_PS
#define SRAMA15__SHIFT 4u
#define SRAMA15__SLW CYREG_PRT2_SLW

/* SRAMA16 */
#define SRAMA16__0__INTTYPE CYREG_PICU2_INTTYPE5
#define SRAMA16__0__MASK 0x20u
#define SRAMA16__0__PC CYREG_PRT2_PC5
#define SRAMA16__0__PORT 2u
#define SRAMA16__0__SHIFT 5u
#define SRAMA16__AG CYREG_PRT2_AG
#define SRAMA16__AMUX CYREG_PRT2_AMUX
#define SRAMA16__BIE CYREG_PRT2_BIE
#define SRAMA16__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA16__BYP CYREG_PRT2_BYP
#define SRAMA16__CTL CYREG_PRT2_CTL
#define SRAMA16__DM0 CYREG_PRT2_DM0
#define SRAMA16__DM1 CYREG_PRT2_DM1
#define SRAMA16__DM2 CYREG_PRT2_DM2
#define SRAMA16__DR CYREG_PRT2_DR
#define SRAMA16__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA16__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA16__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA16__MASK 0x20u
#define SRAMA16__PORT 2u
#define SRAMA16__PRT CYREG_PRT2_PRT
#define SRAMA16__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA16__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA16__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA16__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA16__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA16__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA16__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA16__PS CYREG_PRT2_PS
#define SRAMA16__SHIFT 5u
#define SRAMA16__SLW CYREG_PRT2_SLW

/* SRAMA17 */
#define SRAMA17__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SRAMA17__0__MASK 0x80u
#define SRAMA17__0__PC CYREG_PRT2_PC7
#define SRAMA17__0__PORT 2u
#define SRAMA17__0__SHIFT 7u
#define SRAMA17__AG CYREG_PRT2_AG
#define SRAMA17__AMUX CYREG_PRT2_AMUX
#define SRAMA17__BIE CYREG_PRT2_BIE
#define SRAMA17__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA17__BYP CYREG_PRT2_BYP
#define SRAMA17__CTL CYREG_PRT2_CTL
#define SRAMA17__DM0 CYREG_PRT2_DM0
#define SRAMA17__DM1 CYREG_PRT2_DM1
#define SRAMA17__DM2 CYREG_PRT2_DM2
#define SRAMA17__DR CYREG_PRT2_DR
#define SRAMA17__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA17__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA17__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA17__MASK 0x80u
#define SRAMA17__PORT 2u
#define SRAMA17__PRT CYREG_PRT2_PRT
#define SRAMA17__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA17__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA17__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA17__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA17__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA17__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA17__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA17__PS CYREG_PRT2_PS
#define SRAMA17__SHIFT 7u
#define SRAMA17__SLW CYREG_PRT2_SLW

/* SRAMA18 */
#define SRAMA18__0__INTTYPE CYREG_PICU2_INTTYPE6
#define SRAMA18__0__MASK 0x40u
#define SRAMA18__0__PC CYREG_PRT2_PC6
#define SRAMA18__0__PORT 2u
#define SRAMA18__0__SHIFT 6u
#define SRAMA18__AG CYREG_PRT2_AG
#define SRAMA18__AMUX CYREG_PRT2_AMUX
#define SRAMA18__BIE CYREG_PRT2_BIE
#define SRAMA18__BIT_MASK CYREG_PRT2_BIT_MASK
#define SRAMA18__BYP CYREG_PRT2_BYP
#define SRAMA18__CTL CYREG_PRT2_CTL
#define SRAMA18__DM0 CYREG_PRT2_DM0
#define SRAMA18__DM1 CYREG_PRT2_DM1
#define SRAMA18__DM2 CYREG_PRT2_DM2
#define SRAMA18__DR CYREG_PRT2_DR
#define SRAMA18__INP_DIS CYREG_PRT2_INP_DIS
#define SRAMA18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SRAMA18__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SRAMA18__LCD_EN CYREG_PRT2_LCD_EN
#define SRAMA18__MASK 0x40u
#define SRAMA18__PORT 2u
#define SRAMA18__PRT CYREG_PRT2_PRT
#define SRAMA18__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SRAMA18__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SRAMA18__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SRAMA18__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SRAMA18__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SRAMA18__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SRAMA18__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SRAMA18__PS CYREG_PRT2_PS
#define SRAMA18__SHIFT 6u
#define SRAMA18__SLW CYREG_PRT2_SLW

/* AdrLowIn */
#define AdrLowIn_sts_sts_reg__0__MASK 0x01u
#define AdrLowIn_sts_sts_reg__0__POS 0
#define AdrLowIn_sts_sts_reg__1__MASK 0x02u
#define AdrLowIn_sts_sts_reg__1__POS 1
#define AdrLowIn_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define AdrLowIn_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define AdrLowIn_sts_sts_reg__2__MASK 0x04u
#define AdrLowIn_sts_sts_reg__2__POS 2
#define AdrLowIn_sts_sts_reg__3__MASK 0x08u
#define AdrLowIn_sts_sts_reg__3__POS 3
#define AdrLowIn_sts_sts_reg__4__MASK 0x10u
#define AdrLowIn_sts_sts_reg__4__POS 4
#define AdrLowIn_sts_sts_reg__5__MASK 0x20u
#define AdrLowIn_sts_sts_reg__5__POS 5
#define AdrLowIn_sts_sts_reg__6__MASK 0x40u
#define AdrLowIn_sts_sts_reg__6__POS 6
#define AdrLowIn_sts_sts_reg__7__MASK 0x80u
#define AdrLowIn_sts_sts_reg__7__POS 7
#define AdrLowIn_sts_sts_reg__MASK 0xFFu
#define AdrLowIn_sts_sts_reg__MASK_REG CYREG_B0_UDB12_MSK
#define AdrLowIn_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define AdrLowIn_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define AdrLowIn_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define AdrLowIn_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define AdrLowIn_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define AdrLowIn_sts_sts_reg__STATUS_REG CYREG_B0_UDB12_ST

/* BankMask */
#define BankMask_Sync_ctrl_reg__0__MASK 0x01u
#define BankMask_Sync_ctrl_reg__0__POS 0
#define BankMask_Sync_ctrl_reg__1__MASK 0x02u
#define BankMask_Sync_ctrl_reg__1__POS 1
#define BankMask_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define BankMask_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define BankMask_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define BankMask_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define BankMask_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define BankMask_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define BankMask_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define BankMask_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define BankMask_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define BankMask_Sync_ctrl_reg__2__MASK 0x04u
#define BankMask_Sync_ctrl_reg__2__POS 2
#define BankMask_Sync_ctrl_reg__3__MASK 0x08u
#define BankMask_Sync_ctrl_reg__3__POS 3
#define BankMask_Sync_ctrl_reg__4__MASK 0x10u
#define BankMask_Sync_ctrl_reg__4__POS 4
#define BankMask_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define BankMask_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define BankMask_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define BankMask_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define BankMask_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define BankMask_Sync_ctrl_reg__MASK 0x1Fu
#define BankMask_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define BankMask_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define BankMask_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* SRAMCS_n */
#define SRAMCS_n__0__INTTYPE CYREG_PICU0_INTTYPE3
#define SRAMCS_n__0__MASK 0x08u
#define SRAMCS_n__0__PC CYREG_PRT0_PC3
#define SRAMCS_n__0__PORT 0u
#define SRAMCS_n__0__SHIFT 3u
#define SRAMCS_n__AG CYREG_PRT0_AG
#define SRAMCS_n__AMUX CYREG_PRT0_AMUX
#define SRAMCS_n__BIE CYREG_PRT0_BIE
#define SRAMCS_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define SRAMCS_n__BYP CYREG_PRT0_BYP
#define SRAMCS_n__CTL CYREG_PRT0_CTL
#define SRAMCS_n__DM0 CYREG_PRT0_DM0
#define SRAMCS_n__DM1 CYREG_PRT0_DM1
#define SRAMCS_n__DM2 CYREG_PRT0_DM2
#define SRAMCS_n__DR CYREG_PRT0_DR
#define SRAMCS_n__INP_DIS CYREG_PRT0_INP_DIS
#define SRAMCS_n__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SRAMCS_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SRAMCS_n__LCD_EN CYREG_PRT0_LCD_EN
#define SRAMCS_n__MASK 0x08u
#define SRAMCS_n__PORT 0u
#define SRAMCS_n__PRT CYREG_PRT0_PRT
#define SRAMCS_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SRAMCS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SRAMCS_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SRAMCS_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SRAMCS_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SRAMCS_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SRAMCS_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SRAMCS_n__PS CYREG_PRT0_PS
#define SRAMCS_n__SHIFT 3u
#define SRAMCS_n__SLW CYREG_PRT0_SLW

/* WAIT_n_1 */
#define WAIT_n_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define WAIT_n_1__0__MASK 0x02u
#define WAIT_n_1__0__PC CYREG_PRT3_PC1
#define WAIT_n_1__0__PORT 3u
#define WAIT_n_1__0__SHIFT 1u
#define WAIT_n_1__AG CYREG_PRT3_AG
#define WAIT_n_1__AMUX CYREG_PRT3_AMUX
#define WAIT_n_1__BIE CYREG_PRT3_BIE
#define WAIT_n_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define WAIT_n_1__BYP CYREG_PRT3_BYP
#define WAIT_n_1__CTL CYREG_PRT3_CTL
#define WAIT_n_1__DM0 CYREG_PRT3_DM0
#define WAIT_n_1__DM1 CYREG_PRT3_DM1
#define WAIT_n_1__DM2 CYREG_PRT3_DM2
#define WAIT_n_1__DR CYREG_PRT3_DR
#define WAIT_n_1__INP_DIS CYREG_PRT3_INP_DIS
#define WAIT_n_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define WAIT_n_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define WAIT_n_1__LCD_EN CYREG_PRT3_LCD_EN
#define WAIT_n_1__MASK 0x02u
#define WAIT_n_1__PORT 3u
#define WAIT_n_1__PRT CYREG_PRT3_PRT
#define WAIT_n_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define WAIT_n_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define WAIT_n_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define WAIT_n_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define WAIT_n_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define WAIT_n_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define WAIT_n_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define WAIT_n_1__PS CYREG_PRT3_PS
#define WAIT_n_1__SHIFT 1u
#define WAIT_n_1__SLW CYREG_PRT3_SLW

/* AdrLowOut */
#define AdrLowOut_Sync_ctrl_reg__0__MASK 0x01u
#define AdrLowOut_Sync_ctrl_reg__0__POS 0
#define AdrLowOut_Sync_ctrl_reg__1__MASK 0x02u
#define AdrLowOut_Sync_ctrl_reg__1__POS 1
#define AdrLowOut_Sync_ctrl_reg__2__MASK 0x04u
#define AdrLowOut_Sync_ctrl_reg__2__POS 2
#define AdrLowOut_Sync_ctrl_reg__3__MASK 0x08u
#define AdrLowOut_Sync_ctrl_reg__3__POS 3
#define AdrLowOut_Sync_ctrl_reg__4__MASK 0x10u
#define AdrLowOut_Sync_ctrl_reg__4__POS 4
#define AdrLowOut_Sync_ctrl_reg__5__MASK 0x20u
#define AdrLowOut_Sync_ctrl_reg__5__POS 5
#define AdrLowOut_Sync_ctrl_reg__6__MASK 0x40u
#define AdrLowOut_Sync_ctrl_reg__6__POS 6
#define AdrLowOut_Sync_ctrl_reg__7__MASK 0x80u
#define AdrLowOut_Sync_ctrl_reg__7__POS 7
#define AdrLowOut_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define AdrLowOut_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define AdrLowOut_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define AdrLowOut_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define AdrLowOut_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define AdrLowOut_Sync_ctrl_reg__MASK 0xFFu
#define AdrLowOut_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define AdrLowOut_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define AdrLowOut_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* IO_Op_Int */
#define IO_Op_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define IO_Op_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define IO_Op_Int__INTC_MASK 0x01u
#define IO_Op_Int__INTC_NUMBER 0u
#define IO_Op_Int__INTC_PRIOR_NUM 7u
#define IO_Op_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define IO_Op_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define IO_Op_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1 */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7u
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7u
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6u
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6u
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x04u
#define USBUART_1_ep_1__INTC_NUMBER 2u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x08u
#define USBUART_1_ep_2__INTC_NUMBER 3u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x10u
#define USBUART_1_ep_3__INTC_NUMBER 4u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* BankBaseAdr */
#define BankBaseAdr_Sync_ctrl_reg__0__MASK 0x01u
#define BankBaseAdr_Sync_ctrl_reg__0__POS 0
#define BankBaseAdr_Sync_ctrl_reg__1__MASK 0x02u
#define BankBaseAdr_Sync_ctrl_reg__1__POS 1
#define BankBaseAdr_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define BankBaseAdr_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define BankBaseAdr_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define BankBaseAdr_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define BankBaseAdr_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define BankBaseAdr_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define BankBaseAdr_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define BankBaseAdr_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define BankBaseAdr_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define BankBaseAdr_Sync_ctrl_reg__2__MASK 0x04u
#define BankBaseAdr_Sync_ctrl_reg__2__POS 2
#define BankBaseAdr_Sync_ctrl_reg__3__MASK 0x08u
#define BankBaseAdr_Sync_ctrl_reg__3__POS 3
#define BankBaseAdr_Sync_ctrl_reg__4__MASK 0x10u
#define BankBaseAdr_Sync_ctrl_reg__4__POS 4
#define BankBaseAdr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define BankBaseAdr_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define BankBaseAdr_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define BankBaseAdr_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define BankBaseAdr_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define BankBaseAdr_Sync_ctrl_reg__MASK 0x1Fu
#define BankBaseAdr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define BankBaseAdr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define BankBaseAdr_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* IO_Ctrl_Reg */
#define IO_Ctrl_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define IO_Ctrl_Reg_Sync_ctrl_reg__0__POS 0
#define IO_Ctrl_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define IO_Ctrl_Reg_Sync_ctrl_reg__1__POS 1
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define IO_Ctrl_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__MASK 0x03u
#define IO_Ctrl_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define IO_Ctrl_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* IO_Stat_Reg */
#define IO_Stat_Reg_sts_sts_reg__0__MASK 0x01u
#define IO_Stat_Reg_sts_sts_reg__0__POS 0
#define IO_Stat_Reg_sts_sts_reg__1__MASK 0x02u
#define IO_Stat_Reg_sts_sts_reg__1__POS 1
#define IO_Stat_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define IO_Stat_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define IO_Stat_Reg_sts_sts_reg__2__MASK 0x04u
#define IO_Stat_Reg_sts_sts_reg__2__POS 2
#define IO_Stat_Reg_sts_sts_reg__MASK 0x07u
#define IO_Stat_Reg_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define IO_Stat_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define IO_Stat_Reg_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* Z80_Data_In */
#define Z80_Data_In_Sync_ctrl_reg__0__MASK 0x01u
#define Z80_Data_In_Sync_ctrl_reg__0__POS 0
#define Z80_Data_In_Sync_ctrl_reg__1__MASK 0x02u
#define Z80_Data_In_Sync_ctrl_reg__1__POS 1
#define Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Z80_Data_In_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Z80_Data_In_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Z80_Data_In_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Z80_Data_In_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Z80_Data_In_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Z80_Data_In_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Z80_Data_In_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Z80_Data_In_Sync_ctrl_reg__2__MASK 0x04u
#define Z80_Data_In_Sync_ctrl_reg__2__POS 2
#define Z80_Data_In_Sync_ctrl_reg__3__MASK 0x08u
#define Z80_Data_In_Sync_ctrl_reg__3__POS 3
#define Z80_Data_In_Sync_ctrl_reg__4__MASK 0x10u
#define Z80_Data_In_Sync_ctrl_reg__4__POS 4
#define Z80_Data_In_Sync_ctrl_reg__5__MASK 0x20u
#define Z80_Data_In_Sync_ctrl_reg__5__POS 5
#define Z80_Data_In_Sync_ctrl_reg__6__MASK 0x40u
#define Z80_Data_In_Sync_ctrl_reg__6__POS 6
#define Z80_Data_In_Sync_ctrl_reg__7__MASK 0x80u
#define Z80_Data_In_Sync_ctrl_reg__7__POS 7
#define Z80_Data_In_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Z80_Data_In_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Z80_Data_In_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Z80_Data_In_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Z80_Data_In_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Z80_Data_In_Sync_ctrl_reg__MASK 0xFFu
#define Z80_Data_In_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Z80_Data_In_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Z80_Data_In_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* MID_ADDR_REG */
#define MID_ADDR_REG_Sync_ctrl_reg__0__MASK 0x01u
#define MID_ADDR_REG_Sync_ctrl_reg__0__POS 0
#define MID_ADDR_REG_Sync_ctrl_reg__1__MASK 0x02u
#define MID_ADDR_REG_Sync_ctrl_reg__1__POS 1
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define MID_ADDR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define MID_ADDR_REG_Sync_ctrl_reg__2__MASK 0x04u
#define MID_ADDR_REG_Sync_ctrl_reg__2__POS 2
#define MID_ADDR_REG_Sync_ctrl_reg__3__MASK 0x08u
#define MID_ADDR_REG_Sync_ctrl_reg__3__POS 3
#define MID_ADDR_REG_Sync_ctrl_reg__4__MASK 0x10u
#define MID_ADDR_REG_Sync_ctrl_reg__4__POS 4
#define MID_ADDR_REG_Sync_ctrl_reg__5__MASK 0x20u
#define MID_ADDR_REG_Sync_ctrl_reg__5__POS 5
#define MID_ADDR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define MID_ADDR_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define MID_ADDR_REG_Sync_ctrl_reg__MASK 0x3Fu
#define MID_ADDR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define MID_ADDR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define MID_ADDR_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* Z80_Data_Out */
#define Z80_Data_Out_sts_sts_reg__0__MASK 0x01u
#define Z80_Data_Out_sts_sts_reg__0__POS 0
#define Z80_Data_Out_sts_sts_reg__1__MASK 0x02u
#define Z80_Data_Out_sts_sts_reg__1__POS 1
#define Z80_Data_Out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Z80_Data_Out_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Z80_Data_Out_sts_sts_reg__2__MASK 0x04u
#define Z80_Data_Out_sts_sts_reg__2__POS 2
#define Z80_Data_Out_sts_sts_reg__3__MASK 0x08u
#define Z80_Data_Out_sts_sts_reg__3__POS 3
#define Z80_Data_Out_sts_sts_reg__4__MASK 0x10u
#define Z80_Data_Out_sts_sts_reg__4__POS 4
#define Z80_Data_Out_sts_sts_reg__5__MASK 0x20u
#define Z80_Data_Out_sts_sts_reg__5__POS 5
#define Z80_Data_Out_sts_sts_reg__6__MASK 0x40u
#define Z80_Data_Out_sts_sts_reg__6__POS 6
#define Z80_Data_Out_sts_sts_reg__7__MASK 0x80u
#define Z80_Data_Out_sts_sts_reg__7__POS 7
#define Z80_Data_Out_sts_sts_reg__MASK 0xFFu
#define Z80_Data_Out_sts_sts_reg__MASK_REG CYREG_B1_UDB09_MSK
#define Z80_Data_Out_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Z80_Data_Out_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Z80_Data_Out_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Z80_Data_Out_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Z80_Data_Out_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Z80_Data_Out_sts_sts_reg__STATUS_REG CYREG_B1_UDB09_ST

/* SWAP_ADDR_REG */
#define SWAP_ADDR_REG_Sync_ctrl_reg__1__MASK 0x02u
#define SWAP_ADDR_REG_Sync_ctrl_reg__1__POS 1
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define SWAP_ADDR_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define SWAP_ADDR_REG_Sync_ctrl_reg__2__MASK 0x04u
#define SWAP_ADDR_REG_Sync_ctrl_reg__2__POS 2
#define SWAP_ADDR_REG_Sync_ctrl_reg__3__MASK 0x08u
#define SWAP_ADDR_REG_Sync_ctrl_reg__3__POS 3
#define SWAP_ADDR_REG_Sync_ctrl_reg__4__MASK 0x10u
#define SWAP_ADDR_REG_Sync_ctrl_reg__4__POS 4
#define SWAP_ADDR_REG_Sync_ctrl_reg__5__MASK 0x20u
#define SWAP_ADDR_REG_Sync_ctrl_reg__5__POS 5
#define SWAP_ADDR_REG_Sync_ctrl_reg__6__MASK 0x40u
#define SWAP_ADDR_REG_Sync_ctrl_reg__6__POS 6
#define SWAP_ADDR_REG_Sync_ctrl_reg__7__MASK 0x80u
#define SWAP_ADDR_REG_Sync_ctrl_reg__7__POS 7
#define SWAP_ADDR_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB14_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB14_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__MASK 0xFEu
#define SWAP_ADDR_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define SWAP_ADDR_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB14_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 60000000U
#define BCLK__BUS_CLK__KHZ 60000U
#define BCLK__BUS_CLK__MHZ 60U
#define CY_PROJECT_NAME "Z80_3Pin"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E15F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
