{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562479214300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562479214301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 03:00:14 2019 " "Processing started: Sun Jul 07 03:00:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562479214301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562479214301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interfaceCC -c interfaceCC " "Command: quartus_map --read_settings_files=on --write_settings_files=off interfaceCC -c interfaceCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562479214301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562479214944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacecc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacecc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCC-trabalho " "Found design unit 1: interfaceCC-trabalho" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562479215596 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCC " "Found entity 1: interfaceCC" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562479215596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562479215596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interfaceCC " "Elaborating entity \"interfaceCC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562479215707 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displayUnidade interfaceCC.vhd(19) " "VHDL Process Statement warning at interfaceCC.vhd(19): inferring latch(es) for signal or variable \"displayUnidade\", which holds its previous value in one or more paths through the process" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1562479215731 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[0\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[0\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215741 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[1\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[1\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215741 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[2\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[2\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215743 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[3\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[3\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215745 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[4\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[4\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215746 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[5\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[5\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215747 "|interfaceCC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayUnidade\[6\] interfaceCC.vhd(19) " "Inferred latch for \"displayUnidade\[6\]\" at interfaceCC.vhd(19)" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562479215748 "|interfaceCC"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[0\]\$latch " "Latch displayUnidade\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216806 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216806 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[1\]\$latch " "Latch displayUnidade\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216807 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[2\]\$latch " "Latch displayUnidade\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216807 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216807 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[3\]\$latch " "Latch displayUnidade\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216808 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[4\]\$latch " "Latch displayUnidade\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216808 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[5\]\$latch " "Latch displayUnidade\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216808 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216808 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayUnidade\[6\]\$latch " "Latch displayUnidade\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA saida2\[6\] " "Ports D and ENA on the latch are fed by the same signal saida2\[6\]" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1562479216809 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1562479216809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562479217977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562479217977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562479218413 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562479218413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1562479218413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562479218413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562479218541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 03:00:18 2019 " "Processing ended: Sun Jul 07 03:00:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562479218541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562479218541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562479218541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562479218541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562479220489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562479220490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 03:00:19 2019 " "Processing started: Sun Jul 07 03:00:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562479220490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1562479220490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off interfaceCC -c interfaceCC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off interfaceCC -c interfaceCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1562479220490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1562479220732 ""}
{ "Info" "0" "" "Project  = interfaceCC" {  } {  } 0 0 "Project  = interfaceCC" 0 0 "Fitter" 0 0 1562479220732 ""}
{ "Info" "0" "" "Revision = interfaceCC" {  } {  } 0 0 "Revision = interfaceCC" 0 0 "Fitter" 0 0 1562479220732 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1562479220954 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "interfaceCC EP2C35F672C7 " "Selected device EP2C35F672C7 for design \"interfaceCC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1562479220966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562479221031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1562479221031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1562479221421 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1562479221461 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Device EP2C50F672C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562479222571 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Device EP2C70F672C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1562479222571 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1562479222571 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562479222590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562479222590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1562479222590 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1562479222590 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1562479223223 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interfaceCC.sdc " "Synopsys Design Constraints File file not found: 'interfaceCC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1562479223230 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1562479223234 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1562479223260 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "displayUnidade\[6\]~1  " "Automatically promoted node displayUnidade\[6\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1562479223286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "displayDezena~10 " "Destination node displayDezena~10" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayDezena~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562479223286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "displayDezena~19 " "Destination node displayDezena~19" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayDezena~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562479223286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "displayDezena~22 " "Destination node displayDezena~22" {  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 10 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayDezena~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1562479223286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1562479223286 ""}  } { { "interfaceCC.vhd" "" { Text "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/interfaceCC.vhd" 19 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displayUnidade[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1562479223286 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1562479223487 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562479223488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1562479223488 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562479223489 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1562479223490 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1562479223490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1562479223491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1562479223491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1562479223505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1562479223505 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1562479223505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562479223523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1562479226110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562479226361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1562479226377 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1562479227255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562479227256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1562479227327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1562479229903 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1562479229903 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562479230359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1562479230361 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1562479230361 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1562479230376 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562479230380 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[0\] 0 " "Pin \"displayUnidade\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[1\] 0 " "Pin \"displayUnidade\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[2\] 0 " "Pin \"displayUnidade\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[3\] 0 " "Pin \"displayUnidade\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[4\] 0 " "Pin \"displayUnidade\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[5\] 0 " "Pin \"displayUnidade\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayUnidade\[6\] 0 " "Pin \"displayUnidade\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[0\] 0 " "Pin \"displayDezena\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[1\] 0 " "Pin \"displayDezena\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[2\] 0 " "Pin \"displayDezena\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[3\] 0 " "Pin \"displayDezena\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[4\] 0 " "Pin \"displayDezena\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[5\] 0 " "Pin \"displayDezena\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "displayDezena\[6\] 0 " "Pin \"displayDezena\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1562479230385 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1562479230385 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562479230559 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1562479230571 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1562479230711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1562479231066 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1562479231189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/output_files/interfaceCC.fit.smsg " "Generated suppressed messages file C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/output_files/interfaceCC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1562479231371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562479232078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 03:00:32 2019 " "Processing ended: Sun Jul 07 03:00:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562479232078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562479232078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562479232078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1562479232078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1562479233457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562479233458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 03:00:33 2019 " "Processing started: Sun Jul 07 03:00:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562479233458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1562479233458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off interfaceCC -c interfaceCC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off interfaceCC -c interfaceCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1562479233458 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1562479235506 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1562479235622 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562479236696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 03:00:36 2019 " "Processing ended: Sun Jul 07 03:00:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562479236696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562479236696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562479236696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1562479236696 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1562479237621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1562479238768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562479238769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 03:00:37 2019 " "Processing started: Sun Jul 07 03:00:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562479238769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562479238769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta interfaceCC -c interfaceCC " "Command: quartus_sta interfaceCC -c interfaceCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562479238769 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1562479239020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562479239294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562479239370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1562479239370 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1562479239482 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "interfaceCC.sdc " "Synopsys Design Constraints File file not found: 'interfaceCC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1562479239528 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562479239529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239530 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name saida2\[1\] saida2\[1\] " "create_clock -period 1.000 -name saida2\[1\] saida2\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239530 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239530 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1562479239535 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1562479239570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562479239587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.531 " "Worst-case setup slack is -3.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.531       -16.966 saida2\[1\]  " "   -3.531       -16.966 saida2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.646       -29.630 clk  " "   -1.646       -29.630 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562479239598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.532 " "Worst-case hold slack is -2.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.532       -14.628 saida2\[1\]  " "   -2.532       -14.628 saida2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 clk  " "    0.445         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562479239611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562479239626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562479239638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -30.797 clk  " "   -1.469       -30.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 saida2\[1\]  " "    0.500         0.000 saida2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562479239649 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1562479239800 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1562479239803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562479239821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.673 " "Worst-case setup slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673        -1.848 saida2\[1\]  " "   -0.673        -1.848 saida2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126        -0.756 clk  " "   -0.126        -0.756 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562479239834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.271 " "Worst-case hold slack is -1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271        -7.910 saida2\[1\]  " "   -1.271        -7.910 saida2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 clk  " "    0.211         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562479239848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562479239864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562479239888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -25.222 clk  " "   -1.222       -25.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 saida2\[1\]  " "    0.500         0.000 saida2\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562479239910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562479239910 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1562479240139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562479240212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562479240213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562479240425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 03:00:40 2019 " "Processing ended: Sun Jul 07 03:00:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562479240425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562479240425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562479240425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562479240425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562479242102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562479242103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 03:00:41 2019 " "Processing started: Sun Jul 07 03:00:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562479242103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562479242103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off interfaceCC -c interfaceCC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off interfaceCC -c interfaceCC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562479242104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "interfaceCC.vo C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/simulation/modelsim/ simulation " "Generated file interfaceCC.vo in folder \"C:/Users/Ricky/Documents/UFBa/8 SEMESTRE/Lab3/Termometro/ufba_lab3/Termometro/interfaceCC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1562479242865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562479242983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 03:00:42 2019 " "Processing ended: Sun Jul 07 03:00:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562479242983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562479242983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562479242983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562479242983 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562479243679 ""}
