{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721245921948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721245921949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 16:52:01 2024 " "Processing started: Wed Jul 17 16:52:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721245921949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245921949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245921949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721245922061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721245922061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_9to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_9to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_9to0 " "Found entity 1: counter_9to0" {  } { { "counter_9to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_9to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926971 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_counter_1s.v " "Can't analyze file -- file bcd_counter_1s.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721245926972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl2 " "Found entity 1: pbl2" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/clock_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "from_50mhz_to_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file from_50mhz_to_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 from_50mhz_to_1hz " "Found entity 1: from_50mhz_to_1hz" {  } { { "from_50mhz_to_1hz.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/from_50mhz_to_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926973 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bcd_comparator.v " "Can't analyze file -- file bcd_comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1721245926973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_column_alternator.v 1 1 " "Found 1 design units, including 1 entities, in source file led_column_alternator.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_column_alternator " "Found entity 1: led_column_alternator" {  } { { "led_column_alternator.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/led_column_alternator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl1.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl1 " "Found entity 1: pbl1" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_D.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflop_D.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_D " "Found entity 1: flipflop_D" {  } { { "flipflop_D.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/flipflop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_digit_alt.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_digit_alt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_digit_alt " "Found entity 1: seven_seg_digit_alt" {  } { { "seven_seg_digit_alt.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/seven_seg_digit_alt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_5to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_5to0 " "Found entity 1: counter_5to0" {  } { { "counter_5to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_5to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_3to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3to0 " "Found entity 1: counter_3to0" {  } { { "counter_3to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_3to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_1to0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_1to0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_1to0 " "Found entity 1: counter_1to0" {  } { { "counter_1to0.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/counter_1to0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1bit " "Found entity 1: mux_4x1bit" {  } { { "mux_4x1bit.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/mux_4x1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_counter " "Found entity 1: bcd_counter" {  } { { "output_files/bcd_counter.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/output_files/bcd_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721245926977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a decoder_7seg.v(6) " "Verilog HDL Implicit Net warning at decoder_7seg.v(6): created implicit net for \"a\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decoder_7seg.v(7) " "Verilog HDL Implicit Net warning at decoder_7seg.v(7): created implicit net for \"b\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c decoder_7seg.v(8) " "Verilog HDL Implicit Net warning at decoder_7seg.v(8): created implicit net for \"c\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d decoder_7seg.v(9) " "Verilog HDL Implicit Net warning at decoder_7seg.v(9): created implicit net for \"d\"" {  } { { "decoder_7seg.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/decoder_7seg.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_7seg pbl2.v(14) " "Verilog HDL Implicit Net warning at pbl2.v(14): created implicit net for \"clock_7seg\"" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd_in pbl2.v(48) " "Verilog HDL Implicit Net warning at pbl2.v(48): created implicit net for \"bcd_in\"" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bcd10_in pbl2.v(49) " "Verilog HDL Implicit Net warning at pbl2.v(49): created implicit net for \"bcd10_in\"" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(50) " "Verilog HDL Instantiation warning at pbl2.v(50): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(51) " "Verilog HDL Instantiation warning at pbl2.v(51): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721245926977 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(57) " "Verilog HDL Instantiation warning at pbl2.v(57): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721245926978 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "pbl2.v(58) " "Verilog HDL Instantiation warning at pbl2.v(58): instance has no name" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1721245926978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl1 " "Elaborating entity \"pbl1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721245927012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pbl2 pbl2:part2 " "Elaborating entity \"pbl2\" for hierarchy \"pbl2:part2\"" {  } { { "pbl1.v" "part2" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd_in pbl2.v(48) " "Verilog HDL or VHDL warning at pbl2.v(48): object \"bcd_in\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721245927013 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bcd10_in pbl2.v(49) " "Verilog HDL or VHDL warning at pbl2.v(49): object \"bcd10_in\" assigned a value but never read" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1721245927013 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pbl2.v(48) " "Verilog HDL assignment warning at pbl2.v(48): truncated value with size 4 to match size of target (1)" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721245927013 "|pbl1|pbl2:part2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 pbl2.v(49) " "Verilog HDL assignment warning at pbl2.v(49): truncated value with size 4 to match size of target (1)" {  } { { "pbl2.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721245927013 "|pbl1|pbl2:part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "from_50mhz_to_1hz pbl2:part2\|from_50mhz_to_1hz:d0 " "Elaborating entity \"from_50mhz_to_1hz\" for hierarchy \"pbl2:part2\|from_50mhz_to_1hz:d0\"" {  } { { "pbl2.v" "d0" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0 " "Elaborating entity \"clock_divisor\" for hierarchy \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\"" {  } { { "from_50mhz_to_1hz.v" "d0" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/from_50mhz_to_1hz.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_counter pbl2:part2\|bcd_counter:comb_44 " "Elaborating entity \"bcd_counter\" for hierarchy \"pbl2:part2\|bcd_counter:comb_44\"" {  } { { "pbl2.v" "comb_44" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_counter.v(29) " "Verilog HDL assignment warning at bcd_counter.v(29): truncated value with size 32 to match size of target (4)" {  } { { "output_files/bcd_counter.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/output_files/bcd_counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721245927021 "|pbl1|pbl2:part2|bcd_counter:comb_44"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_digit_alt pbl2:part2\|seven_seg_digit_alt:alt1 " "Elaborating entity \"seven_seg_digit_alt\" for hierarchy \"pbl2:part2\|seven_seg_digit_alt:alt1\"" {  } { { "pbl2.v" "alt1" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg pbl2:part2\|decoder_7seg:comb_46 " "Elaborating entity \"decoder_7seg\" for hierarchy \"pbl2:part2\|decoder_7seg:comb_46\"" {  } { { "pbl2.v" "comb_46" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_column_alternator pbl2:part2\|led_column_alternator:alt0 " "Elaborating entity \"led_column_alternator\" for hierarchy \"pbl2:part2\|led_column_alternator:alt0\"" {  } { { "pbl2.v" "alt0" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721245927022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "27 " "27 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721245927226 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lines\[3\] VCC " "Pin \"lines\[3\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721245927248 "|pbl1|lines[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_of\[0\] VCC " "Pin \"seven_seg_digit_of\[0\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721245927248 "|pbl1|seven_seg_digit_of[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_digit_of\[1\] VCC " "Pin \"seven_seg_digit_of\[1\]\" is stuck at VCC" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721245927248 "|pbl1|seven_seg_digit_of[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721245927248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721245927266 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721245927266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721245927266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721245927266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721245927296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 16:52:07 2024 " "Processing ended: Wed Jul 17 16:52:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721245927296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721245927296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721245927296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721245927296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721245927888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721245927888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 16:52:07 2024 " "Processing started: Wed Jul 17 16:52:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721245927888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721245927888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721245927888 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721245927915 ""}
{ "Info" "0" "" "Project  = pbl2" {  } {  } 0 0 "Project  = pbl2" 0 0 "Fitter" 0 0 1721245927916 ""}
{ "Info" "0" "" "Revision = pbl2" {  } {  } 0 0 "Revision = pbl2" 0 0 "Fitter" 0 0 1721245927916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721245927951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721245927952 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pbl2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"pbl2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721245927954 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721245928011 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721245928011 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721245928035 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721245928038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721245928067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721245928067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721245928067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721245928067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721245928067 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721245928067 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl2.sdc " "Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721245928098 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721245928098 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721245928102 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721245928102 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|bcd_counter:comb_44\|carry_out " "   1.000 pbl2:part2\|bcd_counter:comb_44\|carry_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q " "   1.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721245928103 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721245928103 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721245928106 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721245928106 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721245928107 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 12 " "Automatically promoted signal \"clock\" to use Global clock in PIN 12" {  } { { "pbl1.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/pbl1.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721245928111 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q Global clock " "Automatically promoted some destinations of signal \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|w2 " "Destination \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|w2\" may be non-global or may not use global clock" {  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/clock_divisor.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721245928111 ""}  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/clock_divisor.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721245928111 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q Global clock " "Automatically promoted some destinations of signal \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|w2 " "Destination \"pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|w2\" may be non-global or may not use global clock" {  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/clock_divisor.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721245928111 ""}  } { { "clock_divisor.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/clock_divisor.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721245928111 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pbl2:part2\|bcd_counter:comb_44\|carry_out Global clock " "Automatically promoted some destinations of signal \"pbl2:part2\|bcd_counter:comb_44\|carry_out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pbl2:part2\|bcd_counter:comb_44\|carry_out " "Destination \"pbl2:part2\|bcd_counter:comb_44\|carry_out\" may be non-global or may not use global clock" {  } { { "output_files/bcd_counter.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/output_files/bcd_counter.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721245928111 ""}  } { { "output_files/bcd_counter.v" "" { Text "/home/aluno/Documentos/CD-PBL3-dev-testes/output_files/bcd_counter.v" 7 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721245928111 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721245928112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721245928113 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721245928126 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721245928145 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721245928146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721245928146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721245928146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721245928152 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721245928154 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721245928233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721245928286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721245928287 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721245928518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721245928518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721245928532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/CD-PBL3-dev-testes/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721245928605 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721245928605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721245928689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721245928689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721245928689 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721245928698 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721245928703 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721245928710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721245928732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 16:52:08 2024 " "Processing ended: Wed Jul 17 16:52:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721245928732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721245928732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721245928732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721245928732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721245929371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721245929371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 16:52:09 2024 " "Processing started: Wed Jul 17 16:52:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721245929371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721245929371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721245929371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721245929496 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721245929508 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721245929509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721245929550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 16:52:09 2024 " "Processing ended: Wed Jul 17 16:52:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721245929550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721245929550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721245929550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721245929550 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721245929636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721245930138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721245930138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 17 16:52:10 2024 " "Processing started: Wed Jul 17 16:52:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721245930138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721245930138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pbl2 -c pbl2 " "Command: quartus_sta pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721245930138 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721245930168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721245930214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721245930214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721245930270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721245930270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721245930335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721245930403 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pbl2.sdc " "Synopsys Design Constraints File file not found: 'pbl2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721245930419 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721245930419 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|bcd_counter:comb_44\|carry_out pbl2:part2\|bcd_counter:comb_44\|carry_out " "create_clock -period 1.000 -name pbl2:part2\|bcd_counter:comb_44\|carry_out pbl2:part2\|bcd_counter:comb_44\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q " "create_clock -period 1.000 -name pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721245930421 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721245930421 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721245930423 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721245930428 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721245930429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.463 " "Worst-case setup slack is -3.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.463             -14.342 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q  " "   -3.463             -14.342 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145             -10.220 pbl2:part2\|bcd_counter:comb_44\|carry_out  " "   -3.145             -10.220 pbl2:part2\|bcd_counter:comb_44\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -8.936 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q  " "   -1.219              -8.936 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -1.219 clock  " "   -1.219              -1.219 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -1.219 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q  " "   -1.219              -1.219 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.219              -1.219 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q  " "   -1.219              -1.219 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218              -1.218 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q  " "   -1.218              -1.218 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217              -1.217 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q  " "   -1.217              -1.217 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217              -1.217 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q  " "   -1.217              -1.217 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.217              -1.217 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q  " "   -1.217              -1.217 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214              -1.214 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q  " "   -1.214              -1.214 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -1.213 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q  " "   -1.213              -1.213 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210              -1.210 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q  " "   -1.210              -1.210 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -1.209 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q  " "   -1.209              -1.209 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -1.209 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q  " "   -1.209              -1.209 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -1.208 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q  " "   -1.208              -1.208 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208              -1.208 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q  " "   -1.208              -1.208 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207              -1.207 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q  " "   -1.207              -1.207 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -1.205 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q  " "   -1.205              -1.205 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.205              -1.205 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q  " "   -1.205              -1.205 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q  " "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q  " "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q  " "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q  " "   -1.204              -1.204 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.199              -1.199 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q  " "   -1.199              -1.199 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.198              -1.198 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q  " "   -1.198              -1.198 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195              -1.195 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q  " "   -1.195              -1.195 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195              -1.195 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q  " "   -1.195              -1.195 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721245930430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.489 " "Worst-case hold slack is -2.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.489              -2.489 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q  " "   -2.489              -2.489 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102              -2.102 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q  " "   -2.102              -2.102 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801              -1.801 clock  " "   -1.801              -1.801 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647              -1.647 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q  " "   -1.647              -1.647 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.441              -1.441 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q  " "   -1.441              -1.441 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399              -1.399 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q  " "   -1.399              -1.399 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322              -1.322 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q  " "   -1.322              -1.322 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192              -1.192 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q  " "   -1.192              -1.192 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -0.893 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q  " "   -0.893              -0.893 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867              -0.867 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q  " "   -0.867              -0.867 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867              -0.867 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q  " "   -0.867              -0.867 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.865              -0.865 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q  " "   -0.865              -0.865 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -0.612 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q  " "   -0.612              -0.612 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.612              -0.612 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q  " "   -0.612              -0.612 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -0.593 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q  " "   -0.593              -0.593 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q  " "   -0.522              -0.522 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -0.518 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q  " "   -0.518              -0.518 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q  " "   -0.511              -0.511 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -0.509 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q  " "   -0.509              -0.509 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.508 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q  " "   -0.508              -0.508 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.508 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q  " "   -0.508              -0.508 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -0.505 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q  " "   -0.505              -0.505 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504              -0.504 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q  " "   -0.504              -0.504 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -0.499 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q  " "   -0.499              -0.499 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.498 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q  " "   -0.498              -0.498 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.498 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q  " "   -0.498              -0.498 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498              -0.498 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q  " "   -0.498              -0.498 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.715               0.000 pbl2:part2\|bcd_counter:comb_44\|carry_out  " "    1.715               0.000 pbl2:part2\|bcd_counter:comb_44\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721245930432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721245930433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721245930433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|bcd_counter:comb_44\|carry_out  " "    0.234               0.000 pbl2:part2\|bcd_counter:comb_44\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d0\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d10\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d11\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d12\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d13\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d14\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d15\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d17\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d18\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d19\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d1\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d20\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d21\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d22\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d23\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d3\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d5\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d6\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d7\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q  " "    0.234               0.000 pbl2:part2\|from_50mhz_to_1hz:d0\|clock_divisor:d9\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721245930434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721245930434 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721245930496 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721245930504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721245930505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721245930521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 17 16:52:10 2024 " "Processing ended: Wed Jul 17 16:52:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721245930521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721245930521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721245930521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721245930521 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721245930610 ""}
