

================================================================
== Vivado HLS Report for 'inter_layer_6'
================================================================
* Date:           Sun Apr 28 16:05:43 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_conv_7_fu_169  |conv_7  |    ?|    ?|    ?|    ?|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      23|    -|
|FIFO             |        0|      -|       5|      16|    -|
|Instance         |       15|     36|    8089|    7144|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     182|    -|
|Register         |        -|      -|     136|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       15|     36|    8230|    7365|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|       1|       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+------+------+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------+--------+---------+-------+------+------+
    |grp_conv_7_fu_169  |conv_7  |       15|     36|  8089|  7144|
    +-------------------+--------+---------+-------+------+------+
    |Total              |        |       15|     36|  8089|  7144|
    +-------------------+--------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+------+-----+---------+
    |cntl_V_fifo_U  |        0|  5|  16|     1|    1|        1|
    +---------------+---------+---+----+------+-----+---------+
    |Total          |        0|  5|  16|     1|    1|        1|
    +---------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |tmp_i_fu_227_p3          |  select  |      0|  0|  19|           1|          19|
    |pingpang_flag_fu_236_p2  |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  23|           3|          22|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_done                  |   9|          2|    1|          2|
    |betas_offset_blk_n       |   9|          2|    1|          2|
    |cntl_V_write             |   9|          2|    1|          2|
    |inputs_offset_blk_n      |   9|          2|    1|          2|
    |m_axi_betas_ARVALID      |   9|          2|    1|          2|
    |m_axi_betas_RREADY       |   9|          2|    1|          2|
    |m_axi_inputs_ARVALID     |   9|          2|    1|          2|
    |m_axi_inputs_RREADY      |   9|          2|    1|          2|
    |m_axi_outputs_AWVALID    |   9|          2|    1|          2|
    |m_axi_outputs_BREADY     |   9|          2|    1|          2|
    |m_axi_outputs_WVALID     |   9|          2|    1|          2|
    |m_axi_weights_ARVALID    |   9|          2|    1|          2|
    |m_axi_weights_RREADY     |   9|          2|    1|          2|
    |outputs_offset_blk_n     |   9|          2|    1|          2|
    |pingpang_flag_i_reg_157  |   9|          2|    1|          2|
    |weights_offset_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 182|         39|   17|         39|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |betas_offset4_i_reg_273         |  31|   0|   31|          0|
    |grp_conv_7_fu_169_ap_start_reg  |   1|   0|    1|          0|
    |inputs_offset1_i_reg_283        |  31|   0|   31|          0|
    |outputs_offset6_i_reg_268       |  31|   0|   31|          0|
    |pingpang_flag_i_reg_157         |   1|   0|    1|          0|
    |pingpang_flag_reg_299           |   1|   0|    1|          0|
    |tmp_fu_84                       |   1|   0|    1|          0|
    |tmp_i_reg_294                   |   1|   0|   18|         17|
    |weights_offset2_i_reg_278       |  31|   0|   31|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 136|   0|  153|         17|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  inter_layer.6 | return value |
|m_axi_inputs_AWVALID    | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWREADY    |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWADDR     | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWID       | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWLEN      | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWSIZE     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWBURST    | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWLOCK     | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWCACHE    | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWPROT     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWQOS      | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWREGION   | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_AWUSER     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WVALID     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WREADY     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WDATA      | out |   16|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WSTRB      | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WLAST      | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WID        | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_WUSER      | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARVALID    | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARREADY    |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARADDR     | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARID       | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARLEN      | out |   32|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARSIZE     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARBURST    | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARLOCK     | out |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARCACHE    | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARPROT     | out |    3|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARQOS      | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARREGION   | out |    4|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_ARUSER     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RVALID     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RREADY     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RDATA      |  in |   16|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RLAST      |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RID        |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RUSER      |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_RRESP      |  in |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BVALID     |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BREADY     | out |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BRESP      |  in |    2|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BID        |  in |    1|    m_axi   |     inputs     |    pointer   |
|m_axi_inputs_BUSER      |  in |    1|    m_axi   |     inputs     |    pointer   |
|inputs_offset_dout      |  in |   32|   ap_fifo  |  inputs_offset |    pointer   |
|inputs_offset_empty_n   |  in |    1|   ap_fifo  |  inputs_offset |    pointer   |
|inputs_offset_read      | out |    1|   ap_fifo  |  inputs_offset |    pointer   |
|m_axi_weights_AWVALID   | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWREADY   |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWADDR    | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWID      | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWLEN     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWSIZE    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWBURST   | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWLOCK    | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWCACHE   | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWPROT    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWQOS     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWREGION  | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_AWUSER    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WVALID    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WREADY    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WDATA     | out |   16|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WSTRB     | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WLAST     | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WID       | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_WUSER     | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARVALID   | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARREADY   |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARADDR    | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARID      | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARLEN     | out |   32|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARSIZE    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARBURST   | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARLOCK    | out |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARCACHE   | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARPROT    | out |    3|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARQOS     | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARREGION  | out |    4|    m_axi   |     weights    |    pointer   |
|m_axi_weights_ARUSER    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RVALID    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RREADY    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RDATA     |  in |   16|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RLAST     |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RID       |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RUSER     |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_RRESP     |  in |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BVALID    |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BREADY    | out |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BRESP     |  in |    2|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BID       |  in |    1|    m_axi   |     weights    |    pointer   |
|m_axi_weights_BUSER     |  in |    1|    m_axi   |     weights    |    pointer   |
|weights_offset_dout     |  in |   32|   ap_fifo  | weights_offset |    pointer   |
|weights_offset_empty_n  |  in |    1|   ap_fifo  | weights_offset |    pointer   |
|weights_offset_read     | out |    1|   ap_fifo  | weights_offset |    pointer   |
|m_axi_betas_AWVALID     | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWREADY     |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWADDR      | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWID        | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWLEN       | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWSIZE      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWBURST     | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWLOCK      | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWCACHE     | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWPROT      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWQOS       | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWREGION    | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_AWUSER      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WVALID      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WREADY      |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WDATA       | out |   16|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WSTRB       | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WLAST       | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WID         | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_WUSER       | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARVALID     | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARREADY     |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARADDR      | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARID        | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARLEN       | out |   32|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARSIZE      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARBURST     | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARLOCK      | out |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARCACHE     | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARPROT      | out |    3|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARQOS       | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARREGION    | out |    4|    m_axi   |      betas     |    pointer   |
|m_axi_betas_ARUSER      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RVALID      |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RREADY      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RDATA       |  in |   16|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RLAST       |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RID         |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RUSER       |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_RRESP       |  in |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BVALID      |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BREADY      | out |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BRESP       |  in |    2|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BID         |  in |    1|    m_axi   |      betas     |    pointer   |
|m_axi_betas_BUSER       |  in |    1|    m_axi   |      betas     |    pointer   |
|betas_offset_dout       |  in |   32|   ap_fifo  |  betas_offset  |    pointer   |
|betas_offset_empty_n    |  in |    1|   ap_fifo  |  betas_offset  |    pointer   |
|betas_offset_read       | out |    1|   ap_fifo  |  betas_offset  |    pointer   |
|m_axi_outputs_AWVALID   | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWREADY   |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWADDR    | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWID      | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWLEN     | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWSIZE    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWBURST   | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWLOCK    | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWCACHE   | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWPROT    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWQOS     | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWREGION  | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_AWUSER    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WVALID    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WREADY    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WDATA     | out |   16|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WSTRB     | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WLAST     | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WID       | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_WUSER     | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARVALID   | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARREADY   |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARADDR    | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARID      | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARLEN     | out |   32|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARSIZE    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARBURST   | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARLOCK    | out |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARCACHE   | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARPROT    | out |    3|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARQOS     | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARREGION  | out |    4|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_ARUSER    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RVALID    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RREADY    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RDATA     |  in |   16|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RLAST     |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RID       |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RUSER     |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_RRESP     |  in |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BVALID    |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BREADY    | out |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BRESP     |  in |    2|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BID       |  in |    1|    m_axi   |     outputs    |    pointer   |
|m_axi_outputs_BUSER     |  in |    1|    m_axi   |     outputs    |    pointer   |
|outputs_offset_dout     |  in |   32|   ap_fifo  | outputs_offset |    pointer   |
|outputs_offset_empty_n  |  in |    1|   ap_fifo  | outputs_offset |    pointer   |
|outputs_offset_read     | out |    1|   ap_fifo  | outputs_offset |    pointer   |
|pre_ready_V_dout        |  in |    1|   ap_fifo  |   pre_ready_V  |    pointer   |
|pre_ready_V_empty_n     |  in |    1|   ap_fifo  |   pre_ready_V  |    pointer   |
|pre_ready_V_read        | out |    1|   ap_fifo  |   pre_ready_V  |    pointer   |
|nxt_ready_V_din         | out |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|nxt_ready_V_full_n      |  in |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
|nxt_ready_V_write       | out |    1|   ap_fifo  |   nxt_ready_V  |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp_493 & tmp_494)
	3  / (!tmp_494) | (!tmp_493)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / (p_08_i_load)

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = alloca i1"   --->   Operation 7 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cntl_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:1641]   --->   Operation 8 'alloca' 'cntl_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str27, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %pre_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %nxt_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %outputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %betas_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %weights_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %inputs_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.83ns)   --->   "%inputs_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %inputs_offset)"   --->   Operation 19 'read' 'inputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 20 [1/1] (1.83ns)   --->   "%weights_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %weights_offset)"   --->   Operation 20 'read' 'weights_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%betas_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %betas_offset)"   --->   Operation 21 'read' 'betas_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (1.83ns)   --->   "%outputs_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %outputs_offset)"   --->   Operation 22 'read' 'outputs_offset_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%outputs_offset6_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %outputs_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1635]   --->   Operation 23 'partselect' 'outputs_offset6_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%betas_offset4_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %betas_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1635]   --->   Operation 24 'partselect' 'betas_offset4_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_offset2_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weights_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1635]   --->   Operation 25 'partselect' 'weights_offset2_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputs_offset1_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %inputs_offset_read, i32 1, i32 31)" [mobile_net_hls_v1/conv.hpp:1635]   --->   Operation 26 'partselect' 'inputs_offset1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %nxt_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %pre_ready_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 512, [7 x i8]* @p_str52, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4608, [7 x i8]* @p_str51, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str27, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 262144, [7 x i8]* @p_str12, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @cntl_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i1* %cntl_V, i1* %cntl_V)"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "br label %._crit_edge3.i" [mobile_net_hls_v1/conv.hpp:1644]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%pingpang_flag_i = phi i1 [ false, %entry ], [ %pingpang_flag, %._crit_edge2.i ]"   --->   Operation 36 'phi' 'pingpang_flag_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1646]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_493 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %pre_ready_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1647]   --->   Operation 38 'nbreadreq' 'tmp_493' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_493, label %1, label %._crit_edge.i" [mobile_net_hls_v1/conv.hpp:1647]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %nxt_ready_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1647]   --->   Operation 40 'nbwritereq' 'tmp_494' <Predicate = (tmp_493)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %tmp_494, label %2, label %._crit_edge.i" [mobile_net_hls_v1/conv.hpp:1647]   --->   Operation 41 'br' <Predicate = (tmp_493)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [mobile_net_hls_v1/conv.hpp:1648]   --->   Operation 42 'br' <Predicate = (!tmp_494) | (!tmp_493)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.36ns)   --->   "%tmp_i = select i1 %pingpang_flag_i, i18 -131072, i18 0" [mobile_net_hls_v1/conv.hpp:1650]   --->   Operation 43 'select' 'tmp_i' <Predicate = (tmp_493 & tmp_494)> <Delay = 0.36> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (1.83ns)   --->   "call fastcc void @conv.7(half* %inputs, i31 %inputs_offset1_i, i18 %tmp_i, half* %weights, i31 %weights_offset2_i, half* %betas, i31 %betas_offset4_i, half* %outputs, i31 %outputs_offset6_i, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1650]   --->   Operation 44 'call' <Predicate = (tmp_493 & tmp_494)> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 45 [1/1] (0.28ns)   --->   "%pingpang_flag = xor i1 %pingpang_flag_i, true" [mobile_net_hls_v1/conv.hpp:1653]   --->   Operation 45 'xor' 'pingpang_flag' <Predicate = (tmp_493 & tmp_494)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @conv.7(half* %inputs, i31 %inputs_offset1_i, i18 %tmp_i, half* %weights, i31 %weights_offset2_i, half* %betas, i31 %betas_offset4_i, half* %outputs, i31 %outputs_offset6_i, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1650]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_495 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %cntl_V, i32 1)" [mobile_net_hls_v1/conv.hpp:1655]   --->   Operation 47 'nbreadreq' 'tmp_495' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_495, label %3, label %._crit_edge2.i" [mobile_net_hls_v1/conv.hpp:1655]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.83ns)   --->   "%empty_n_i_0_i = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1657]   --->   Operation 49 'nbread' 'empty_n_i_0_i' <Predicate = (tmp_495)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_5 : Operation 50 [1/1] (1.83ns)   --->   "%pre_ready_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %pre_ready_V)" [mobile_net_hls_v1/conv.hpp:1658]   --->   Operation 50 'nbread' 'pre_ready_V_read' <Predicate = (tmp_495)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_497 = extractvalue { i1, i1 } %pre_ready_V_read, 1" [mobile_net_hls_v1/conv.hpp:1658]   --->   Operation 51 'extractvalue' 'tmp_497' <Predicate = (tmp_495)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.83ns)   --->   "%full_n_i_0_i = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %nxt_ready_V, i1 %tmp_497)" [mobile_net_hls_v1/conv.hpp:1659]   --->   Operation 52 'nbwrite' 'full_n_i_0_i' <Predicate = (tmp_495)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "store i1 %tmp_497, i1* %tmp" [mobile_net_hls_v1/conv.hpp:1658]   --->   Operation 53 'store' <Predicate = (tmp_495)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [mobile_net_hls_v1/conv.hpp:1660]   --->   Operation 54 'br' <Predicate = (tmp_495)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_08_i_load = load i1* %tmp"   --->   Operation 55 'load' 'p_08_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %p_08_i_load, label %._crit_edge3.i, label %.exit" [mobile_net_hls_v1/conv.hpp:1661]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 57 'ret' <Predicate = (!p_08_i_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pre_ready_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nxt_ready_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                 (alloca       ) [ 0011111]
cntl_V              (alloca       ) [ 0111111]
StgValue_9          (specinterface) [ 0000000]
StgValue_10         (specinterface) [ 0000000]
StgValue_11         (specinterface) [ 0000000]
StgValue_12         (specinterface) [ 0000000]
StgValue_13         (specinterface) [ 0000000]
StgValue_14         (specinterface) [ 0000000]
StgValue_15         (specinterface) [ 0000000]
StgValue_16         (specinterface) [ 0000000]
StgValue_17         (specinterface) [ 0000000]
StgValue_18         (specinterface) [ 0000000]
inputs_offset_read  (read         ) [ 0000000]
weights_offset_read (read         ) [ 0000000]
betas_offset_read   (read         ) [ 0000000]
outputs_offset_read (read         ) [ 0000000]
outputs_offset6_i   (partselect   ) [ 0011111]
betas_offset4_i     (partselect   ) [ 0011111]
weights_offset2_i   (partselect   ) [ 0011111]
inputs_offset1_i    (partselect   ) [ 0011111]
StgValue_27         (specinterface) [ 0000000]
StgValue_28         (specinterface) [ 0000000]
StgValue_29         (specinterface) [ 0000000]
StgValue_30         (specinterface) [ 0000000]
StgValue_31         (specinterface) [ 0000000]
StgValue_32         (specinterface) [ 0000000]
empty               (specchannel  ) [ 0000000]
StgValue_34         (specinterface) [ 0000000]
StgValue_35         (br           ) [ 0111111]
pingpang_flag_i     (phi          ) [ 0011000]
StgValue_37         (br           ) [ 0000000]
tmp_493             (nbreadreq    ) [ 0011111]
StgValue_39         (br           ) [ 0000000]
tmp_494             (nbwritereq   ) [ 0011111]
StgValue_41         (br           ) [ 0000000]
StgValue_42         (br           ) [ 0000000]
tmp_i               (select       ) [ 0000100]
pingpang_flag       (xor          ) [ 0110111]
StgValue_46         (call         ) [ 0000000]
tmp_495             (nbreadreq    ) [ 0011111]
StgValue_48         (br           ) [ 0000000]
empty_n_i_0_i       (nbread       ) [ 0000000]
pre_ready_V_read    (nbread       ) [ 0000000]
tmp_497             (extractvalue ) [ 0000000]
full_n_i_0_i        (nbwrite      ) [ 0000000]
StgValue_53         (store        ) [ 0000000]
StgValue_54         (br           ) [ 0000000]
p_08_i_load         (load         ) [ 0011111]
StgValue_56         (br           ) [ 0111111]
StgValue_57         (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="betas">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outputs">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputs_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pre_ready_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pre_ready_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="nxt_ready_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nxt_ready_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv.7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbRead.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="cntl_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cntl_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="inputs_offset_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="weights_offset_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="betas_offset_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="outputs_offset_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_493_nbreadreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_493/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_494_nbwritereq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_494/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_495_nbreadreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="4"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_495/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="empty_n_i_0_i_nbread_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="2" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="4"/>
<pin id="142" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="empty_n_i_0_i/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pre_ready_V_read_nbread_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="nbread(1152) " fcode="nbread"/>
<opset="pre_ready_V_read/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="full_n_i_0_i_nbwrite_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i_0_i/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="pingpang_flag_i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pingpang_flag_i (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="pingpang_flag_i_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pingpang_flag_i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_conv_7_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="0"/>
<pin id="172" dir="0" index="2" bw="31" slack="2"/>
<pin id="173" dir="0" index="3" bw="18" slack="0"/>
<pin id="174" dir="0" index="4" bw="16" slack="0"/>
<pin id="175" dir="0" index="5" bw="31" slack="2"/>
<pin id="176" dir="0" index="6" bw="16" slack="0"/>
<pin id="177" dir="0" index="7" bw="31" slack="2"/>
<pin id="178" dir="0" index="8" bw="16" slack="0"/>
<pin id="179" dir="0" index="9" bw="31" slack="2"/>
<pin id="180" dir="0" index="10" bw="1" slack="2"/>
<pin id="181" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="outputs_offset6_i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="outputs_offset6_i/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="betas_offset4_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="betas_offset4_i/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="weights_offset2_i_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="6" slack="0"/>
<pin id="212" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weights_offset2_i/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="inputs_offset1_i_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="31" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="inputs_offset1_i/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_i_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="18" slack="0"/>
<pin id="230" dir="0" index="2" bw="18" slack="0"/>
<pin id="231" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="pingpang_flag_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="pingpang_flag/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_497_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_497/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="StgValue_53_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="4"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_08_i_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="5"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_08_i_load/6 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="4"/>
<pin id="257" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="261" class="1005" name="cntl_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cntl_V "/>
</bind>
</comp>

<comp id="268" class="1005" name="outputs_offset6_i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="2"/>
<pin id="270" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="outputs_offset6_i "/>
</bind>
</comp>

<comp id="273" class="1005" name="betas_offset4_i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="2"/>
<pin id="275" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="betas_offset4_i "/>
</bind>
</comp>

<comp id="278" class="1005" name="weights_offset2_i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="2"/>
<pin id="280" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="weights_offset2_i "/>
</bind>
</comp>

<comp id="283" class="1005" name="inputs_offset1_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="2"/>
<pin id="285" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset1_i "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_i_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="18" slack="1"/>
<pin id="296" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="299" class="1005" name="pingpang_flag_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="pingpang_flag "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="56" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="56" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="56" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="80" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="169" pin=6"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="169" pin=8"/></net>

<net id="193"><net_src comp="58" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="110" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="104" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="98" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="92" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="157" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="169" pin=3"/></net>

<net id="240"><net_src comp="157" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="84" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="88" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="169" pin=10"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="271"><net_src comp="187" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="169" pin=9"/></net>

<net id="276"><net_src comp="197" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="169" pin=7"/></net>

<net id="281"><net_src comp="207" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="169" pin=5"/></net>

<net id="286"><net_src comp="217" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="297"><net_src comp="227" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="169" pin=3"/></net>

<net id="302"><net_src comp="236" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="161" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputs | {}
	Port: weights | {}
	Port: betas | {}
	Port: outputs | {3 4 }
	Port: nxt_ready_V | {3 5 }
 - Input state : 
	Port: inter_layer.6 : inputs | {3 4 }
	Port: inter_layer.6 : inputs_offset | {1 }
	Port: inter_layer.6 : weights | {3 4 }
	Port: inter_layer.6 : weights_offset | {1 }
	Port: inter_layer.6 : betas | {3 4 }
	Port: inter_layer.6 : betas_offset | {1 }
	Port: inter_layer.6 : outputs | {}
	Port: inter_layer.6 : outputs_offset | {1 }
	Port: inter_layer.6 : pre_ready_V | {3 5 }
  - Chain level:
	State 1
		empty : 1
		StgValue_34 : 1
	State 2
	State 3
		StgValue_44 : 1
	State 4
	State 5
		full_n_i_0_i : 1
		StgValue_53 : 1
	State 6
		StgValue_56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_conv_7_fu_169        |    1    |    36   |  15.744 |   8899  |   3292  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |           tmp_i_fu_227          |    0    |    0    |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    xor   |       pingpang_flag_fu_236      |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |  inputs_offset_read_read_fu_92  |    0    |    0    |    0    |    0    |    0    |
|   read   |  weights_offset_read_read_fu_98 |    0    |    0    |    0    |    0    |    0    |
|          |  betas_offset_read_read_fu_104  |    0    |    0    |    0    |    0    |    0    |
|          | outputs_offset_read_read_fu_110 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
| nbreadreq|     tmp_493_nbreadreq_fu_116    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_495_nbreadreq_fu_132    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|nbwritereq|    tmp_494_nbwritereq_fu_124    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  nbread  |   empty_n_i_0_i_nbread_fu_139   |    0    |    0    |    0    |    0    |    0    |
|          |  pre_ready_V_read_nbread_fu_144 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  nbwrite |   full_n_i_0_i_nbwrite_fu_150   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |     outputs_offset6_i_fu_187    |    0    |    0    |    0    |    0    |    0    |
|partselect|      betas_offset4_i_fu_197     |    0    |    0    |    0    |    0    |    0    |
|          |     weights_offset2_i_fu_207    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs_offset1_i_fu_217     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|extractvalue|          tmp_497_fu_242         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    1    |    36   |  15.744 |   8899  |   3313  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| betas_offset4_i_reg_273 |   31   |
|      cntl_V_reg_261     |    1   |
| inputs_offset1_i_reg_283|   31   |
|outputs_offset6_i_reg_268|   31   |
| pingpang_flag_i_reg_157 |    1   |
|  pingpang_flag_reg_299  |    1   |
|      tmp_i_reg_294      |   18   |
|       tmp_reg_255       |    1   |
|weights_offset2_i_reg_278|   31   |
+-------------------------+--------+
|          Total          |   146  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| pingpang_flag_i_reg_157 |  p0  |   2  |   1  |    2   ||    9    |
|    grp_conv_7_fu_169    |  p3  |   2  |  18  |   36   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   38   ||  1.312  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   36   |   15   |  8899  |  3313  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   146  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   36   |   17   |  9045  |  3331  |
+-----------+--------+--------+--------+--------+--------+
