#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 14 15:54:37 2018
# Process ID: 10916
# Current directory: C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10756 C:\Users\mg\Desktop\uia\ELE112\prosjekt\PROJECT\PROJECT.xpr
# Log file: C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT/vivado.log
# Journal file: C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT/PROJECT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 705.117 ; gain = 39.121
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT/PROJECT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT/PROJECT.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT/PROJECT.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0ed22bfe748f4002bb78f48d7cbf2cac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
gcc.exe: error: xsim.dir/tb_delay_logic_behav/obj/xsim_0.win64.obj: No such file or directory
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'C:/Users/mg/Desktop/uia/ELE112/prosjekt/PROJECT/PROJECT.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 733.992 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_project delay_logic C:/Users/mg/Desktop/ELE112/delay_logic -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 756.082 ; gain = 3.430
file mkdir C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd w ]
add_files C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd w ]
add_files -fileset sim_1 C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim/xsim.dir/tb_delay_logic_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim/xsim.dir/tb_delay_logic_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Apr 14 16:17:10 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 52.254 ; gain = 0.516
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 14 16:17:10 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 777.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_delay_logic_behav -key {Behavioral:sim_1:Functional:tb_delay_logic} -tclbatch {tb_delay_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_delay_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 784.766 ; gain = 7.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_delay_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 784.766 ; gain = 7.535
run 10 us
run 10 us
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 796.043 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 796.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 796.043 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 796.043 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 796.043 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 801.637 ; gain = 0.000
run 10 us
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 804.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 804.707 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 804.707 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 804.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 804.707 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:51 . Memory (MB): peak = 804.707 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 804.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 804.707 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 804.707 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:02:05 . Memory (MB): peak = 804.707 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 804.707 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 806.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 806.801 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 806.801 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 806.801 ; gain = 0.000
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 808.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 808.398 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 808.398 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 808.398 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 808.609 ; gain = 0.211
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 810.066 ; gain = 0.102
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd, line 54. Unresolved signal "r_cnt_1sec" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sources_1/new/delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 67a0a00e059e4133a603db3a7976a548 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.delay_logic [delay_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_delay_logic
Built simulation snapshot tb_delay_logic_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 811.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 811.707 ; gain = 0.000
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 812.648 ; gain = 0.941
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 812.648 ; gain = 0.941
run 10 us
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_delay_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_delay_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.srcs/sim_1/new/tb_delay_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_delay_logic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mg/Desktop/ELE112/delay_logic/delay_logic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
