v 4
file . "half_adder_tb.vhdl" "bc36790e7d57b34257b0fc8660fff15ee3898a28" "20231005141403.373":
  entity half_adder_tb at 1( 0) + 0 on 13;
  architecture testbench of half_adder_tb at 7( 88) + 0 on 14;
file . "half_adder.vhd" "feac80783fd6cb122478e9a528312a50bb4180b8" "20231005141403.358":
  entity half_adder at 4( 52) + 0 on 11;
  architecture dataflow of half_adder at 18( 373) + 0 on 12;
