Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "text_lcd.v" in library work
Compiling verilog file "counter_bcd_updown.v" in library work
Module <text_lcd> compiled
Compiling verilog file "clk_divisor.v" in library work
Module <counter_bcd_updown> compiled
Compiling verilog file "top.v" in library work
Module <clk_divisor> compiled
Module <top> compiled
No errors in compilation
Analysis of file <"top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top> in library <work>.

Analyzing hierarchy for module <clk_divisor> in library <work>.

Analyzing hierarchy for module <counter_bcd_updown> in library <work>.

Analyzing hierarchy for module <text_lcd> in library <work> with parameters.
	CURSOR_D = "1010"
	CURSOR_H = "1011"
	CURSOR_L = "1000"
	CURSOR_R = "0111"
	CURSOR_U = "1001"
	DELAYT = "0110"
	DISP_ONOFF = "0010"
	ENTRY_MODE = "0011"
	FUNCTION_SET = "0001"
	INIT = "0000"
	LINE1 = "0100"
	LINE2 = "0101"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top>.
Module <top> is correct for synthesis.
 
Analyzing module <clk_divisor> in library <work>.
Module <clk_divisor> is correct for synthesis.
 
Analyzing module <counter_bcd_updown> in library <work>.
Module <counter_bcd_updown> is correct for synthesis.
 
Analyzing module <text_lcd> in library <work>.
	CURSOR_D = 4'b1010
	CURSOR_H = 4'b1011
	CURSOR_L = 4'b1000
	CURSOR_R = 4'b0111
	CURSOR_U = 4'b1001
	DELAYT = 4'b0110
	DISP_ONOFF = 4'b0010
	ENTRY_MODE = 4'b0011
	FUNCTION_SET = 4'b0001
	INIT = 4'b0000
	LINE1 = 4'b0100
	LINE2 = 4'b0101
Module <text_lcd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divisor>.
    Related source file is "clk_divisor.v".
    Found 1-bit register for signal <clk_out>.
    Found 6-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_divisor> synthesized.


Synthesizing Unit <counter_bcd_updown>.
    Related source file is "counter_bcd_updown.v".
    Found 1-bit register for signal <down_reg>.
    Found 1-bit register for signal <down_trig>.
    Found 4-bit adder for signal <next_state$add0000> created at line 76.
    Found 8-bit addsub for signal <next_state$share0000>.
    Found 4-bit subtractor for signal <next_state$sub0000> created at line 91.
    Found 8-bit register for signal <state>.
    Found 1-bit register for signal <up_reg>.
    Found 1-bit register for signal <up_trig>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <counter_bcd_updown> synthesized.


Synthesizing Unit <text_lcd>.
    Related source file is "text_lcd.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 30                                             |
    | Inputs             | 10                                             |
    | Outputs            | 22                                             |
    | Clock              | clk_100khz                (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x10-bit ROM for signal <command$mux0000>.
    Found 7-bit register for signal <addr>.
    Found 7-bit addsub for signal <addr$share0000> created at line 225.
    Found 6-bit up counter for signal <cnt>.
    Found 13-bit comparator equal for signal <cnt$cmp_eq0000> created at line 146.
    Found 1-bit register for signal <cs_down_reg>.
    Found 1-bit register for signal <cs_down_trig>.
    Found 1-bit register for signal <cs_home_reg>.
    Found 1-bit register for signal <cs_home_trig>.
    Found 1-bit register for signal <cs_left_reg>.
    Found 1-bit register for signal <cs_left_trig>.
    Found 1-bit register for signal <cs_right_reg>.
    Found 1-bit register for signal <cs_right_trig>.
    Found 1-bit register for signal <cs_up_reg>.
    Found 1-bit register for signal <cs_up_trig>.
    Found 1-bit register for signal <down_reg>.
    Found 1-bit register for signal <down_trig>.
    Found 1-bit register for signal <up_reg>.
    Found 1-bit register for signal <up_trig>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <text_lcd> synthesized.


Synthesizing Unit <top>.
    Related source file is "top.v".
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x10-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 7-bit addsub                                          : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 6-bit up counter                                      : 2
# Registers                                            : 21
 1-bit register                                        : 19
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 13-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <TXTLCD/state/FSM> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0011
 0011  | 0010
 0100  | 0110
 0101  | 0111
 0110  | 0101
 0111  | 0100
 1000  | 1100
 1001  | 1101
 1010  | 1111
 1011  | 1110
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x10-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
 7-bit addsub                                          : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 6-bit up counter                                      : 2
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 1
 13-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <counter_bcd_updown> ...

Optimizing unit <text_lcd> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <CNTBCD/down_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <TXTLCD/down_reg> 
INFO:Xst:2261 - The FF/Latch <CNTBCD/up_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <TXTLCD/up_reg> 
INFO:Xst:2261 - The FF/Latch <CNTBCD/down_trig> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <TXTLCD/down_trig> 
INFO:Xst:2261 - The FF/Latch <CNTBCD/up_trig> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <TXTLCD/up_trig> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 224
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 19
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 44
#      LUT3_D                      : 3
#      LUT3_L                      : 4
#      LUT4                        : 102
#      LUT4_D                      : 3
#      LUT4_L                      : 7
#      MUXCY                       : 9
#      MUXF5                       : 18
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 46
#      FDR                         : 35
#      FDRE                        : 8
#      FDRS                        : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      101  out of   1920     5%  
 Number of Slice Flip Flops:             46  out of   3840     1%  
 Number of 4 input LUTs:                188  out of   3840     4%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    141    14%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7     |
CLKDIV/clk_out1                    | BUFG                   | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.636ns (Maximum Frequency: 103.778MHz)
   Minimum input arrival time before clock: 5.450ns
   Maximum output required time after clock: 16.164ns
   Maximum combinational path delay: 9.703ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.517ns (frequency: 133.032MHz)
  Total number of paths / destination ports: 64 / 14
-------------------------------------------------------------------------
Delay:               7.517ns (Levels of Logic = 3)
  Source:            CLKDIV/cnt_5 (FF)
  Destination:       CLKDIV/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CLKDIV/cnt_5 to CLKDIV/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  CLKDIV/cnt_5 (CLKDIV/cnt_5)
     LUT3:I0->O            1   0.551   0.827  CLKDIV/cnt_or00001_SW0 (N16)
     LUT4:I3->O            2   0.551   1.072  CLKDIV/cnt_or00001 (CLKDIV/clk_out_cmp_eq0000)
     LUT2:I1->O            6   0.551   1.003  CLKDIV/cnt_or00002 (CLKDIV/cnt_or0000)
     FDR:R                     1.026          CLKDIV/cnt_0
    ----------------------------------------
    Total                      7.517ns (3.399ns logic, 4.118ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKDIV/clk_out1'
  Clock period: 9.636ns (frequency: 103.778MHz)
  Total number of paths / destination ports: 960 / 48
-------------------------------------------------------------------------
Delay:               9.636ns (Levels of Logic = 11)
  Source:            TXTLCD/state_FSM_FFd2 (FF)
  Destination:       TXTLCD/addr_6 (FF)
  Source Clock:      CLKDIV/clk_out1 rising
  Destination Clock: CLKDIV/clk_out1 rising

  Data Path: TXTLCD/state_FSM_FFd2 to TXTLCD/addr_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            25   0.720   2.152  TXTLCD/state_FSM_FFd2 (TXTLCD/state_FSM_FFd2)
     LUT4:I0->O            2   0.551   0.903  TXTLCD/addr_or00011 (TXTLCD/addr_or0001)
     LUT4:I3->O            1   0.551   0.000  TXTLCD/Maddsub_addr_share0000_lut<0> (TXTLCD/Maddsub_addr_share0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  TXTLCD/Maddsub_addr_share0000_cy<0> (TXTLCD/Maddsub_addr_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  TXTLCD/Maddsub_addr_share0000_cy<1> (TXTLCD/Maddsub_addr_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  TXTLCD/Maddsub_addr_share0000_cy<2> (TXTLCD/Maddsub_addr_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  TXTLCD/Maddsub_addr_share0000_cy<3> (TXTLCD/Maddsub_addr_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  TXTLCD/Maddsub_addr_share0000_cy<4> (TXTLCD/Maddsub_addr_share0000_cy<4>)
     MUXCY:CI->O           0   0.064   0.000  TXTLCD/Maddsub_addr_share0000_cy<5> (TXTLCD/Maddsub_addr_share0000_cy<5>)
     XORCY:CI->O           2   0.904   0.903  TXTLCD/Maddsub_addr_share0000_xor<6> (TXTLCD/addr_share0000<6>)
     LUT4:I3->O            1   0.551   0.827  TXTLCD/addr_mux0000<6>50 (TXTLCD/addr_mux0000<6>50)
     LUT4:I3->O            1   0.551   0.000  TXTLCD/addr_mux0000<6>138 (TXTLCD/addr_mux0000<6>)
     FDRE:D                    0.203          TXTLCD/addr_6
    ----------------------------------------
    Total                      9.636ns (4.851ns logic, 4.785ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.450ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       CLKDIV/clk_out (FF)
  Destination Clock: clk rising

  Data Path: reset to CLKDIV/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.821   1.187  reset_IBUF (reset_IBUF)
     INV:I->O             34   0.551   1.865  TXTLCD/reset_inv1_INV_0 (CLKDIV/reset_inv)
     FDRE:R                    1.026          CLKDIV/clk_out
    ----------------------------------------
    Total                      5.450ns (2.398ns logic, 3.052ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKDIV/clk_out1'
  Total number of paths / destination ports: 53 / 53
-------------------------------------------------------------------------
Offset:              5.450ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       CNTBCD/state_7 (FF)
  Destination Clock: CLKDIV/clk_out1 rising

  Data Path: reset to CNTBCD/state_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.821   1.187  reset_IBUF (reset_IBUF)
     INV:I->O             34   0.551   1.865  TXTLCD/reset_inv1_INV_0 (CLKDIV/reset_inv)
     FDR:R                     1.026          CNTBCD/up_reg
    ----------------------------------------
    Total                      5.450ns (2.398ns logic, 3.052ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKDIV/clk_out1'
  Total number of paths / destination ports: 221 / 11
-------------------------------------------------------------------------
Offset:              16.164ns (Levels of Logic = 7)
  Source:            TXTLCD/state_FSM_FFd4 (FF)
  Destination:       lcd_data<1> (PAD)
  Source Clock:      CLKDIV/clk_out1 rising

  Data Path: TXTLCD/state_FSM_FFd4 to lcd_data<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            37   0.720   2.221  TXTLCD/state_FSM_FFd4 (TXTLCD/state_FSM_FFd4)
     LUT3:I0->O            1   0.551   1.140  TXTLCD/command<1>29 (TXTLCD/command<1>29)
     LUT4:I0->O            1   0.551   0.000  TXTLCD/command<1>84_G (N75)
     MUXF5:I1->O           1   0.360   0.869  TXTLCD/command<1>84 (TXTLCD/command<1>84)
     LUT4:I2->O            1   0.551   0.827  TXTLCD/command<1>124_SW0 (N64)
     LUT4:I3->O            1   0.551   0.827  TXTLCD/command<1>124 (TXTLCD/command<1>124)
     LUT4:I3->O            1   0.551   0.801  TXTLCD/command<1>164 (lcd_data_1_OBUF)
     OBUF:I->O                 5.644          lcd_data_1_OBUF (lcd_data<1>)
    ----------------------------------------
    Total                     16.164ns (9.479ns logic, 6.685ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              10.206ns (Levels of Logic = 3)
  Source:            CLKDIV/clk_out (FF)
  Destination:       lcd_e (PAD)
  Source Clock:      clk rising

  Data Path: CLKDIV/clk_out to lcd_e
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.720   0.943  CLKDIV/clk_out (CLKDIV/clk_out1)
     LUT4:I3->O            1   0.551   0.996  TXTLCD/lcd_e_SW0 (N13)
     LUT4:I1->O            1   0.551   0.801  TXTLCD/lcd_e (lcd_e_OBUF)
     OBUF:I->O                 5.644          lcd_e_OBUF (lcd_e)
    ----------------------------------------
    Total                     10.206ns (7.466ns logic, 2.740ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 11 / 10
-------------------------------------------------------------------------
Delay:               9.703ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       lcd_data<0> (PAD)

  Data Path: reset to lcd_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.821   1.526  reset_IBUF (reset_IBUF)
     LUT4:I0->O            1   0.551   0.000  TXTLCD/command<0>981 (TXTLCD/command<0>98)
     MUXF5:I1->O           1   0.360   0.801  TXTLCD/command<0>98_f5 (lcd_data_0_OBUF)
     OBUF:I->O                 5.644          lcd_data_0_OBUF (lcd_data<0>)
    ----------------------------------------
    Total                      9.703ns (7.376ns logic, 2.327ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.22 secs
 
--> 

Total memory usage is 263140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    5 (   0 filtered)

