
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 6.52

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_wr_data_mem[0] (input port clocked by clk)
Endpoint: mask_byp[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1   13.32    0.00    0.00    3.00 ^ rf_wr_data_mem[0] (in)
                                         rf_wr_data_mem[0] (net)
                  0.00    0.00    3.00 ^ input104/A (BUF_X16)
     3   19.31    0.01    0.02    3.02 ^ input104/Z (BUF_X16)
                                         net104 (net)
                  0.01    0.00    3.02 ^ _1368_/A (MUX2_X1)
     1    1.09    0.01    0.03    3.05 ^ _1368_/Z (MUX2_X1)
                                         net648 (net)
                  0.01    0.00    3.05 ^ output648/A (BUF_X1)
     1    1.64    0.01    0.02    3.07 ^ output648/Z (BUF_X1)
                                         mask_byp[0] (net)
                  0.01    0.00    3.07 ^ mask_byp[0] (out)
                                  3.07   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  6.07   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rf_wr_addr_wb[1] (input port clocked by clk)
Endpoint: srca_byp[90] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    2.15    0.00    0.00    3.00 v rf_wr_addr_wb[1] (in)
                                         rf_wr_addr_wb[1] (net)
                  0.00    0.00    3.00 v input100/A (CLKBUF_X3)
     4   18.34    0.02    0.04    3.04 v input100/Z (CLKBUF_X3)
                                         net100 (net)
                  0.02    0.00    3.04 v _1471_/B (XNOR2_X2)
     2   13.01    0.04    0.06    3.10 ^ _1471_/ZN (XNOR2_X2)
                                         _0042_ (net)
                  0.04    0.00    3.10 ^ _1472_/A3 (AND3_X4)
    27  155.66    0.07    0.11    3.21 ^ _1472_/ZN (AND3_X4)
                                         _0043_ (net)
                  0.12    0.08    3.28 ^ wire1705/A (BUF_X8)
     2   66.02    0.01    0.04    3.32 ^ wire1705/Z (BUF_X8)
                                         net1705 (net)
                  0.08    0.06    3.39 ^ wire1704/A (BUF_X16)
     1   67.03    0.01    0.03    3.42 ^ wire1704/Z (BUF_X16)
                                         net1704 (net)
                  0.09    0.07    3.49 ^ wire1703/A (BUF_X32)
     1   75.10    0.01    0.03    3.51 ^ wire1703/Z (BUF_X32)
                                         net1703 (net)
                  0.10    0.08    3.60 ^ wire1702/A (BUF_X32)
     9   96.94    0.01    0.03    3.63 ^ wire1702/Z (BUF_X32)
                                         net1702 (net)
                  0.06    0.05    3.68 ^ _1720_/B1 (AOI21_X4)
     1   20.13    0.02    0.03    3.71 v _1720_/ZN (AOI21_X4)
                                         _0284_ (net)
                  0.03    0.01    3.72 v _1721_/A (AOI221_X2)
     1   11.30    0.07    0.11    3.83 ^ _1721_/ZN (AOI221_X2)
                                         _0285_ (net)
                  0.07    0.00    3.83 ^ wire1451/A (BUF_X4)
     1   33.69    0.02    0.04    3.87 ^ wire1451/Z (BUF_X4)
                                         net1451 (net)
                  0.02    0.01    3.88 ^ wire1450/A (BUF_X8)
     1   23.35    0.01    0.02    3.91 ^ wire1450/Z (BUF_X8)
                                         net1450 (net)
                  0.02    0.01    3.92 ^ wire1449/A (BUF_X8)
     1   34.07    0.01    0.02    3.94 ^ wire1449/Z (BUF_X8)
                                         net1449 (net)
                  0.03    0.02    3.96 ^ wire1448/A (BUF_X8)
     2   30.84    0.01    0.03    3.99 ^ wire1448/Z (BUF_X8)
                                         net1448 (net)
                  0.02    0.02    4.00 ^ _1722_/B2 (OAI21_X4)
     8   76.70    0.04    0.05    4.05 v _1722_/ZN (OAI21_X4)
                                         _0286_ (net)
                  0.05    0.03    4.08 v wire1307/A (BUF_X8)
     1   38.87    0.01    0.04    4.13 v wire1307/Z (BUF_X8)
                                         net1307 (net)
                  0.04    0.03    4.15 v wire1306/A (BUF_X16)
     1   65.35    0.01    0.04    4.19 v wire1306/Z (BUF_X16)
                                         net1306 (net)
                  0.09    0.07    4.26 v wire1305/A (BUF_X32)
     1   65.76    0.01    0.05    4.31 v wire1305/Z (BUF_X32)
                                         net1305 (net)
                  0.09    0.07    4.38 v wire1304/A (BUF_X32)
     1   72.42    0.01    0.05    4.43 v wire1304/Z (BUF_X32)
                                         net1304 (net)
                  0.10    0.08    4.51 v wire1303/A (BUF_X32)
     6   62.13    0.01    0.05    4.56 v wire1303/Z (BUF_X32)
                                         net1303 (net)
                  0.08    0.06    4.62 v _2625_/C1 (AOI221_X2)
     1    7.62    0.07    0.09    4.72 ^ _2625_/ZN (AOI221_X2)
                                         _1079_ (net)
                  0.07    0.00    4.72 ^ _2627_/B1 (AOI21_X4)
     1   44.17    0.03    0.04    4.75 v _2627_/ZN (AOI21_X4)
                                         net797 (net)
                  0.06    0.04    4.79 v wire954/A (BUF_X8)
     1   54.56    0.01    0.04    4.84 v wire954/Z (BUF_X8)
                                         net954 (net)
                  0.06    0.04    4.88 v wire953/A (BUF_X16)
     1   86.46    0.01    0.04    4.92 v wire953/Z (BUF_X16)
                                         net953 (net)
                  0.12    0.10    5.03 v wire952/A (BUF_X32)
     1   83.24    0.01    0.06    5.08 v wire952/Z (BUF_X32)
                                         net952 (net)
                  0.12    0.10    5.18 v wire951/A (BUF_X32)
     1   80.43    0.01    0.06    5.24 v wire951/Z (BUF_X32)
                                         net951 (net)
                  0.12    0.10    5.33 v wire950/A (BUF_X32)
     1   54.91    0.01    0.06    5.39 v wire950/Z (BUF_X32)
                                         net950 (net)
                  0.06    0.05    5.43 v output797/A (BUF_X1)
     1    0.39    0.01    0.04    5.48 v output797/Z (BUF_X1)
                                         srca_byp[90] (net)
                  0.01    0.00    5.48 v srca_byp[90] (out)
                                  5.48   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.48   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rf_wr_addr_wb[1] (input port clocked by clk)
Endpoint: srca_byp[90] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1    2.15    0.00    0.00    3.00 v rf_wr_addr_wb[1] (in)
                                         rf_wr_addr_wb[1] (net)
                  0.00    0.00    3.00 v input100/A (CLKBUF_X3)
     4   18.34    0.02    0.04    3.04 v input100/Z (CLKBUF_X3)
                                         net100 (net)
                  0.02    0.00    3.04 v _1471_/B (XNOR2_X2)
     2   13.01    0.04    0.06    3.10 ^ _1471_/ZN (XNOR2_X2)
                                         _0042_ (net)
                  0.04    0.00    3.10 ^ _1472_/A3 (AND3_X4)
    27  155.66    0.07    0.11    3.21 ^ _1472_/ZN (AND3_X4)
                                         _0043_ (net)
                  0.12    0.08    3.28 ^ wire1705/A (BUF_X8)
     2   66.02    0.01    0.04    3.32 ^ wire1705/Z (BUF_X8)
                                         net1705 (net)
                  0.08    0.06    3.39 ^ wire1704/A (BUF_X16)
     1   67.03    0.01    0.03    3.42 ^ wire1704/Z (BUF_X16)
                                         net1704 (net)
                  0.09    0.07    3.49 ^ wire1703/A (BUF_X32)
     1   75.10    0.01    0.03    3.51 ^ wire1703/Z (BUF_X32)
                                         net1703 (net)
                  0.10    0.08    3.60 ^ wire1702/A (BUF_X32)
     9   96.94    0.01    0.03    3.63 ^ wire1702/Z (BUF_X32)
                                         net1702 (net)
                  0.06    0.05    3.68 ^ _1720_/B1 (AOI21_X4)
     1   20.13    0.02    0.03    3.71 v _1720_/ZN (AOI21_X4)
                                         _0284_ (net)
                  0.03    0.01    3.72 v _1721_/A (AOI221_X2)
     1   11.30    0.07    0.11    3.83 ^ _1721_/ZN (AOI221_X2)
                                         _0285_ (net)
                  0.07    0.00    3.83 ^ wire1451/A (BUF_X4)
     1   33.69    0.02    0.04    3.87 ^ wire1451/Z (BUF_X4)
                                         net1451 (net)
                  0.02    0.01    3.88 ^ wire1450/A (BUF_X8)
     1   23.35    0.01    0.02    3.91 ^ wire1450/Z (BUF_X8)
                                         net1450 (net)
                  0.02    0.01    3.92 ^ wire1449/A (BUF_X8)
     1   34.07    0.01    0.02    3.94 ^ wire1449/Z (BUF_X8)
                                         net1449 (net)
                  0.03    0.02    3.96 ^ wire1448/A (BUF_X8)
     2   30.84    0.01    0.03    3.99 ^ wire1448/Z (BUF_X8)
                                         net1448 (net)
                  0.02    0.02    4.00 ^ _1722_/B2 (OAI21_X4)
     8   76.70    0.04    0.05    4.05 v _1722_/ZN (OAI21_X4)
                                         _0286_ (net)
                  0.05    0.03    4.08 v wire1307/A (BUF_X8)
     1   38.87    0.01    0.04    4.13 v wire1307/Z (BUF_X8)
                                         net1307 (net)
                  0.04    0.03    4.15 v wire1306/A (BUF_X16)
     1   65.35    0.01    0.04    4.19 v wire1306/Z (BUF_X16)
                                         net1306 (net)
                  0.09    0.07    4.26 v wire1305/A (BUF_X32)
     1   65.76    0.01    0.05    4.31 v wire1305/Z (BUF_X32)
                                         net1305 (net)
                  0.09    0.07    4.38 v wire1304/A (BUF_X32)
     1   72.42    0.01    0.05    4.43 v wire1304/Z (BUF_X32)
                                         net1304 (net)
                  0.10    0.08    4.51 v wire1303/A (BUF_X32)
     6   62.13    0.01    0.05    4.56 v wire1303/Z (BUF_X32)
                                         net1303 (net)
                  0.08    0.06    4.62 v _2625_/C1 (AOI221_X2)
     1    7.62    0.07    0.09    4.72 ^ _2625_/ZN (AOI221_X2)
                                         _1079_ (net)
                  0.07    0.00    4.72 ^ _2627_/B1 (AOI21_X4)
     1   44.17    0.03    0.04    4.75 v _2627_/ZN (AOI21_X4)
                                         net797 (net)
                  0.06    0.04    4.79 v wire954/A (BUF_X8)
     1   54.56    0.01    0.04    4.84 v wire954/Z (BUF_X8)
                                         net954 (net)
                  0.06    0.04    4.88 v wire953/A (BUF_X16)
     1   86.46    0.01    0.04    4.92 v wire953/Z (BUF_X16)
                                         net953 (net)
                  0.12    0.10    5.03 v wire952/A (BUF_X32)
     1   83.24    0.01    0.06    5.08 v wire952/Z (BUF_X32)
                                         net952 (net)
                  0.12    0.10    5.18 v wire951/A (BUF_X32)
     1   80.43    0.01    0.06    5.24 v wire951/Z (BUF_X32)
                                         net951 (net)
                  0.12    0.10    5.33 v wire950/A (BUF_X32)
     1   54.91    0.01    0.06    5.39 v wire950/Z (BUF_X32)
                                         net950 (net)
                  0.06    0.05    5.43 v output797/A (BUF_X1)
     1    0.39    0.01    0.04    5.48 v output797/Z (BUF_X1)
                                         srca_byp[90] (net)
                  0.01    0.00    5.48 v srca_byp[90] (out)
                                  5.48   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -5.48   data arrival time
-----------------------------------------------------------------------------
                                  6.52   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1542_/ZN                              63.32   70.75   -7.43 (VIOLATED)
_2686_/ZN                              63.32   66.67   -3.35 (VIOLATED)
_1563_/ZN                              11.48   12.72   -1.23 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.060161322355270386

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3030

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-7.427557468414307

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
63.32400131225586

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1173

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.4772

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
6.5228

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
119.090046

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.05e-03   7.54e-04   1.03e-03   2.84e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.05e-03   7.54e-04   1.03e-03   2.84e-03 100.0%
                          37.0%      26.5%      36.4%
