============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:00:49 am
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                   Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock RX_CLK)                launch                                    0 R 
U0_UART_RX
  U0_edge_bit_counter
    edge_count_reg[1]/CK                                100    +0       0 R 
    edge_count_reg[1]/Q       DFFRX1           12  5.3   40   +95      95 R 
    g1287__4733/B                                              +0      95   
    g1287__4733/Y             MXI2XL            1  0.5   24   +30     125 F 
    g1275__6783/A0                                             +0     125   
    g1275__6783/Y             OAI21X1           1  0.5   19   +23     148 R 
    g1271__6260/C0                                             +0     148   
    g1271__6260/Y             OAI221X1          1  0.2   31   +31     180 F 
    g1270/A                                                    +0     180   
    g1270/Y                   INVXL             1  0.5   12   +17     196 R 
    g1267__5477/B0                                             +0     196   
    g1267__5477/Y             OAI211X1          1  0.4   28   +28     225 F 
    g1266__6417/C0                                             +0     225   
    g1266__6417/Y             AOI221X1          1  0.5   34   +31     256 R 
    g1263__2346/C0                                             +0     256   
    g1263__2346/Y             OAI221X1          1  0.4   36   +38     294 F 
    g1262__2883/C0                                             +0     294   
    g1262__2883/Y             AOI221X1          2  0.8   40   +37     331 R 
    g1259__9315/B                                              +0     331   
    g1259__9315/Y             NAND2X1           4  1.5   29   +30     362 F 
    g1258/A                                                    +0     362   
    g1258/Y                   INVX1             2  0.8   12   +15     377 R 
    g1250__7098/A0N                                            +0     377   
    g1250__7098/Y             OAI2BB1X1         2  0.6   15   +29     406 R 
    g1241__2802/A                                              +0     406   
    g1241__2802/Y             NAND2XL           1  0.4   15   +17     423 F 
    g1238__1617/B0                                             +0     423   
    g1238__1617/Y             OAI31X1           1  0.3   26   +10     433 R 
    bit_count_reg[2]/D   <<<  DFFRX1                           +0     433   
    bit_count_reg[2]/CK       setup                     100   +17     450 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock RX_CLK)                capture                                2500 R 
                              uncertainty                     -10    2490 R 
----------------------------------------------------------------------------
Cost Group   : 'RX_CLK' (path_group 'RX_CLK')
Timing slack :    2040ps 
Start-point  : U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK
End-point    : U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D

