# aclk {FREQ_HZ 30303030 CLK_DOMAIN hw_svm_processing_system7_0_0_FCLK_CLK0 PHASE 0.000}
# Clock Domain: hw_svm_processing_system7_0_0_FCLK_CLK0
create_clock -name aclk -period 33.000 [get_ports aclk]
# Generated clocks
