## NOTE: Do not edit this file.
## Auto generated by Project Navigator for Verilog Post-Map Simulation
##
vlib work
## Compile Post-Map Model for Module led5
vlog  "D:/Xilinx/verilog/src/glbl.v"
vlog  led5_map.v
vlog  led5_tb.v
vsim -t 1ps +maxdelays -L simprims_ver  -lib work led5_tb_v glbl
do {led5_tb_v.udo}
view wave
add wave *
add wave /glbl/GSR
view structure
view signals
run 1000ns
## End
