/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_8z;
  wire [25:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = !(celloutsig_1_0z[12] ? celloutsig_1_3z[1] : celloutsig_1_4z[1]);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_6z = ~in_data[60];
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_5z) & celloutsig_0_11z);
  assign celloutsig_0_13z = celloutsig_0_2z | celloutsig_0_12z;
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z } >= { in_data[69:53], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } > { in_data[57:54], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_9z[12:9] > { in_data[3:2], celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[17:15] || { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[48:41] < in_data[15:8];
  assign celloutsig_1_19z = { in_data[134:128], celloutsig_1_6z, celloutsig_1_16z } < { celloutsig_1_15z[7:2], celloutsig_1_13z };
  assign celloutsig_0_1z = in_data[70:68] < in_data[42:40];
  assign celloutsig_1_18z = celloutsig_1_6z & ~(celloutsig_1_1z);
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z } % { 1'h1, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_4z = in_data[129:117] % { 1'h1, celloutsig_1_3z };
  assign celloutsig_1_15z = celloutsig_1_3z[11:3] % { 1'h1, celloutsig_1_4z[9:2] };
  assign celloutsig_0_22z = ~ { celloutsig_0_19z[3:2], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_24z = ~ { celloutsig_0_22z[7:2], celloutsig_0_11z };
  assign celloutsig_1_0z = ~ in_data[160:148];
  assign celloutsig_1_6z = celloutsig_1_3z[8] & celloutsig_1_3z[3];
  assign celloutsig_0_12z = celloutsig_0_9z[13] & celloutsig_0_10z;
  assign celloutsig_0_21z = celloutsig_0_16z[2] & celloutsig_0_18z;
  assign celloutsig_0_25z = celloutsig_0_21z & celloutsig_0_2z;
  assign celloutsig_1_1z = in_data[115] & celloutsig_1_0z[11];
  assign celloutsig_1_2z = celloutsig_1_0z[7] & celloutsig_1_0z[8];
  assign celloutsig_0_2z = ^ { in_data[44:37], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z } <<< { celloutsig_1_10z[3:2], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z } ^ { in_data[68:49], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_3z = { celloutsig_1_0z[11:2], celloutsig_1_1z, celloutsig_1_2z } ^ { celloutsig_1_0z[12:2], celloutsig_1_1z };
  assign celloutsig_1_16z = ~((celloutsig_1_9z & celloutsig_1_15z[2]) | celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z & in_data[126]) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 4'h0;
    else if (!clkin_data[64]) celloutsig_1_10z = { celloutsig_1_4z[5:4], celloutsig_1_2z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 5'h00;
    else if (!clkin_data[32]) celloutsig_0_8z = in_data[70:66];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_19z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_19z = celloutsig_0_9z[15:9];
  assign celloutsig_0_11z = ~((celloutsig_0_2z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_5z));
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
