Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Aug 18 23:30:19 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: c33/int_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: rr/scored_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.383        0.000                      0                  126        0.214        0.000                      0                  126        3.000        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
xxx/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.880        0.000                      0                   59        0.214        0.000                      0                   59        4.500        0.000                       0                    59  
xxx/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.738        0.000                      0                   31        0.287        0.000                      0                   31       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               2.383        0.000                      0                   36        0.343        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDSE                                         r  c33/i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDSE                                         r  c33/i_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDSE (Setup_fdse_C_S)       -0.773    14.252    c33/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.463ns (45.190%)  route 1.774ns (54.810%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.669     8.323    c33/clear
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.463ns (45.190%)  route 1.774ns (54.810%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.669     8.323    c33/clear
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.444    14.785    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 db_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_reset/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.330%)  route 0.177ns (55.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.474    db_reset/clk
    SLICE_X1Y13          FDRE                                         r  db_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_reset/Q1_reg/Q
                         net (fo=12, routed)          0.177     1.792    db_reset/Q1
    SLICE_X4Y14          FDRE                                         r  db_reset/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.859     1.986    db_reset/clk
    SLICE_X4Y14          FDRE                                         r  db_reset/Q2_reg/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.070     1.578    db_reset/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 db_up/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.353%)  route 0.184ns (56.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.474    db_up/clk
    SLICE_X0Y13          FDRE                                         r  db_up/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  db_up/Q1_reg/Q
                         net (fo=2, routed)           0.184     1.799    db_up/Q1
    SLICE_X1Y12          FDRE                                         r  db_up/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.862     1.989    db_up/clk
    SLICE_X1Y12          FDRE                                         r  db_up/Q2_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.070     1.560    db_up/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 db_start/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.586     1.469    db_start/clk
    SLICE_X5Y18          FDRE                                         r  db_start/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db_start/Q2_reg/Q
                         net (fo=6, routed)           0.180     1.790    db_start/Q2
    SLICE_X5Y18          FDRE                                         r  db_start/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.855     1.982    db_start/clk
    SLICE_X5Y18          FDRE                                         r  db_start/Q3_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.066     1.535    db_start/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    c33/clk
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    c33/i_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  c33/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    c33/i_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.958    c33/clk
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    c33/i_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  c33/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    c33/i_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.958    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.446    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c33/i_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    c33/i_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  c33/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    c33/i_reg[16]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[2]/Q
                         net (fo=2, routed)           0.127     1.736    c33/i_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c33/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    c33/i_reg[0]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.958    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.562     1.445    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    c33/i_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c33/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    c33/i_reg[4]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.958    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.446    c33/clk
    SLICE_X34Y48         FDRE                                         r  c33/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c33/i_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    c33/i_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  c33/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    c33/i_reg[20]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  c33/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    c33/clk
    SLICE_X34Y48         FDRE                                         r  c33/i_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    c33/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c33/int_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/int_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.446    c33/clk
    SLICE_X36Y46         FDRE                                         r  c33/int_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c33/int_clk_reg/Q
                         net (fo=2, routed)           0.185     1.772    c33/clk60
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  c33/int_clk_i_1/O
                         net (fo=1, routed)           0.000     1.817    c33/int_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c33/int_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.832     1.959    c33/clk
    SLICE_X36Y46         FDRE                                         r  c33/int_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    c33/int_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   c33/base_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   c33/base_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43   c33/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   c33/int_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   c33/i_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   c33/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   c33/i_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   c33/i_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y44   c33/i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y14    db_reset/Q2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   c33/i_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43   c33/i_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y44   c33/i_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  xxx/inst/clk_in1
  To Clock:  xxx/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xxx/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.738ns  (required time - arrival time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 1.064ns (20.488%)  route 4.129ns (79.512%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     1.637    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     2.093 f  vga/hcs_reg[8]/Q
                         net (fo=23, routed)          2.428     4.522    vga/hc[8]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.153     4.675 f  vga/hcs[5]_i_2/O
                         net (fo=3, routed)           0.708     5.382    vga/hcs[5]_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.331     5.713 r  vga/hcs[9]_i_3/O
                         net (fo=2, routed)           0.993     6.707    vga/hcs[9]_i_3_n_0
    SLICE_X0Y7           LUT5 (Prop_lut5_I0_O)        0.124     6.831 r  vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     6.831    vga/p_0_in[8]
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[8]/C
                         clock pessimism              0.119    41.637    
                         clock uncertainty           -0.098    41.540    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.029    41.569    vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.569    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                 34.738    

Slack (MET) :             34.941ns  (required time - arrival time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 1.064ns (21.312%)  route 3.929ns (78.688%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     1.637    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     2.093 f  vga/hcs_reg[8]/Q
                         net (fo=23, routed)          2.428     4.522    vga/hc[8]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.153     4.675 f  vga/hcs[5]_i_2/O
                         net (fo=3, routed)           0.708     5.382    vga/hcs[5]_i_2_n_0
    SLICE_X2Y7           LUT6 (Prop_lut6_I0_O)        0.331     5.713 r  vga/hcs[9]_i_3/O
                         net (fo=2, routed)           0.793     6.506    vga/hcs[9]_i_3_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.124     6.630 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     6.630    vga/p_0_in[9]
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism              0.119    41.637    
                         clock uncertainty           -0.098    41.540    
    SLICE_X0Y7           FDRE (Setup_fdre_C_D)        0.031    41.571    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.571    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                 34.941    

Slack (MET) :             35.038ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.024ns (22.103%)  route 3.609ns (77.897%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567     1.567    vga/clk_out1
    SLICE_X8Y9           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     2.085 f  vga/vcs_reg[2]/Q
                         net (fo=33, routed)          1.998     4.083    vga/vc[2]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.152     4.235 r  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.842     5.077    vga/vcs[7]_i_2_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I4_O)        0.354     5.431 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.769     6.200    vga/p_0_in__0[6]
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)       -0.263    41.238    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.238    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                 35.038    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.606ns (12.510%)  route 4.238ns (87.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     1.637    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.456     2.093 r  vga/vcs_reg[0]/Q
                         net (fo=36, routed)          4.238     6.331    vga/vc[0]
    SLICE_X8Y9           LUT3 (Prop_lut3_I1_O)        0.150     6.481 r  vga/vcs[2]_i_1/O
                         net (fo=1, routed)           0.000     6.481    vga/vcs[2]_i_1_n_0
    SLICE_X8Y9           FDRE                                         r  vga/vcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    41.448    vga/clk_out1
    SLICE_X8Y9           FDRE                                         r  vga/vcs_reg[2]/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.098    41.431    
    SLICE_X8Y9           FDRE (Setup_fdre_C_D)        0.092    41.523    vga/vcs_reg[2]
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.459ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.146ns (25.191%)  route 3.403ns (74.809%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567     1.567    vga/clk_out1
    SLICE_X8Y9           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.518     2.085 r  vga/vcs_reg[2]/Q
                         net (fo=33, routed)          1.998     4.083    vga/vc[2]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.152     4.235 f  vga/vcs[7]_i_2/O
                         net (fo=3, routed)           0.825     5.061    vga/vcs[7]_i_2_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.326     5.387 r  vga/vcs[9]_i_2/O
                         net (fo=1, routed)           0.580     5.967    vga/vcs[9]_i_2_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.150     6.117 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     6.117    vga/p_0_in__0[9]
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)        0.075    41.576    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.576    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 35.459    

Slack (MET) :             35.633ns  (required time - arrival time)
  Source:                 vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.054ns (25.297%)  route 3.112ns (74.703%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X5Y7           FDRE                                         r  vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     2.090 r  vga/vcs_reg[7]/Q
                         net (fo=21, routed)          1.920     4.010    vga/vc[7]
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.146     4.156 r  vga/vcs[9]_i_5/O
                         net (fo=1, routed)           0.578     4.734    vga/vcs[9]_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.328     5.062 f  vga/vcs[9]_i_3/O
                         net (fo=3, routed)           0.275     5.337    vga/vcs[9]_i_3_n_0
    SLICE_X3Y7           LUT5 (Prop_lut5_I4_O)        0.124     5.461 r  vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.340     5.801    vga/p_0_in__0[3]
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[3]/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)       -0.067    41.434    vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         41.434    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 35.633    

Slack (MET) :             35.822ns  (required time - arrival time)
  Source:                 vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.097ns (26.748%)  route 3.004ns (73.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     1.624    vga/clk_out1
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.419     2.043 r  vga/hcs_reg[3]/Q
                         net (fo=25, routed)          2.150     4.194    vga/hc[3]
    SLICE_X2Y6           LUT4 (Prop_lut4_I1_O)        0.322     4.516 r  vga/hcs[7]_i_2/O
                         net (fo=4, routed)           0.854     5.370    vga/hcs[7]_i_2_n_0
    SLICE_X1Y7           LUT5 (Prop_lut5_I3_O)        0.356     5.726 r  vga/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.726    vga/p_0_in[7]
    SLICE_X1Y7           FDRE                                         r  vga/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X1Y7           FDRE                                         r  vga/hcs_reg[7]/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X1Y7           FDRE (Setup_fdre_C_D)        0.047    41.548    vga/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         41.548    
                         arrival time                          -5.726    
  -------------------------------------------------------------------
                         slack                                 35.822    

Slack (MET) :             35.928ns  (required time - arrival time)
  Source:                 vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.054ns (26.554%)  route 2.915ns (73.446%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X5Y7           FDRE                                         r  vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.456     2.090 r  vga/vcs_reg[7]/Q
                         net (fo=21, routed)          1.920     4.010    vga/vc[7]
    SLICE_X2Y8           LUT3 (Prop_lut3_I1_O)        0.146     4.156 r  vga/vcs[9]_i_5/O
                         net (fo=1, routed)           0.578     4.734    vga/vcs[9]_i_5_n_0
    SLICE_X3Y7           LUT6 (Prop_lut6_I5_O)        0.328     5.062 f  vga/vcs[9]_i_3/O
                         net (fo=3, routed)           0.418     5.480    vga/vcs[9]_i_3_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.604 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     5.604    vga/vcs[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism              0.080    41.598    
                         clock uncertainty           -0.098    41.501    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)        0.031    41.532    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         41.532    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                 35.928    

Slack (MET) :             35.973ns  (required time - arrival time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.940ns (23.582%)  route 3.046ns (76.418%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.637     1.637    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     2.093 f  vga/hcs_reg[8]/Q
                         net (fo=23, routed)          2.428     4.522    vga/hc[8]
    SLICE_X2Y7           LUT2 (Prop_lut2_I1_O)        0.153     4.675 f  vga/hcs[5]_i_2/O
                         net (fo=3, routed)           0.618     5.292    vga/hcs[5]_i_2_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.331     5.623 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.623    vga/p_0_in[5]
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.519    41.519    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism              0.094    41.613    
                         clock uncertainty           -0.098    41.516    
    SLICE_X2Y6           FDRE (Setup_fdre_C_D)        0.081    41.597    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         41.597    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                 35.973    

Slack (MET) :             35.995ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.934ns (23.595%)  route 3.025ns (76.405%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 f  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.223     4.317    vga/vc[5]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.152     4.469 r  vga/vcs[8]_i_2/O
                         net (fo=2, routed)           0.802     5.271    vga/vcs[8]_i_2_n_0
    SLICE_X2Y8           LUT5 (Prop_lut5_I4_O)        0.326     5.597 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.597    vga/p_0_in__0[8]
    SLICE_X2Y8           FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.518    41.518    vga/clk_out1
    SLICE_X2Y8           FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism              0.094    41.612    
                         clock uncertainty           -0.098    41.515    
    SLICE_X2Y8           FDRE (Setup_fdre_C_D)        0.077    41.592    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.592    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                 35.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 vga/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     0.595    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/hcs_reg[4]/Q
                         net (fo=23, routed)          0.199     0.957    vga/hc[4]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     1.002 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     1.002    vga/p_0_in[5]
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.121     0.716    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     0.595    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/hcs_reg[4]/Q
                         net (fo=23, routed)          0.199     0.957    vga/hc[4]
    SLICE_X2Y6           LUT5 (Prop_lut5_I0_O)        0.045     1.002 r  vga/hcs[4]_i_1/O
                         net (fo=1, routed)           0.000     1.002    vga/p_0_in[4]
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[4]/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.120     0.715    vga/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.711%)  route 0.203ns (49.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     0.594    vga/clk_out1
    SLICE_X2Y8           FDRE                                         r  vga/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     0.758 r  vga/vcs_reg[8]/Q
                         net (fo=19, routed)          0.203     0.961    vga/vc[8]
    SLICE_X2Y8           LUT5 (Prop_lut5_I0_O)        0.045     1.006 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.006    vga/p_0_in__0[8]
    SLICE_X2Y8           FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     0.865    vga/clk_out1
    SLICE_X2Y8           FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.120     0.714    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.600%)  route 0.148ns (47.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     0.595    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     0.759 r  vga/vsenable_reg/Q
                         net (fo=10, routed)          0.148     0.906    vga/vsenable
    SLICE_X5Y6           FDRE                                         r  vga/vcs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.864     0.864    vga/clk_out1
    SLICE_X5Y6           FDRE                                         r  vga/vcs_reg[4]/C
                         clock pessimism             -0.234     0.630    
    SLICE_X5Y6           FDRE (Hold_fdre_C_CE)       -0.039     0.591    vga/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.231ns (54.546%)  route 0.192ns (45.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586     0.586    vga/clk_out1
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.128     0.714 r  vga/hcs_reg[1]/Q
                         net (fo=36, routed)          0.192     0.906    vga/hc[1]
    SLICE_X7Y18          LUT4 (Prop_lut4_I2_O)        0.103     1.009 r  vga/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.009    vga/p_0_in[3]
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855     0.855    vga/clk_out1
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[3]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.107     0.693    vga/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592     0.592    vga/clk_out1
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  vga/hcs_reg[6]/Q
                         net (fo=25, routed)          0.235     0.991    vga/hc[6]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045     1.036 r  vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.036    vga/hcs[6]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.862     0.862    vga/clk_out1
    SLICE_X2Y12          FDRE                                         r  vga/hcs_reg[6]/C
                         clock pessimism             -0.270     0.592    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.121     0.713    vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.227ns (54.113%)  route 0.192ns (45.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586     0.586    vga/clk_out1
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.128     0.714 r  vga/hcs_reg[1]/Q
                         net (fo=36, routed)          0.192     0.906    vga/hc[1]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.099     1.005 r  vga/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.005    vga/hcs[2]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855     0.855    vga/clk_out1
    SLICE_X7Y18          FDRE                                         r  vga/hcs_reg[2]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.092     0.678    vga/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.672%)  route 0.250ns (57.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     0.594    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  vga/hcs_reg[9]/Q
                         net (fo=22, routed)          0.250     0.984    vga/hc[9]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     1.029 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.029    vga/p_0_in[9]
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     0.865    vga/clk_out1
    SLICE_X0Y7           FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.092     0.686    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.786%)  route 0.270ns (59.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.594     0.594    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     0.735 f  vga/vcs_reg[0]/Q
                         net (fo=36, routed)          0.270     1.005    vga/vc[0]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.045     1.050 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.050    vga/vcs[0]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.865     0.865    vga/clk_out1
    SLICE_X3Y7           FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.092     0.686    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.366%)  route 0.284ns (57.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.595     0.595    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     0.759 f  vga/hcs_reg[5]/Q
                         net (fo=24, routed)          0.284     1.043    vga/hc[5]
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.088 r  vga/vsenable_i_1/O
                         net (fo=1, routed)           0.000     1.088    vga/load
    SLICE_X2Y6           FDRE                                         r  vga/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866     0.866    vga/clk_out1
    SLICE_X2Y6           FDRE                                         r  vga/vsenable_reg/C
                         clock pessimism             -0.271     0.595    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.121     0.716    vga/vsenable_reg
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.372    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    xxx/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       vga/vcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y7       vga/vcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y9       vga/vcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       vga/vcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y6       vga/vcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y6       vga/vcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y7       vga/vcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y7       vga/vcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       vga/vcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y6       vga/vcs_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y18      vga/hcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y18      vga/hcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y18      vga/hcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y18      vga/hcs_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       vga/vcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7       vga/vcs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       vga/vcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y6       vga/vcs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y12      vga/hcs_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       vga/vcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       vga/vcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7       vga/vcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y7       vga/vcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       vga/vcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y9       vga/vcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       vga/vcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y7       vga/vcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y6       vga/vcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    xxx/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 0.952ns (9.019%)  route 9.603ns (90.981%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          3.255    12.194    rr/red[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.081    14.577    rr/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -12.194    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 0.952ns (9.009%)  route 9.615ns (90.991%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          3.266    12.205    rr/red[3]_i_1_n_0
    SLICE_X0Y42          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.518    14.859    rr/clk
    SLICE_X0Y42          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 0.952ns (9.141%)  route 9.462ns (90.859%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          3.114    12.052    rr/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    14.576    rr/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 0.952ns (9.131%)  route 9.474ns (90.869%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          3.125    12.064    rr/red[3]_i_1_n_0
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 0.952ns (9.266%)  route 9.322ns (90.734%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          2.974    11.912    rr/red[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    14.590    rr/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 0.952ns (9.547%)  route 9.019ns (90.453%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          2.671    11.610    rr/red[3]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.515    14.856    rr/clk
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.202    14.655    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    14.588    rr/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 0.952ns (9.767%)  route 8.795ns (90.233%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          2.447    11.386    rr/red[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.853    rr/clk
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.202    14.652    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    14.571    rr/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  3.185    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 0.952ns (9.954%)  route 8.612ns (90.046%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          2.263    11.202    rr/red[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.512    14.853    rr/clk
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.202    14.652    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    14.585    rr/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 0.952ns (10.026%)  route 8.544ns (89.974%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          2.195    11.134    rr/red[3]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.514    14.855    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    14.587    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.459ns  (logic 0.952ns (10.065%)  route 8.507ns (89.935%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638     1.638    vga/clk_out1
    SLICE_X3Y6           FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     2.094 r  vga/vcs_reg[5]/Q
                         net (fo=23, routed)          2.052     4.146    vga/vc[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124     4.270 f  vga/RB_reg_i_13/O
                         net (fo=2, routed)           1.478     5.749    vga/RB_reg_i_13_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I0_O)        0.124     5.873 f  vga/RB_reg_i_6/O
                         net (fo=9, routed)           1.632     7.505    rr/vcs_reg[5]
    SLICE_X5Y9           LUT5 (Prop_lut5_I0_O)        0.124     7.629 f  rr/red[3]_i_3/O
                         net (fo=1, routed)           1.186     8.815    rr/red[3]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.124     8.939 r  rr/red[3]_i_1/O
                         net (fo=12, routed)          2.159    11.097    rr/red[3]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.514    14.855    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081    14.573    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  3.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 0.518ns (11.289%)  route 4.071ns (88.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.449     1.449    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.418     1.867 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          1.753     3.621    rr/vc[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I2_O)        0.100     3.721 r  rr/sp1_i_2/O
                         net (fo=2, routed)           2.317     6.038    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.612     5.133    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.133    
                         clock uncertainty            0.202     5.335    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.695    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.695    
                         arrival time                           6.038    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.518ns (11.285%)  route 4.072ns (88.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.449     1.449    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.418     1.867 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          1.753     3.621    rr/vc[1]
    SLICE_X7Y5           LUT6 (Prop_lut6_I2_O)        0.100     3.721 r  rr/sp1_i_2/O
                         net (fo=2, routed)           2.319     6.040    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.611     5.132    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.132    
                         clock uncertainty            0.202     5.334    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.694    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           6.040    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.538ns (12.061%)  route 3.922ns (87.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.449     1.449    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.418     1.867 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          1.394     3.261    rr/vc[1]
    SLICE_X10Y7          LUT4 (Prop_lut4_I1_O)        0.120     3.381 r  rr/sp2_i_3/O
                         net (fo=2, routed)           2.529     5.910    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.594     5.115    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.202     5.317    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.196     5.513    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.513    
                         arrival time                           5.910    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.209ns (8.962%)  route 2.123ns (91.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          0.937     1.665    vga/vc[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.710 r  vga/mem_ball_i_2/O
                         net (fo=2, routed)           1.187     2.897    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.876     2.004    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     2.004    
                         clock uncertainty            0.202     2.206    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.389    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.209ns (8.930%)  route 2.131ns (91.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y9           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[2]/Q
                         net (fo=33, routed)          0.977     1.705    vga/vc[2]
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.750 r  vga/sp1_i_1/O
                         net (fo=2, routed)           1.155     2.905    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.878     2.006    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.202     2.208    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.391    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.209ns (8.944%)  route 2.128ns (91.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          0.937     1.665    vga/vc[1]
    SLICE_X8Y9           LUT6 (Prop_lut6_I2_O)        0.045     1.710 r  vga/mem_ball_i_2/O
                         net (fo=2, routed)           1.191     2.901    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.873     2.001    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.001    
                         clock uncertainty            0.202     2.203    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.386    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.209ns (8.924%)  route 2.133ns (91.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y9           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[2]/Q
                         net (fo=33, routed)          0.977     1.705    vga/vc[2]
    SLICE_X7Y5           LUT5 (Prop_lut5_I4_O)        0.045     1.750 r  vga/sp1_i_1/O
                         net (fo=2, routed)           1.156     2.907    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.877     2.005    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.202     2.207    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.390    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.208ns (8.738%)  route 2.172ns (91.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          0.931     1.660    rr/vc[1]
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.044     1.704 r  rr/sp1_i_3/O
                         net (fo=2, routed)           1.241     2.945    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.878     2.006    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     2.006    
                         clock uncertainty            0.202     2.208    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.121     2.329    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.207ns (8.755%)  route 2.157ns (91.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          0.723     1.451    rr/vc[1]
    SLICE_X10Y7          LUT4 (Prop_lut4_I1_O)        0.043     1.494 r  rr/sp2_i_3/O
                         net (fo=2, routed)           1.435     2.929    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     1.994    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.202     2.196    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.117     2.313    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 0.208ns (8.738%)  route 2.172ns (91.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X8Y7           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          0.931     1.660    rr/vc[1]
    SLICE_X5Y5           LUT4 (Prop_lut4_I1_O)        0.044     1.704 r  rr/sp1_i_3/O
                         net (fo=2, routed)           1.241     2.945    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.877     2.005    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     2.005    
                         clock uncertainty            0.202     2.207    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.121     2.328    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.617    





