

================================================================
== Vivado HLS Report for 'triangular_invert'
================================================================
* Date:           Sun Jul 10 16:38:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_BIO_NICA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|  319|   61|  319|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_axpy_1_fu_109  |axpy_1  |    1|   31|    1|   31|   none  |
        |grp_scal_fu_136    |scal    |    1|   11|    1|   11|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   60|  318| 20 ~ 106 |          -|          -|      3|    no    |
        | + Loop 1.1  |    0|   76|  8 ~ 38  |          -|          -| 0 ~ 2 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    175|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     11|    1508|   2943|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    581|    -|
|Register         |        -|      -|     273|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     11|    1781|   3699|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |DLU_fdiv_32ns_32ndEe_U86  |DLU_fdiv_32ns_32ndEe  |        0|      0|  761|  994|    0|
    |DLU_fmul_32ns_32ncud_U85  |DLU_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |DLU_mux_94_32_1_1_U87     |DLU_mux_94_32_1_1     |        0|      0|    0|   50|    0|
    |DLU_mux_94_32_1_1_U88     |DLU_mux_94_32_1_1     |        0|      0|    0|   50|    0|
    |grp_axpy_1_fu_109         |axpy_1                |        0|      5|  443|  998|    0|
    |grp_scal_fu_136           |scal                  |        0|      3|  161|  530|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     11| 1508| 2943|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln70_fu_322_p2   |     +    |      0|  0|  13|           4|           4|
    |j_fu_295_p2          |     +    |      0|  0|  39|          32|           1|
    |k_fu_233_p2          |     +    |      0|  0|  10|           2|           1|
    |sub_ln66_fu_269_p2   |     -    |      0|  0|  15|           5|           5|
    |sub_ln70_fu_312_p2   |     -    |      0|  0|  39|          32|          32|
    |icmp_ln63_fu_227_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln68_fu_301_p2  |   icmp   |      0|  0|  18|          32|           2|
    |xor_ln66_fu_276_p2   |    xor   |      0|  0|  33|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 175|         141|          80|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |G_0_o                              |   27|          5|   32|        160|
    |G_0_o_ap_vld                       |   21|          4|    1|          4|
    |G_1_o                              |   21|          4|   32|        128|
    |G_1_o_ap_vld                       |   21|          4|    1|          4|
    |G_2_o                              |   21|          4|   32|        128|
    |G_2_o_ap_vld                       |   21|          4|    1|          4|
    |G_3_o                              |   21|          4|   32|        128|
    |G_3_o_ap_vld                       |   21|          4|    1|          4|
    |G_4_o                              |   27|          5|   32|        160|
    |G_4_o_ap_vld                       |   21|          4|    1|          4|
    |G_5_o                              |   21|          4|   32|        128|
    |G_5_o_ap_vld                       |   21|          4|    1|          4|
    |G_6_o                              |   21|          4|   32|        128|
    |G_6_o_ap_vld                       |   21|          4|    1|          4|
    |G_7_o                              |   21|          4|   32|        128|
    |G_7_o_ap_vld                       |   21|          4|    1|          4|
    |G_8_o                              |   27|          5|   32|        160|
    |G_8_o_ap_vld                       |   21|          4|    1|          4|
    |ap_NS_fsm                          |  125|         27|    1|         27|
    |ap_phi_mux_phi_ln65_phi_fu_79_p6   |   21|          4|   32|        128|
    |ap_phi_mux_phi_ln71_phi_fu_100_p6  |   21|          4|   32|        128|
    |j_0_in_reg_88                      |    9|          2|   32|         64|
    |k_0_reg_64                         |    9|          2|    2|          4|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  581|        114|  396|       1635|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |G_8_assign_reg_461              |  32|   0|   32|          0|
    |add_ln70_reg_542                |   4|   0|    4|          0|
    |ap_CS_fsm                       |  26|   0|   26|          0|
    |bitcast_ln66_1_reg_471          |  32|   0|   32|          0|
    |grp_axpy_1_fu_109_ap_start_reg  |   1|   0|    1|          0|
    |grp_scal_fu_136_ap_start_reg    |   1|   0|    1|          0|
    |j_0_in_reg_88                   |  32|   0|   32|          0|
    |j_reg_482                       |  32|   0|   32|          0|
    |k_0_reg_64                      |   2|   0|    2|          0|
    |k_reg_451                       |   2|   0|    2|          0|
    |sub_ln66_reg_466                |   5|   0|    5|          0|
    |sub_ln70_reg_537                |  32|   0|   32|          0|
    |tmp_reg_547                     |  32|   0|   32|          0|
    |zext_ln63_1_reg_438             |   2|   0|    5|          3|
    |zext_ln63_2_reg_443             |   2|   0|    4|          2|
    |zext_ln63_reg_433               |   2|   0|   32|         30|
    |zext_ln65_reg_456               |   2|   0|    5|          3|
    |zext_ln66_reg_476               |  32|   0|   64|         32|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 273|   0|  343|         70|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | triangular_invert | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | triangular_invert | return value |
|ap_start      |  in |    1| ap_ctrl_hs | triangular_invert | return value |
|ap_done       | out |    1| ap_ctrl_hs | triangular_invert | return value |
|ap_idle       | out |    1| ap_ctrl_hs | triangular_invert | return value |
|ap_ready      | out |    1| ap_ctrl_hs | triangular_invert | return value |
|G_0_i         |  in |   32|   ap_ovld  |        G_0        |    pointer   |
|G_0_o         | out |   32|   ap_ovld  |        G_0        |    pointer   |
|G_0_o_ap_vld  | out |    1|   ap_ovld  |        G_0        |    pointer   |
|G_1_i         |  in |   32|   ap_ovld  |        G_1        |    pointer   |
|G_1_o         | out |   32|   ap_ovld  |        G_1        |    pointer   |
|G_1_o_ap_vld  | out |    1|   ap_ovld  |        G_1        |    pointer   |
|G_2_i         |  in |   32|   ap_ovld  |        G_2        |    pointer   |
|G_2_o         | out |   32|   ap_ovld  |        G_2        |    pointer   |
|G_2_o_ap_vld  | out |    1|   ap_ovld  |        G_2        |    pointer   |
|G_3_i         |  in |   32|   ap_ovld  |        G_3        |    pointer   |
|G_3_o         | out |   32|   ap_ovld  |        G_3        |    pointer   |
|G_3_o_ap_vld  | out |    1|   ap_ovld  |        G_3        |    pointer   |
|G_4_i         |  in |   32|   ap_ovld  |        G_4        |    pointer   |
|G_4_o         | out |   32|   ap_ovld  |        G_4        |    pointer   |
|G_4_o_ap_vld  | out |    1|   ap_ovld  |        G_4        |    pointer   |
|G_5_i         |  in |   32|   ap_ovld  |        G_5        |    pointer   |
|G_5_o         | out |   32|   ap_ovld  |        G_5        |    pointer   |
|G_5_o_ap_vld  | out |    1|   ap_ovld  |        G_5        |    pointer   |
|G_6_i         |  in |   32|   ap_ovld  |        G_6        |    pointer   |
|G_6_o         | out |   32|   ap_ovld  |        G_6        |    pointer   |
|G_6_o_ap_vld  | out |    1|   ap_ovld  |        G_6        |    pointer   |
|G_7_i         |  in |   32|   ap_ovld  |        G_7        |    pointer   |
|G_7_o         | out |   32|   ap_ovld  |        G_7        |    pointer   |
|G_7_o_ap_vld  | out |    1|   ap_ovld  |        G_7        |    pointer   |
|G_8_i         |  in |   32|   ap_ovld  |        G_8        |    pointer   |
|G_8_o         | out |   32|   ap_ovld  |        G_8        |    pointer   |
|G_8_o_ap_vld  | out |    1|   ap_ovld  |        G_8        |    pointer   |
+--------------+-----+-----+------------+-------------------+--------------+

