
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 13.75

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _114198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
    65   58.65    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  180.00 ^ _114198_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                180.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _114198_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         25.79   25.79   library removal time
                                 25.79   data required time
-----------------------------------------------------------------------------
                                 25.79   data required time
                               -180.00   data arrival time
-----------------------------------------------------------------------------
                                154.21   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.51   11.24   31.22   31.22 ^ dqnr_doe$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _009768_ (net)
                 11.24    0.00   31.22 ^ _068137_/A (INVx1_ASAP7_75t_R)
     2    0.93    7.69    6.71   37.93 v _068137_/Y (INVx1_ASAP7_75t_R)
                                         dc_diff_doe (net)
                  7.69    0.00   37.93 v rle.ddstrb$_DFF_P_/D (DFFHQNx1_ASAP7_75t_R)
                                 37.93   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.50    8.50   library hold time
                                  8.50   data required time
-----------------------------------------------------------------------------
                                  8.50   data required time
                                -37.93   data arrival time
-----------------------------------------------------------------------------
                                 29.43   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _114198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
    65   74.82    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  180.00 ^ _114198_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                180.00   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ _114198_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          6.99  906.99   library recovery time
                                906.99   data required time
-----------------------------------------------------------------------------
                                906.99   data required time
                               -180.00   data arrival time
-----------------------------------------------------------------------------
                                726.99   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
    23   44.71  223.13  148.56  148.56 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _043407_ (net)
                223.13    0.00  148.56 v _063890_/A (BUFx2_ASAP7_75t_R)
     5    3.98   18.67   48.61  197.17 v _063890_/Y (BUFx2_ASAP7_75t_R)
                                         _015301_ (net)
                 18.67    0.00  197.17 v _063891_/A (INVx1_ASAP7_75t_R)
     2    1.18   12.22   10.17  207.34 ^ _063891_/Y (INVx1_ASAP7_75t_R)
                                         _015302_ (net)
                 12.22    0.00  207.34 ^ _063892_/A (BUFx2_ASAP7_75t_R)
    10    8.67   28.52   25.30  232.65 ^ _063892_/Y (BUFx2_ASAP7_75t_R)
                                         _015303_ (net)
                 28.52    0.00  232.65 ^ _063893_/A (BUFx2_ASAP7_75t_R)
    10    9.15   30.22   29.70  262.34 ^ _063893_/Y (BUFx2_ASAP7_75t_R)
                                         _015304_ (net)
                 30.22    0.00  262.34 ^ _063894_/A (BUFx2_ASAP7_75t_R)
    65  105.72  318.47  157.45  419.79 ^ _063894_/Y (BUFx2_ASAP7_75t_R)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                318.47    0.00  419.79 ^ _109874_/A (FAx1_ASAP7_75t_R)
     1    2.18   86.50  106.03  525.83 v _109874_/SN (FAx1_ASAP7_75t_R)
                                         _053321_ (net)
                 86.50    0.00  525.83 v _109875_/B (FAx1_ASAP7_75t_R)
     1    0.68   45.16   36.88  562.71 ^ _109875_/CON (FAx1_ASAP7_75t_R)
                                         _061032_ (net)
     1    0.68   30.14   16.44  579.15 v _109875_/SN (FAx1_ASAP7_75t_R)
                                         _061020_ (net)
                 30.14    0.00  579.15 v _104998_/A (INVx1_ASAP7_75t_R)
     1    2.00   19.27   15.54  594.70 ^ _104998_/Y (INVx1_ASAP7_75t_R)
                                         _053324_ (net)
                 19.27    0.00  594.70 ^ _109876_/A (FAx1_ASAP7_75t_R)
     1    0.68   22.45   34.84  629.54 v _109876_/SN (FAx1_ASAP7_75t_R)
                                         _053329_ (net)
                 22.45    0.00  629.54 v _105000_/A (INVx1_ASAP7_75t_R)
     1    1.61   15.40   12.58  642.11 ^ _105000_/Y (INVx1_ASAP7_75t_R)
                                         _053326_ (net)
                 15.40    0.00  642.11 ^ _109877_/CI (FAx1_ASAP7_75t_R)
     1    1.06   30.88   17.09  659.21 v _109877_/CON (FAx1_ASAP7_75t_R)
                                         _061033_ (net)
     1    0.91   35.73   18.15  677.36 ^ _109877_/SN (FAx1_ASAP7_75t_R)
                                         _061021_ (net)
                 35.73    0.00  677.36 ^ _113899_/B (HAxp5_ASAP7_75t_R)
     2    2.06   35.45   25.64  703.00 v _113899_/CON (HAxp5_ASAP7_75t_R)
                                         _005211_ (net)
     3    2.35   41.97   21.74  724.75 ^ _113899_/SN (HAxp5_ASAP7_75t_R)
                                         _010714_ (net)
                 41.97    0.00  724.75 ^ _094893_/A (INVx1_ASAP7_75t_R)
     4    2.94   23.75   19.15  743.90 v _094893_/Y (INVx1_ASAP7_75t_R)
                                         _038204_ (net)
                 23.75    0.00  743.90 v _094895_/A1 (AO21x1_ASAP7_75t_R)
     1    0.61    7.51   19.08  762.98 v _094895_/Y (AO21x1_ASAP7_75t_R)
                                         _038206_ (net)
                  7.51    0.00  762.98 v _094897_/A1 (AO21x1_ASAP7_75t_R)
     4    2.92   17.60   21.07  784.05 v _094897_/Y (AO21x1_ASAP7_75t_R)
                                         _038208_ (net)
                 17.60    0.00  784.05 v _094925_/A1 (AO21x1_ASAP7_75t_R)
     2    1.61   11.49   20.58  804.62 v _094925_/Y (AO21x1_ASAP7_75t_R)
                                         _038234_ (net)
                 11.49    0.00  804.62 v _094941_/A1 (AO21x1_ASAP7_75t_R)
     2    1.61   11.43   18.81  823.43 v _094941_/Y (AO21x1_ASAP7_75t_R)
                                         _038248_ (net)
                 11.43    0.00  823.43 v _094957_/A1 (AO21x1_ASAP7_75t_R)
     1    1.00    8.58   17.00  840.43 v _094957_/Y (AO21x1_ASAP7_75t_R)
                                         _038262_ (net)
                  8.58    0.00  840.43 v _094958_/A (XOR2x2_ASAP7_75t_R)
     1    1.09    9.66   27.45  867.88 ^ _094958_/Y (XOR2x2_ASAP7_75t_R)
                                         _038263_ (net)
                  9.66    0.00  867.88 ^ _094960_/A2 (AOI21x1_ASAP7_75t_R)
     1    0.62   13.80    6.64  874.51 v _094960_/Y (AOI21x1_ASAP7_75t_R)
                                         _013714_ (net)
                 13.80    0.00  874.51 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                874.51   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -11.74  888.26   library setup time
                                888.26   data required time
-----------------------------------------------------------------------------
                                888.26   data required time
                               -874.51   data arrival time
-----------------------------------------------------------------------------
                                 13.75   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _114198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        180.00  180.00 ^ input external delay
    65   74.82    0.00    0.00  180.00 ^ rst (in)
                                         rst (net)
                  0.00    0.00  180.00 ^ _114198_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                                180.00   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ _114198_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          6.99  906.99   library recovery time
                                906.99   data required time
-----------------------------------------------------------------------------
                                906.99   data required time
                               -180.00   data arrival time
-----------------------------------------------------------------------------
                                726.99   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
    23   44.71  223.13  148.56  148.56 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _043407_ (net)
                223.13    0.00  148.56 v _063890_/A (BUFx2_ASAP7_75t_R)
     5    3.98   18.67   48.61  197.17 v _063890_/Y (BUFx2_ASAP7_75t_R)
                                         _015301_ (net)
                 18.67    0.00  197.17 v _063891_/A (INVx1_ASAP7_75t_R)
     2    1.18   12.22   10.17  207.34 ^ _063891_/Y (INVx1_ASAP7_75t_R)
                                         _015302_ (net)
                 12.22    0.00  207.34 ^ _063892_/A (BUFx2_ASAP7_75t_R)
    10    8.67   28.52   25.30  232.65 ^ _063892_/Y (BUFx2_ASAP7_75t_R)
                                         _015303_ (net)
                 28.52    0.00  232.65 ^ _063893_/A (BUFx2_ASAP7_75t_R)
    10    9.15   30.22   29.70  262.34 ^ _063893_/Y (BUFx2_ASAP7_75t_R)
                                         _015304_ (net)
                 30.22    0.00  262.34 ^ _063894_/A (BUFx2_ASAP7_75t_R)
    65  105.72  318.47  157.45  419.79 ^ _063894_/Y (BUFx2_ASAP7_75t_R)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                318.47    0.00  419.79 ^ _109874_/A (FAx1_ASAP7_75t_R)
     1    2.18   86.50  106.03  525.83 v _109874_/SN (FAx1_ASAP7_75t_R)
                                         _053321_ (net)
                 86.50    0.00  525.83 v _109875_/B (FAx1_ASAP7_75t_R)
     1    0.68   45.16   36.88  562.71 ^ _109875_/CON (FAx1_ASAP7_75t_R)
                                         _061032_ (net)
     1    0.68   30.14   16.44  579.15 v _109875_/SN (FAx1_ASAP7_75t_R)
                                         _061020_ (net)
                 30.14    0.00  579.15 v _104998_/A (INVx1_ASAP7_75t_R)
     1    2.00   19.27   15.54  594.70 ^ _104998_/Y (INVx1_ASAP7_75t_R)
                                         _053324_ (net)
                 19.27    0.00  594.70 ^ _109876_/A (FAx1_ASAP7_75t_R)
     1    0.68   22.45   34.84  629.54 v _109876_/SN (FAx1_ASAP7_75t_R)
                                         _053329_ (net)
                 22.45    0.00  629.54 v _105000_/A (INVx1_ASAP7_75t_R)
     1    1.61   15.40   12.58  642.11 ^ _105000_/Y (INVx1_ASAP7_75t_R)
                                         _053326_ (net)
                 15.40    0.00  642.11 ^ _109877_/CI (FAx1_ASAP7_75t_R)
     1    1.06   30.88   17.09  659.21 v _109877_/CON (FAx1_ASAP7_75t_R)
                                         _061033_ (net)
     1    0.91   35.73   18.15  677.36 ^ _109877_/SN (FAx1_ASAP7_75t_R)
                                         _061021_ (net)
                 35.73    0.00  677.36 ^ _113899_/B (HAxp5_ASAP7_75t_R)
     2    2.06   35.45   25.64  703.00 v _113899_/CON (HAxp5_ASAP7_75t_R)
                                         _005211_ (net)
     3    2.35   41.97   21.74  724.75 ^ _113899_/SN (HAxp5_ASAP7_75t_R)
                                         _010714_ (net)
                 41.97    0.00  724.75 ^ _094893_/A (INVx1_ASAP7_75t_R)
     4    2.94   23.75   19.15  743.90 v _094893_/Y (INVx1_ASAP7_75t_R)
                                         _038204_ (net)
                 23.75    0.00  743.90 v _094895_/A1 (AO21x1_ASAP7_75t_R)
     1    0.61    7.51   19.08  762.98 v _094895_/Y (AO21x1_ASAP7_75t_R)
                                         _038206_ (net)
                  7.51    0.00  762.98 v _094897_/A1 (AO21x1_ASAP7_75t_R)
     4    2.92   17.60   21.07  784.05 v _094897_/Y (AO21x1_ASAP7_75t_R)
                                         _038208_ (net)
                 17.60    0.00  784.05 v _094925_/A1 (AO21x1_ASAP7_75t_R)
     2    1.61   11.49   20.58  804.62 v _094925_/Y (AO21x1_ASAP7_75t_R)
                                         _038234_ (net)
                 11.49    0.00  804.62 v _094941_/A1 (AO21x1_ASAP7_75t_R)
     2    1.61   11.43   18.81  823.43 v _094941_/Y (AO21x1_ASAP7_75t_R)
                                         _038248_ (net)
                 11.43    0.00  823.43 v _094957_/A1 (AO21x1_ASAP7_75t_R)
     1    1.00    8.58   17.00  840.43 v _094957_/Y (AO21x1_ASAP7_75t_R)
                                         _038262_ (net)
                  8.58    0.00  840.43 v _094958_/A (XOR2x2_ASAP7_75t_R)
     1    1.09    9.66   27.45  867.88 ^ _094958_/Y (XOR2x2_ASAP7_75t_R)
                                         _038263_ (net)
                  9.66    0.00  867.88 ^ _094960_/A2 (AOI21x1_ASAP7_75t_R)
     1    0.62   13.80    6.64  874.51 v _094960_/Y (AOI21x1_ASAP7_75t_R)
                                         _013714_ (net)
                 13.80    0.00  874.51 v fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                874.51   data arrival time

                  0.00  900.00  900.00   clock clk (rise edge)
                          0.00  900.00   clock network delay (ideal)
                          0.00  900.00   clock reconvergence pessimism
                                900.00 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                        -11.74  888.26   library setup time
                                888.26   data required time
-----------------------------------------------------------------------------
                                888.26   data required time
                               -874.51   data arrival time
-----------------------------------------------------------------------------
                                 13.75   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.42e-02   2.05e-03   6.74e-07   1.62e-02  19.4%
Combinational          3.15e-02   3.59e-02   3.48e-06   6.74e-02  80.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.57e-02   3.80e-02   4.15e-06   8.37e-02 100.0%
                          54.6%      45.4%       0.0%
