// Seed: 400764143
module module_0 (
    input wor id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output tri0 id_7,
    output tri id_8
);
  wire id_10;
  wire id_11;
  assign id_8 = id_0 ==? id_0 - 1;
endmodule
module module_1 (
    output wire id_0#(1, 1),
    input wor id_1,
    input wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    output wor id_9#(
        .id_21(1),
        .id_22({id_18} - id_11),
        .id_23(1),
        .id_24(id_21)
    ),
    output wor id_10,
    input supply0 id_11,
    output tri1 id_12,
    output supply1 id_13,
    input wand id_14,
    input tri0 id_15,
    output wand id_16,
    input uwire id_17,
    input wire id_18,
    output logic id_19
);
  assign id_5 = 1;
  assign id_0 = 1;
  assign id_9 = id_7;
  module_0(
      id_2, id_4, id_2, id_6, id_15, id_8, id_18, id_10, id_12
  );
  initial id_19 <= #1 1 * id_15;
endmodule
