============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/TD/bin/run.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     sean
   Run Date =   Thu Nov  6 13:14:15 2025

   Run on =     LAPTOP-18IJM237
============================================================
KIT-5635 WARNING: chipwatcher was created with earlier version 3.01 and user configuration cannot be read, probe may need to be added again.
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
USR-6133 CRITICAL-WARNING: Clock definition problem: primary clock rx_clk is defined on internal clock network. Please use create_generated_clock instead.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uidbuf_u0/W_FS, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uidbuf_u0/fram_end, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
KIT-5626 WARNING: ChipWatcher fails to identify the launching clock for net uidbuf_u0/r_tlast, maybe it is clock net, timing undriven or another unexpected scenario, please specify a trigger clock net manually.
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][3]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][2]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][1]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[0][0]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][3]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][2]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][1]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[1][0]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][3]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][2]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][1]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[2][0]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][6]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][5]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][4]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][3]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][2]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][1]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/i_r[3][0]_syn_8" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(13)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_x[2][0]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(143)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_x[3][0]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(143)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][10]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][9]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][8]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][7]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][6]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][5]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][4]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][3]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][2]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][1]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[1][0]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][10]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][9]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][8]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][7]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][6]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][5]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][4]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][3]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][2]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][1]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[2][0]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][10]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][9]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][8]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][7]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][6]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][5]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][4]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][3]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][2]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][1]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "face_recognition_inst/image_skin_select_inst/pixel_y[3][0]_syn_6" was created because of directive on signal in file "../../uisrc/01_rtl/image_skin_select.v(144)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "uidbuf_u0/W_FS_syn_5" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(148)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "uidbuf_u0/W_wren_ri_syn_6" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(143)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "uidbuf_u0/fram_end_syn_5" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(482)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
SYN-7511 WARNING: lut1 "uidbuf_u0/r_tlast_syn_5" was created because of directive on signal in file "../../uisrc/03_ip/uifdmadbuf/uidbuf.v(480)", this will bring bad resources and timing, it is recommended to remove direcitve, if it is on port, please use 'keep_hierarchy'
PHY-5060 CRITICAL-WARNING: Clock net candidate u_uicfg_imx415/uii2c_inst/scl_clk has mixed fanouts of 1 clock pins; 2 data/ctrl pins. Please check connection of the net in design.
PHY-5060 CRITICAL-WARNING: Clock net candidate S_hs_rx_clk_syn_5 has mixed fanouts of 37455 clock pins; 1 data/ctrl pins. Please check connection of the net in design.
RUN-6004 WARNING: There are 3 nets with only 1 pin.
PHY-5016 WARNING: PLL clkc is not driving a clock-capable IO.
PHY-5016 WARNING: PLL clkc is driving an IO without location.
PHY-5016 WARNING: PLL clkc is not driving a clock-capable IO.
PHY-5016 WARNING: PLL clkc is driving an IO without location.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
PHY-5093 CRITICAL-WARNING: The bufg "u_ddr_phy/u_ph1_logic_standard_phy/u_clk/bufg_hctrlclk" cascading phenomenon occurred in "../../uisrc/03_ip/alip/ph1a_ddr/ddr_ip.v(11260)". It may cause clock skew or waste clock resources. Please check whether the design is reasonable.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 2 buffer(s) clkin net because they drive other clock sinks without clock buffers. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
RUN-6004 WARNING: There are 3 nets with only 1 pin.

USR-6136 CRITICAL-WARNING: 'derive_pll_clocks' is obsolete. Please use 'derive_clocks' instead, which handles more types of clock deriving resources. 
Launching timing wizard will update this command automatically.
USR-6133 CRITICAL-WARNING: Clock definition problem: primary clock rx_clk is defined on internal clock network. Please use create_generated_clock instead.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/wr_addr_reg[6]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/rd_addr_reg[5]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_tx_frame_ctrl_inst/O_mac_pause_en_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_24, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/wr_addr_reg[6]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/rd_addr_reg[5]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_tx_frame_ctrl_inst/O_mac_pause_en_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[43]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[42]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[42]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/src_mac_addr_reg[44]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/udp_pkg_buf_inst/ram_inst/ramread0_syn_65, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/wr_addr_reg[5]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/rd_addr_reg[6]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_en_info_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_frame_type_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_frame_type_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_data_cnt_info_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_data_cnt_info_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_len_fifo/ram_inst/ramread0_syn_23, port: dib_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_en_reg_syn_71, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_r4_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_29, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_wfifo_en_reg_syn_71, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: csa) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_r4_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_rdata_r4_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5505 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_rx_inst/mac_receive_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from different clock domain. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is driven by SYNC clocks.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_41, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_41, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_41, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_35, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_35, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_35, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_29, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_29, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_29, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_47, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_47, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_47, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_tfifo_inst/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_tfifo_inst/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_tfifo_inst/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/empty_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/wr_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/O_icmp_ping_echo_data_valid_reg_syn_13, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/ram_inst/ramread0_syn_23, port: dia) come from ASYNC reset registers udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/O_icmp_ping_echo_data_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/ip_layer_inst/icmp_echo_data_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from ASYNC reset registers udp_stack_inst/ip_layer_inst/ip_rx_inst/icmp_pkg_ctrl_inst/O_icmp_ping_echo_data_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc3/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc3/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc3/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc3/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc3/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc3/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc3/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc3/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc2/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc2/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_36, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_48, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_42, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_280, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addra) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: addrb) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/add3_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/rdbuf_fifo/ram_inst/ramread0_syn_30, port: csa) come from ASYNC reset registers uidbuf_u0/rdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_7, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_4, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_34, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_46, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_22, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_25, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_28, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_13, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_19, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_10, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_16, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_37, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_43, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_31, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_1, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: addra) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu/IBusSimplePlugin_fetchPc_pcReg_reg[14]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: csa) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_ram/u_mcu_ram/inst_syn_40, port: wea) come from ASYNC reset registers u_ddr_phy/u_ph1_logic_standard_phy/u_mcu/u_cpu/system_cpu_dBus_cmd_halfPipe_regs_valid_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[1]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[3]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[3]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[0]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[1]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/wr_addr_reg[6]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/rd_addr_reg[5]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_cnt_info_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_24, port: dib_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_23, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_23, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_23, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_en_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_23, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_23, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_65, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/wr_addr_reg[6]_syn_5, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_65, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/rd_addr_reg[5]_syn_4, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_65, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_cnt_info_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_65, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[44]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_65, port: dia_extra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[44]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_tx_frame_info_fifo/ram_inst/ramread0_syn_65, port: dib) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_addr_info_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_29, port: addra) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/add0_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_29, port: addrb) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/add1_syn_85, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_29, port: csa) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_en_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: udp_stack_inst/mac_layer_inst/mac_tx_inst/max_send_fifo/ram_inst/ramread0_syn_29, port: dia) come from ASYNC reset registers udp_stack_inst/mac_layer_inst/mac_tx_inst/mac_wfifo_data_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_390, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_513, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_513, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_9, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_51, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_72, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_114, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_135, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_261, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_282, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_303, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_324, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_345, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_366, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_387, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_408, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_429, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_450, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_471, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_492, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_492, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_368, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_324, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_456, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_346, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_489, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_379, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_467, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/g_original_r1_reg[28]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_302, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_335, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_434, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_291, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[1]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_423, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[4]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_445, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[3]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[0]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_313, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[0]_reg[2]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[1]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_357, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[1]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_b[2]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_401, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[3]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_g[2]_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_412, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addra) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/add0_syn_86, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: addrb) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/rd_addr_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: csa) come from ASYNC reset registers uidbuf_u0/wdbuf_fifo/full_flag_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: uidbuf_u0/wdbuf_fifo/ram_inst/ramread0_syn_478, port: dia_extra) come from ASYNC reset registers face_recognition_inst/image_skin_select_inst/o_r[3]_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[87]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[38]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[38]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[59]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[59]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/template_core[0]$u_image_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_dilate_filtering_inst/template_core[2]$u_image_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/skin_color_algorithm_inst/skin_r[2]_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[1]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[47]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[79]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[55]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[2]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[71]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_30, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_93, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_156, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_177, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_198, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_219, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: addra) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/addr_long_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: auto_created_cwc1/wrapper_cwc_top/U_cwc_ram/ramread0_syn_240, port: wea) come from ASYNC reset registers auto_created_cwc1/wrapper_cwc_top/U_cwc/TRIG_ONLY_MODE$U_emb_ctrl/wt_ce_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_G/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[15]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[3]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_B/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_gamma/LUT[0]$lut_2_2_R/mux0_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_image_cut/O_tdata_reg[23]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[74]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[75]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_78, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[67]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[69]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_67, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[34]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[39]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[16]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/tlast_lock_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[18]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[48]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[49]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_45, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/matrix_cur_line_buffer_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/erode_and_reg[0]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[88]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[88]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_89, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[57]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[59]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_56, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/I_tdata_d1_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[31]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/data_d0_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[32]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_34, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/tlast_lock_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[95]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_100, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/mipi_to_raw_converter_r0/raw_data_r0_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/mipi_to_raw_converter_r0/raw_data_r0_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/tlast_lock_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[8]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/data_d1_reg[11]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[2]$line_buffer_demosaic_r1/valid_d0_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[3]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_2/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[5]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[2]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addra_reg[9]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: addrb) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: dia_extra) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_data_r_reg[19]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_awb/signal_delay_d/blk_mem_gen_awb_delay_signal_d/inst_syn_12, port: wea) come from ASYNC reset registers u_isp_top/u_awb/signal_delay_d/I_valid_r_reg_syn_3, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[27]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/data_d0_reg[29]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/blk_mem_gen_zhenghe_d1/inst_syn_23, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/zhenghe_d/addrb_reg[7]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addra_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: addrb) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/addrb_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia) come from ASYNC reset registers u_isp_top/u_bilinear_interpolation/b0_mean_reg[6]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: dia_extra) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/data_d0_reg[17]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/blk_mem_gen_demosaic_r0/inst_syn_1, port: wea) come from ASYNC reset registers u_isp_top/u_raw_matrix_3x3_buffer/two_line_buffer[1]$line_buffer_demosaic_r1/tlast_lock_d0_reg_syn_6, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[1]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csa) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: csb) come from ASYNC reset registers face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/v_cnt_reg[10]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
TMR-5506 CRITICAL-WARNING: ERAM input signals (inst: face_recognition_inst/image_erode_filtering_inst/template_core[0]$u_r_template/fifo_inst[0]$Soft_FIFO_0_inst_1/soft_fifo_3decfaec05bd_Inst/al_soft_fifo_ktZv2ExW/al_soft_fifo_BpJUKxcz/ramread0_syn_24, port: dia) come from ASYNC reset registers face_recognition_inst/image_dilate_filtering_inst/o_r_data_reg[24]_syn_2, etc. This might cause unexpected data flip inside ram block. Please check design, make sure the upstream register is not ASYNC reset.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-5089 WARNING: Skip 724 abnormal timing path for routing due to clock skew is greater than 1000ps or hold slack is less than -1000ps, use load pr.db and report_abnormal_timing_target -file to get detail message. If need to fix these hold violation, place turn on hold fix high.

PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkin net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: Detected 1 buffer(s) clkout net because they drive non-clock sinks. Run "analyze_clock -detail" for more infomation.
PHY-5088 WARNING: Clock_Analyzer: 1 clock-net(s) because they drive other clock net, may cause clock skew. Run "analyze_clock -detail" for more infomation.
PHY-5089 WARNING: Skip 724 abnormal timing path for routing due to clock skew is greater than 1000ps or hold slack is less than -1000ps, use load pr.db and report_abnormal_timing_target -file to get detail message. If need to fix these hold violation, place turn on hold fix high.
