ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB132:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** 
  30:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 2


  31:Core/Src/tim.c **** void MX_TIM1_Init(void)
  32:Core/Src/tim.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0893     		str	r3, [sp, #32]
  44 0008 0993     		str	r3, [sp, #36]
  45 000a 0A93     		str	r3, [sp, #40]
  46 000c 0B93     		str	r3, [sp, #44]
  39:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
  47              		.loc 1 39 3 is_stmt 1 view .LVU3
  48              		.loc 1 39 26 is_stmt 0 view .LVU4
  49 000e 0393     		str	r3, [sp, #12]
  50 0010 0493     		str	r3, [sp, #16]
  51 0012 0593     		str	r3, [sp, #20]
  52 0014 0693     		str	r3, [sp, #24]
  53 0016 0793     		str	r3, [sp, #28]
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  54              		.loc 1 40 3 is_stmt 1 view .LVU5
  55              		.loc 1 40 27 is_stmt 0 view .LVU6
  56 0018 0093     		str	r3, [sp]
  57 001a 0193     		str	r3, [sp, #4]
  58 001c 0293     		str	r3, [sp, #8]
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  59              		.loc 1 45 3 is_stmt 1 view .LVU7
  60              		.loc 1 45 18 is_stmt 0 view .LVU8
  61 001e 1B48     		ldr	r0, .L11
  62 0020 1B4A     		ldr	r2, .L11+4
  63 0022 0260     		str	r2, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  64              		.loc 1 46 3 is_stmt 1 view .LVU9
  65              		.loc 1 46 24 is_stmt 0 view .LVU10
  66 0024 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  67              		.loc 1 47 3 is_stmt 1 view .LVU11
  68              		.loc 1 47 26 is_stmt 0 view .LVU12
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 3


  69 0026 8360     		str	r3, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  70              		.loc 1 48 3 is_stmt 1 view .LVU13
  71              		.loc 1 48 21 is_stmt 0 view .LVU14
  72 0028 4FF6FF72 		movw	r2, #65535
  73 002c C260     		str	r2, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  74              		.loc 1 49 3 is_stmt 1 view .LVU15
  75              		.loc 1 49 28 is_stmt 0 view .LVU16
  76 002e 0361     		str	r3, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  77              		.loc 1 50 3 is_stmt 1 view .LVU17
  78              		.loc 1 50 32 is_stmt 0 view .LVU18
  79 0030 4361     		str	r3, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  80              		.loc 1 51 3 is_stmt 1 view .LVU19
  81              		.loc 1 51 32 is_stmt 0 view .LVU20
  82 0032 8361     		str	r3, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  83              		.loc 1 52 3 is_stmt 1 view .LVU21
  84              		.loc 1 52 7 is_stmt 0 view .LVU22
  85 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
  86              	.LVL0:
  87              		.loc 1 52 6 view .LVU23
  88 0038 D8B9     		cbnz	r0, .L7
  89              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  90              		.loc 1 56 3 is_stmt 1 view .LVU24
  91              		.loc 1 56 34 is_stmt 0 view .LVU25
  92 003a 4FF48053 		mov	r3, #4096
  93 003e 0893     		str	r3, [sp, #32]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  94              		.loc 1 57 3 is_stmt 1 view .LVU26
  95              		.loc 1 57 7 is_stmt 0 view .LVU27
  96 0040 08A9     		add	r1, sp, #32
  97 0042 1248     		ldr	r0, .L11
  98 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  99              	.LVL1:
 100              		.loc 1 57 6 view .LVU28
 101 0048 B0B9     		cbnz	r0, .L8
 102              	.L3:
  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 103              		.loc 1 61 3 is_stmt 1 view .LVU29
 104              		.loc 1 61 26 is_stmt 0 view .LVU30
 105 004a 0023     		movs	r3, #0
 106 004c 0393     		str	r3, [sp, #12]
  62:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 107              		.loc 1 62 3 is_stmt 1 view .LVU31
 108              		.loc 1 62 29 is_stmt 0 view .LVU32
 109 004e 0493     		str	r3, [sp, #16]
  63:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 4


 110              		.loc 1 63 3 is_stmt 1 view .LVU33
 111              		.loc 1 63 7 is_stmt 0 view .LVU34
 112 0050 03A9     		add	r1, sp, #12
 113 0052 0E48     		ldr	r0, .L11
 114 0054 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 115              	.LVL2:
 116              		.loc 1 63 6 view .LVU35
 117 0058 88B9     		cbnz	r0, .L9
 118              	.L4:
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 119              		.loc 1 67 3 is_stmt 1 view .LVU36
 120              		.loc 1 67 37 is_stmt 0 view .LVU37
 121 005a 0023     		movs	r3, #0
 122 005c 0093     		str	r3, [sp]
  68:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 123              		.loc 1 68 3 is_stmt 1 view .LVU38
 124              		.loc 1 68 38 is_stmt 0 view .LVU39
 125 005e 0193     		str	r3, [sp, #4]
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 126              		.loc 1 69 3 is_stmt 1 view .LVU40
 127              		.loc 1 69 33 is_stmt 0 view .LVU41
 128 0060 0293     		str	r3, [sp, #8]
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 129              		.loc 1 70 3 is_stmt 1 view .LVU42
 130              		.loc 1 70 7 is_stmt 0 view .LVU43
 131 0062 6946     		mov	r1, sp
 132 0064 0948     		ldr	r0, .L11
 133 0066 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 134              	.LVL3:
 135              		.loc 1 70 6 view .LVU44
 136 006a 58B9     		cbnz	r0, .L10
 137              	.L1:
  71:Core/Src/tim.c ****   {
  72:Core/Src/tim.c ****     Error_Handler();
  73:Core/Src/tim.c ****   }
  74:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c **** }
 138              		.loc 1 78 1 view .LVU45
 139 006c 0DB0     		add	sp, sp, #52
 140              	.LCFI2:
 141              		.cfi_remember_state
 142              		.cfi_def_cfa_offset 4
 143              		@ sp needed
 144 006e 5DF804FB 		ldr	pc, [sp], #4
 145              	.L7:
 146              	.LCFI3:
 147              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 148              		.loc 1 54 5 is_stmt 1 view .LVU46
 149 0072 FFF7FEFF 		bl	Error_Handler
 150              	.LVL4:
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 5


 151 0076 E0E7     		b	.L2
 152              	.L8:
  59:Core/Src/tim.c ****   }
 153              		.loc 1 59 5 view .LVU47
 154 0078 FFF7FEFF 		bl	Error_Handler
 155              	.LVL5:
 156 007c E5E7     		b	.L3
 157              	.L9:
  65:Core/Src/tim.c ****   }
 158              		.loc 1 65 5 view .LVU48
 159 007e FFF7FEFF 		bl	Error_Handler
 160              	.LVL6:
 161 0082 EAE7     		b	.L4
 162              	.L10:
  72:Core/Src/tim.c ****   }
 163              		.loc 1 72 5 view .LVU49
 164 0084 FFF7FEFF 		bl	Error_Handler
 165              	.LVL7:
 166              		.loc 1 78 1 is_stmt 0 view .LVU50
 167 0088 F0E7     		b	.L1
 168              	.L12:
 169 008a 00BF     		.align	2
 170              	.L11:
 171 008c 00000000 		.word	htim1
 172 0090 002C0140 		.word	1073818624
 173              		.cfi_endproc
 174              	.LFE132:
 176              		.section	.text.MX_TIM6_Init,"ax",%progbits
 177              		.align	1
 178              		.global	MX_TIM6_Init
 179              		.syntax unified
 180              		.thumb
 181              		.thumb_func
 183              	MX_TIM6_Init:
 184              	.LFB133:
  79:Core/Src/tim.c **** /* TIM6 init function */
  80:Core/Src/tim.c **** void MX_TIM6_Init(void)
  81:Core/Src/tim.c **** {
 185              		.loc 1 81 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 16
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 00B5     		push	{lr}
 190              	.LCFI4:
 191              		.cfi_def_cfa_offset 4
 192              		.cfi_offset 14, -4
 193 0002 85B0     		sub	sp, sp, #20
 194              	.LCFI5:
 195              		.cfi_def_cfa_offset 24
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 196              		.loc 1 87 3 view .LVU52
 197              		.loc 1 87 27 is_stmt 0 view .LVU53
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 6


 198 0004 0023     		movs	r3, #0
 199 0006 0193     		str	r3, [sp, #4]
 200 0008 0293     		str	r3, [sp, #8]
 201 000a 0393     		str	r3, [sp, #12]
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  92:Core/Src/tim.c ****   htim6.Instance = TIM6;
 202              		.loc 1 92 3 is_stmt 1 view .LVU54
 203              		.loc 1 92 18 is_stmt 0 view .LVU55
 204 000c 0E48     		ldr	r0, .L19
 205 000e 0F4A     		ldr	r2, .L19+4
 206 0010 0260     		str	r2, [r0]
  93:Core/Src/tim.c ****   htim6.Init.Prescaler = 0;
 207              		.loc 1 93 3 is_stmt 1 view .LVU56
 208              		.loc 1 93 24 is_stmt 0 view .LVU57
 209 0012 4360     		str	r3, [r0, #4]
  94:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 210              		.loc 1 94 3 is_stmt 1 view .LVU58
 211              		.loc 1 94 26 is_stmt 0 view .LVU59
 212 0014 8360     		str	r3, [r0, #8]
  95:Core/Src/tim.c ****   htim6.Init.Period = 65535;
 213              		.loc 1 95 3 is_stmt 1 view .LVU60
 214              		.loc 1 95 21 is_stmt 0 view .LVU61
 215 0016 4FF6FF72 		movw	r2, #65535
 216 001a C260     		str	r2, [r0, #12]
  96:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 217              		.loc 1 96 3 is_stmt 1 view .LVU62
 218              		.loc 1 96 32 is_stmt 0 view .LVU63
 219 001c 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 220              		.loc 1 97 3 is_stmt 1 view .LVU64
 221              		.loc 1 97 7 is_stmt 0 view .LVU65
 222 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 223              	.LVL8:
 224              		.loc 1 97 6 view .LVU66
 225 0022 50B9     		cbnz	r0, .L17
 226              	.L14:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****     Error_Handler();
 100:Core/Src/tim.c ****   }
 101:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 227              		.loc 1 101 3 is_stmt 1 view .LVU67
 228              		.loc 1 101 37 is_stmt 0 view .LVU68
 229 0024 0023     		movs	r3, #0
 230 0026 0193     		str	r3, [sp, #4]
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 231              		.loc 1 102 3 is_stmt 1 view .LVU69
 232              		.loc 1 102 33 is_stmt 0 view .LVU70
 233 0028 0393     		str	r3, [sp, #12]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 234              		.loc 1 103 3 is_stmt 1 view .LVU71
 235              		.loc 1 103 7 is_stmt 0 view .LVU72
 236 002a 01A9     		add	r1, sp, #4
 237 002c 0648     		ldr	r0, .L19
 238 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 7


 239              	.LVL9:
 240              		.loc 1 103 6 view .LVU73
 241 0032 28B9     		cbnz	r0, .L18
 242              	.L13:
 104:Core/Src/tim.c ****   {
 105:Core/Src/tim.c ****     Error_Handler();
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** }
 243              		.loc 1 111 1 view .LVU74
 244 0034 05B0     		add	sp, sp, #20
 245              	.LCFI6:
 246              		.cfi_remember_state
 247              		.cfi_def_cfa_offset 4
 248              		@ sp needed
 249 0036 5DF804FB 		ldr	pc, [sp], #4
 250              	.L17:
 251              	.LCFI7:
 252              		.cfi_restore_state
  99:Core/Src/tim.c ****   }
 253              		.loc 1 99 5 is_stmt 1 view .LVU75
 254 003a FFF7FEFF 		bl	Error_Handler
 255              	.LVL10:
 256 003e F1E7     		b	.L14
 257              	.L18:
 105:Core/Src/tim.c ****   }
 258              		.loc 1 105 5 view .LVU76
 259 0040 FFF7FEFF 		bl	Error_Handler
 260              	.LVL11:
 261              		.loc 1 111 1 is_stmt 0 view .LVU77
 262 0044 F6E7     		b	.L13
 263              	.L20:
 264 0046 00BF     		.align	2
 265              	.L19:
 266 0048 00000000 		.word	htim6
 267 004c 00100040 		.word	1073745920
 268              		.cfi_endproc
 269              	.LFE133:
 271              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 272              		.align	1
 273              		.global	HAL_TIM_Base_MspInit
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 278              	HAL_TIM_Base_MspInit:
 279              	.LVL12:
 280              	.LFB134:
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 114:Core/Src/tim.c **** {
 281              		.loc 1 114 1 is_stmt 1 view -0
 282              		.cfi_startproc
 283              		@ args = 0, pretend = 0, frame = 8
 284              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 8


 285              		.loc 1 114 1 is_stmt 0 view .LVU79
 286 0000 00B5     		push	{lr}
 287              	.LCFI8:
 288              		.cfi_def_cfa_offset 4
 289              		.cfi_offset 14, -4
 290 0002 83B0     		sub	sp, sp, #12
 291              	.LCFI9:
 292              		.cfi_def_cfa_offset 16
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 293              		.loc 1 116 3 is_stmt 1 view .LVU80
 294              		.loc 1 116 20 is_stmt 0 view .LVU81
 295 0004 0368     		ldr	r3, [r0]
 296              		.loc 1 116 5 view .LVU82
 297 0006 134A     		ldr	r2, .L27
 298 0008 9342     		cmp	r3, r2
 299 000a 05D0     		beq	.L25
 117:Core/Src/tim.c ****   {
 118:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 121:Core/Src/tim.c ****     /* TIM1 clock enable */
 122:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 300              		.loc 1 127 8 is_stmt 1 view .LVU83
 301              		.loc 1 127 10 is_stmt 0 view .LVU84
 302 000c 124A     		ldr	r2, .L27+4
 303 000e 9342     		cmp	r3, r2
 304 0010 0DD0     		beq	.L26
 305              	.LVL13:
 306              	.L21:
 128:Core/Src/tim.c ****   {
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 132:Core/Src/tim.c ****     /* TIM6 clock enable */
 133:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 136:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 137:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 141:Core/Src/tim.c ****   }
 142:Core/Src/tim.c **** }
 307              		.loc 1 142 1 view .LVU85
 308 0012 03B0     		add	sp, sp, #12
 309              	.LCFI10:
 310              		.cfi_remember_state
 311              		.cfi_def_cfa_offset 4
 312              		@ sp needed
 313 0014 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 9


 314              	.LVL14:
 315              	.L25:
 316              	.LCFI11:
 317              		.cfi_restore_state
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 318              		.loc 1 122 5 is_stmt 1 view .LVU86
 319              	.LBB2:
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 320              		.loc 1 122 5 view .LVU87
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 321              		.loc 1 122 5 view .LVU88
 322 0018 104B     		ldr	r3, .L27+8
 323 001a 1A6E     		ldr	r2, [r3, #96]
 324 001c 42F40062 		orr	r2, r2, #2048
 325 0020 1A66     		str	r2, [r3, #96]
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 326              		.loc 1 122 5 view .LVU89
 327 0022 1B6E     		ldr	r3, [r3, #96]
 328 0024 03F40063 		and	r3, r3, #2048
 329 0028 0093     		str	r3, [sp]
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 330              		.loc 1 122 5 view .LVU90
 331 002a 009B     		ldr	r3, [sp]
 332              	.LBE2:
 122:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 333              		.loc 1 122 5 view .LVU91
 334 002c F1E7     		b	.L21
 335              	.L26:
 133:Core/Src/tim.c **** 
 336              		.loc 1 133 5 view .LVU92
 337              	.LBB3:
 133:Core/Src/tim.c **** 
 338              		.loc 1 133 5 view .LVU93
 133:Core/Src/tim.c **** 
 339              		.loc 1 133 5 view .LVU94
 340 002e 0B4B     		ldr	r3, .L27+8
 341 0030 9A6D     		ldr	r2, [r3, #88]
 342 0032 42F01002 		orr	r2, r2, #16
 343 0036 9A65     		str	r2, [r3, #88]
 133:Core/Src/tim.c **** 
 344              		.loc 1 133 5 view .LVU95
 345 0038 9B6D     		ldr	r3, [r3, #88]
 346 003a 03F01003 		and	r3, r3, #16
 347 003e 0193     		str	r3, [sp, #4]
 133:Core/Src/tim.c **** 
 348              		.loc 1 133 5 view .LVU96
 349 0040 019B     		ldr	r3, [sp, #4]
 350              	.LBE3:
 133:Core/Src/tim.c **** 
 351              		.loc 1 133 5 view .LVU97
 136:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 352              		.loc 1 136 5 view .LVU98
 353 0042 0022     		movs	r2, #0
 354 0044 1146     		mov	r1, r2
 355 0046 3620     		movs	r0, #54
 356              	.LVL15:
 136:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 10


 357              		.loc 1 136 5 is_stmt 0 view .LVU99
 358 0048 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 359              	.LVL16:
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 360              		.loc 1 137 5 is_stmt 1 view .LVU100
 361 004c 3620     		movs	r0, #54
 362 004e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 363              	.LVL17:
 364              		.loc 1 142 1 is_stmt 0 view .LVU101
 365 0052 DEE7     		b	.L21
 366              	.L28:
 367              		.align	2
 368              	.L27:
 369 0054 002C0140 		.word	1073818624
 370 0058 00100040 		.word	1073745920
 371 005c 00100240 		.word	1073876992
 372              		.cfi_endproc
 373              	.LFE134:
 375              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_TIM_Base_MspDeInit
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 382              	HAL_TIM_Base_MspDeInit:
 383              	.LVL18:
 384              	.LFB135:
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 145:Core/Src/tim.c **** {
 385              		.loc 1 145 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 389              		.loc 1 145 1 is_stmt 0 view .LVU103
 390 0000 08B5     		push	{r3, lr}
 391              	.LCFI12:
 392              		.cfi_def_cfa_offset 8
 393              		.cfi_offset 3, -8
 394              		.cfi_offset 14, -4
 146:Core/Src/tim.c **** 
 147:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 395              		.loc 1 147 3 is_stmt 1 view .LVU104
 396              		.loc 1 147 20 is_stmt 0 view .LVU105
 397 0002 0368     		ldr	r3, [r0]
 398              		.loc 1 147 5 view .LVU106
 399 0004 0B4A     		ldr	r2, .L35
 400 0006 9342     		cmp	r3, r2
 401 0008 03D0     		beq	.L33
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 152:Core/Src/tim.c ****     /* Peripheral clock disable */
 153:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 155:Core/Src/tim.c **** 
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 11


 156:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 157:Core/Src/tim.c ****   }
 158:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 402              		.loc 1 158 8 is_stmt 1 view .LVU107
 403              		.loc 1 158 10 is_stmt 0 view .LVU108
 404 000a 0B4A     		ldr	r2, .L35+4
 405 000c 9342     		cmp	r3, r2
 406 000e 07D0     		beq	.L34
 407              	.LVL19:
 408              	.L29:
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 161:Core/Src/tim.c **** 
 162:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 163:Core/Src/tim.c ****     /* Peripheral clock disable */
 164:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 165:Core/Src/tim.c **** 
 166:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 167:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c **** }
 409              		.loc 1 172 1 view .LVU109
 410 0010 08BD     		pop	{r3, pc}
 411              	.LVL20:
 412              	.L33:
 153:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 413              		.loc 1 153 5 is_stmt 1 view .LVU110
 414 0012 02F56442 		add	r2, r2, #58368
 415 0016 136E     		ldr	r3, [r2, #96]
 416 0018 23F40063 		bic	r3, r3, #2048
 417 001c 1366     		str	r3, [r2, #96]
 418 001e F7E7     		b	.L29
 419              	.L34:
 164:Core/Src/tim.c **** 
 420              		.loc 1 164 5 view .LVU111
 421 0020 02F50032 		add	r2, r2, #131072
 422 0024 936D     		ldr	r3, [r2, #88]
 423 0026 23F01003 		bic	r3, r3, #16
 424 002a 9365     		str	r3, [r2, #88]
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 425              		.loc 1 167 5 view .LVU112
 426 002c 3620     		movs	r0, #54
 427              	.LVL21:
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 428              		.loc 1 167 5 is_stmt 0 view .LVU113
 429 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 430              	.LVL22:
 431              		.loc 1 172 1 view .LVU114
 432 0032 EDE7     		b	.L29
 433              	.L36:
 434              		.align	2
 435              	.L35:
 436 0034 002C0140 		.word	1073818624
 437 0038 00100040 		.word	1073745920
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 12


 438              		.cfi_endproc
 439              	.LFE135:
 441              		.global	htim6
 442              		.section	.bss.htim6,"aw",%nobits
 443              		.align	2
 446              	htim6:
 447 0000 00000000 		.space	76
 447      00000000 
 447      00000000 
 447      00000000 
 447      00000000 
 448              		.global	htim1
 449              		.section	.bss.htim1,"aw",%nobits
 450              		.align	2
 453              	htim1:
 454 0000 00000000 		.space	76
 454      00000000 
 454      00000000 
 454      00000000 
 454      00000000 
 455              		.text
 456              	.Letext0:
 457              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 458              		.file 3 "/usr/local/include/_types/_uint32_t.h"
 459              		.file 4 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 460              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 461              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 462              		.file 7 "Core/Inc/tim.h"
 463              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 464              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 465              		.file 10 "Core/Inc/main.h"
ARM GAS  /var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:21     .text.MX_TIM1_Init:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:171    .text.MX_TIM1_Init:0000008c $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:453    .bss.htim1:00000000 htim1
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:177    .text.MX_TIM6_Init:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:183    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:266    .text.MX_TIM6_Init:00000048 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:446    .bss.htim6:00000000 htim6
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:272    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:278    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:369    .text.HAL_TIM_Base_MspInit:00000054 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:376    .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:382    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:436    .text.HAL_TIM_Base_MspDeInit:00000034 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:443    .bss.htim6:00000000 $d
/var/folders/21/t9g5rlb91ys800n5npymflf80000gn/T//ccdNf3Ol.s:450    .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
