Source Block: hdl/library/util_axis_fifo/util_axis_fifo.v@56:213@HdlStmIf
parameter C_DATA_WIDTH = 64;
parameter C_CLKS_ASYNC = 1;
parameter C_ADDRESS_WIDTH = 4;
parameter C_S_AXIS_REGISTERED = 1;

generate if (C_ADDRESS_WIDTH == 0) begin

reg [C_DATA_WIDTH-1:0] cdc_sync_fifo_ram;
reg s_axis_waddr = 1'b0;
reg m_axis_raddr = 1'b0;

wire m_axis_waddr;
wire s_axis_raddr;

sync_bits #(
	.NUM_BITS(1),
	.CLK_ASYNC(C_CLKS_ASYNC)
) i_waddr_sync (
	.out_clk(m_axis_aclk),
	.out_resetn(m_axis_aresetn),
	.in(s_axis_waddr),
	.out(m_axis_waddr)
);

sync_bits #(
	.NUM_BITS(1),
	.CLK_ASYNC(C_CLKS_ASYNC)
) i_raddr_sync (
	.out_clk(s_axis_aclk),
	.out_resetn(s_axis_aresetn),
	.in(m_axis_raddr),
	.out(s_axis_raddr)
);

assign m_axis_valid = m_axis_raddr != m_axis_waddr;
assign m_axis_level = m_axis_valid;
assign s_axis_ready = s_axis_raddr == s_axis_waddr;
assign s_axis_empty = s_axis_ready;
assign s_axis_room = s_axis_ready;

always @(posedge s_axis_aclk) begin
	if (s_axis_ready)
		cdc_sync_fifo_ram <= s_axis_data;
end

always @(posedge s_axis_aclk) begin
	if (s_axis_aresetn == 1'b0) begin
		s_axis_waddr <= 1'b0;
	end else begin
		if (s_axis_ready & s_axis_valid) begin
			s_axis_waddr <= s_axis_waddr + 1'b1;
		end
	end
end

always @(posedge m_axis_aclk) begin
	if (m_axis_aresetn == 1'b0) begin
		m_axis_raddr <= 1'b0;
	end else begin
		if (m_axis_valid & m_axis_ready)
			m_axis_raddr <= m_axis_raddr + 1'b1;
	end
end

assign m_axis_data = cdc_sync_fifo_ram;

end else begin

reg [C_DATA_WIDTH-1:0] ram[0:2**C_ADDRESS_WIDTH-1];

wire [C_ADDRESS_WIDTH-1:0] s_axis_waddr;
wire [C_ADDRESS_WIDTH-1:0] m_axis_raddr;
wire _m_axis_ready;
wire _m_axis_valid;

if (C_CLKS_ASYNC == 1) begin

fifo_address_gray_pipelined #(
	.C_ADDRESS_WIDTH(C_ADDRESS_WIDTH)
) i_address_gray (
	.m_axis_aclk(m_axis_aclk),
	.m_axis_aresetn(m_axis_aresetn),
	.m_axis_ready(_m_axis_ready),
	.m_axis_valid(_m_axis_valid),
	.m_axis_raddr(m_axis_raddr),
	.m_axis_level(m_axis_level),

	.s_axis_aclk(s_axis_aclk),
	.s_axis_aresetn(s_axis_aresetn),
	.s_axis_ready(s_axis_ready),
	.s_axis_valid(s_axis_valid),
	.s_axis_empty(s_axis_empty),
	.s_axis_waddr(s_axis_waddr),
	.s_axis_room(s_axis_room)
);

end else begin

fifo_address_sync #(
	.C_ADDRESS_WIDTH(C_ADDRESS_WIDTH)
) i_address_sync (
	.clk(m_axis_aclk),
	.resetn(m_axis_aresetn),
	.m_axis_ready(_m_axis_ready),
	.m_axis_valid(_m_axis_valid),
	.m_axis_raddr(m_axis_raddr),
	.m_axis_level(m_axis_level),

	.s_axis_ready(s_axis_ready),
	.s_axis_valid(s_axis_valid),
	.s_axis_empty(s_axis_empty),
	.s_axis_waddr(s_axis_waddr),
	.s_axis_room(s_axis_room)
);

end

always @(posedge s_axis_aclk) begin
	if (s_axis_ready)
		ram[s_axis_waddr] <= s_axis_data;
end

if (C_S_AXIS_REGISTERED == 1) begin

reg [C_DATA_WIDTH-1:0] data;
reg valid;

always @(posedge m_axis_aclk) begin
	if (m_axis_aresetn == 1'b0) begin
		valid <= 1'b0;
	end else begin
		if (_m_axis_valid)
			valid <= 1'b1;
		else if (m_axis_ready)
			valid <= 1'b0;
	end
end

always @(posedge m_axis_aclk) begin
	if (~valid || m_axis_ready)
		data <= ram[m_axis_raddr];
end

assign _m_axis_ready = ~valid || m_axis_ready;
assign m_axis_data = data;
assign m_axis_valid = valid;

end else begin

assign _m_axis_ready = m_axis_ready;
assign m_axis_valid = _m_axis_valid;
assign m_axis_data = ram[m_axis_raddr];

end

end endgenerate

endmodule

Diff Content:
- 61 generate if (C_ADDRESS_WIDTH == 0) begin
- 63 reg [C_DATA_WIDTH-1:0] cdc_sync_fifo_ram;
- 71 	.NUM_BITS(1),
- 72 	.CLK_ASYNC(C_CLKS_ASYNC)
- 81 	.NUM_BITS(1),
- 82 	.CLK_ASYNC(C_CLKS_ASYNC)
- 124 reg [C_DATA_WIDTH-1:0] ram[0:2**C_ADDRESS_WIDTH-1];
- 126 wire [C_ADDRESS_WIDTH-1:0] s_axis_waddr;
- 127 wire [C_ADDRESS_WIDTH-1:0] m_axis_raddr;
- 131 if (C_CLKS_ASYNC == 1) begin
- 134 	.C_ADDRESS_WIDTH(C_ADDRESS_WIDTH)
- 155 	.C_ADDRESS_WIDTH(C_ADDRESS_WIDTH)
- 178 if (C_S_AXIS_REGISTERED == 1) begin
- 180 reg [C_DATA_WIDTH-1:0] data;
+ 61 generate if (ADDRESS_WIDTH == 0) begin
+ 63 reg [DATA_WIDTH-1:0] cdc_sync_fifo_ram;
+ 72 	.NUM_OF_BITS(1),
+ 72 	.ASYNC_CLK(ASYNC_CLK)
+ 82 	.NUM_OF_BITS(1),
+ 82 	.ASYNC_CLK(ASYNC_CLK)
+ 124 reg [DATA_WIDTH-1:0] ram[0:2**ADDRESS_WIDTH-1];
+ 127 wire [ADDRESS_WIDTH-1:0] s_axis_waddr;
+ 127 wire [ADDRESS_WIDTH-1:0] m_axis_raddr;
+ 131 if (ASYNC_CLK == 1) begin
+ 134 	.ADDRESS_WIDTH(ADDRESS_WIDTH)
+ 155 	.ADDRESS_WIDTH(ADDRESS_WIDTH)
+ 178 if (S_AXIS_REGISTERED == 1) begin
+ 180 reg [DATA_WIDTH-1:0] data;

Clone Blocks:
