

================================================================
== Vivado HLS Report for 'loop_functions'
================================================================
* Date:           Fri Apr 26 14:59:38 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_loop_functions
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|      6.66|        3.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   64|    2|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+---------+
        |                    |          |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module  | min | max | min | max |   Type  |
        +--------------------+----------+-----+-----+-----+-----+---------+
        |grp_sub_func_fu_34  |sub_func  |    1|   63|    1|   63|   none  |
        |grp_sub_func_fu_44  |sub_func  |    1|   63|    1|   63|   none  |
        +--------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      62|    170|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|       4|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      66|    193|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+----+----+
    |      Instance      |  Module  | BRAM_18K| DSP48E| FF | LUT|
    +--------------------+----------+---------+-------+----+----+
    |grp_sub_func_fu_34  |sub_func  |        0|      0|  31|  85|
    |grp_sub_func_fu_44  |sub_func  |        0|      0|  31|  85|
    +--------------------+----------+---------+-------+----+----+
    |Total               |          |        0|      0|  62| 170|
    +--------------------+----------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   8|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  2|   0|    2|          0|
    |ap_reg_grp_sub_func_fu_34_ap_start  |  1|   0|    1|          0|
    |ap_reg_grp_sub_func_fu_44_ap_start  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | loop_functions | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | loop_functions | return value |
|ap_start    |  in |    1| ap_ctrl_hs | loop_functions | return value |
|ap_done     | out |    1| ap_ctrl_hs | loop_functions | return value |
|ap_idle     | out |    1| ap_ctrl_hs | loop_functions | return value |
|ap_ready    | out |    1| ap_ctrl_hs | loop_functions | return value |
|A_address0  | out |    5|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_q0        |  in |    8|  ap_memory |        A       |     array    |
|B_address0  | out |    5|  ap_memory |        B       |     array    |
|B_ce0       | out |    1|  ap_memory |        B       |     array    |
|B_q0        |  in |    8|  ap_memory |        B       |     array    |
|X_address0  | out |    5|  ap_memory |        X       |     array    |
|X_ce0       | out |    1|  ap_memory |        X       |     array    |
|X_we0       | out |    1|  ap_memory |        X       |     array    |
|X_d0        | out |   13|  ap_memory |        X       |     array    |
|Y_address0  | out |    5|  ap_memory |        Y       |     array    |
|Y_ce0       | out |    1|  ap_memory |        Y       |     array    |
|Y_we0       | out |    1|  ap_memory |        Y       |     array    |
|Y_d0        | out |   13|  ap_memory |        Y       |     array    |
|xlimit      |  in |    5|   ap_none  |     xlimit     |    scalar    |
|ylimit      |  in |    5|   ap_none  |     ylimit     |    scalar    |
+------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ylimit_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %ylimit) nounwind"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%xlimit_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %xlimit) nounwind"
ST_1 : Operation 5 [2/2] (1.76ns)   --->   "call fastcc void @sub_func([32 x i8]* %A, [32 x i13]* %X, i5 zeroext %xlimit_read) nounwind" [loop_functions.c:110]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (1.76ns)   --->   "call fastcc void @sub_func([32 x i8]* %B, [32 x i13]* %Y, i5 zeroext %ylimit_read) nounwind" [loop_functions.c:111]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %A) nounwind, !map !13"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i8]* %B) nounwind, !map !19"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i13]* %X) nounwind, !map !23"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x i13]* %Y) nounwind, !map !27"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %xlimit) nounwind, !map !31"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5 %ylimit) nounwind, !map !37"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_functions_str) nounwind"
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @sub_func([32 x i8]* %A, [32 x i13]* %X, i5 zeroext %xlimit_read) nounwind" [loop_functions.c:110]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @sub_func([32 x i8]* %B, [32 x i13]* %Y, i5 zeroext %ylimit_read) nounwind" [loop_functions.c:111]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [loop_functions.c:112]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xlimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ylimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ylimit_read (read         ) [ 001]
xlimit_read (read         ) [ 001]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (specbitsmap  ) [ 000]
StgValue_10 (specbitsmap  ) [ 000]
StgValue_11 (specbitsmap  ) [ 000]
StgValue_12 (specbitsmap  ) [ 000]
StgValue_13 (spectopmodule) [ 000]
StgValue_14 (call         ) [ 000]
StgValue_15 (call         ) [ 000]
StgValue_16 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="X">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xlimit">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xlimit"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ylimit">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ylimit"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_func"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_functions_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="ylimit_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="5" slack="0"/>
<pin id="24" dir="0" index="1" bw="5" slack="0"/>
<pin id="25" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ylimit_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="xlimit_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="5" slack="0"/>
<pin id="30" dir="0" index="1" bw="5" slack="0"/>
<pin id="31" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xlimit_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_sub_func_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="13" slack="0"/>
<pin id="38" dir="0" index="3" bw="5" slack="0"/>
<pin id="39" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_sub_func_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="0" index="2" bw="13" slack="0"/>
<pin id="48" dir="0" index="3" bw="5" slack="0"/>
<pin id="49" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_6/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="ylimit_read_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="1"/>
<pin id="56" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ylimit_read "/>
</bind>
</comp>

<comp id="59" class="1005" name="xlimit_read_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="1"/>
<pin id="61" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xlimit_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="10" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="12" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="43"><net_src comp="28" pin="2"/><net_sink comp="34" pin=3"/></net>

<net id="50"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="52"><net_src comp="6" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="53"><net_src comp="22" pin="2"/><net_sink comp="44" pin=3"/></net>

<net id="57"><net_src comp="22" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="44" pin=3"/></net>

<net id="62"><net_src comp="28" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="34" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X | {1 2 }
	Port: Y | {1 2 }
 - Input state : 
	Port: loop_functions : A | {1 2 }
	Port: loop_functions : B | {1 2 }
	Port: loop_functions : xlimit | {1 }
	Port: loop_functions : ylimit | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   |   grp_sub_func_fu_34   |  3.538  |   110   |    64   |
|          |   grp_sub_func_fu_44   |  3.538  |   110   |    64   |
|----------|------------------------|---------|---------|---------|
|   read   | ylimit_read_read_fu_22 |    0    |    0    |    0    |
|          | xlimit_read_read_fu_28 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |  7.076  |   220   |   128   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|xlimit_read_reg_59|    5   |
|ylimit_read_reg_54|    5   |
+------------------+--------+
|       Total      |   10   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_sub_func_fu_34 |  p3  |   2  |   5  |   10   ||    9    |
| grp_sub_func_fu_44 |  p3  |   2  |   5  |   10   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   20   ||  3.538  ||    18   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |   220  |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   230  |   146  |
+-----------+--------+--------+--------+
