// Seed: 1142399731
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    output wire id_4,
    input tri id_5,
    input supply1 id_6,
    input wor module_0,
    output tri1 id_8,
    output uwire id_9,
    input tri id_10,
    output wand id_11,
    output uwire id_12
);
  assign id_12 = -1;
  assign id_4 = 1;
  assign module_1.id_11 = 0;
  wire id_14;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input wand id_11,
    output tri0 id_12,
    input supply0 id_13,
    input wand id_14
    , id_19,
    input wor id_15,
    output wor id_16,
    input tri id_17
);
  logic id_20;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_6,
      id_4,
      id_1,
      id_6,
      id_6,
      id_9,
      id_16,
      id_16,
      id_6,
      id_0,
      id_3
  );
  if (1) logic id_21 = "";
  assign id_3 = id_10;
endmodule
