{"Jai-Ming Lin": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018], ["Macro-aware row-style power delivery network design for better routability", ["Jai-Ming Lin", "Jhih-Sheng Syu", "I-Ru Chen"], "https://doi.org/10.1145/3240765.3240824", "iccad", 2018]], "Tai-Ting Chen": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018]], "Yen-Fu Chang": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018]], "Wei-Yi Chang": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018]], "Ya-Ting Shyu": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018]], "Yeong-Jar Chang": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018]], "Juin-Ming Lu": [["A fast thermal-aware fixed-outline floorplanning methodology based on analytical models", ["Jai-Ming Lin", "Tai-Ting Chen", "Yen-Fu Chang", "Wei-Yi Chang", "Ya-Ting Shyu", "Yeong-Jar Chang", "Juin-Ming Lu"], "https://doi.org/10.1145/3240765.3240769", "iccad", 2018]], "Wenxing Zhu": [["Analytical solution of Poisson's equation and its application to VLSI global placement", ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240779", "iccad", 2018], ["Novel proximal group ADMM for placement considering fogging and proximity effects", ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240832", "iccad", 2018], ["Mixed-cell-height legalization considering technology and region constraints", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", "iccad", 2018], ["Mixed-cell-height placement with complex minimum-implant-area constraints", ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240828", "iccad", 2018]], "Zhipeng Huang": [["Analytical solution of Poisson's equation and its application to VLSI global placement", ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240779", "iccad", 2018]], "Jianli Chen": [["Analytical solution of Poisson's equation and its application to VLSI global placement", ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240779", "iccad", 2018], ["Novel proximal group ADMM for placement considering fogging and proximity effects", ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240832", "iccad", 2018], ["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018], ["Mixed-cell-height legalization considering technology and region constraints", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", "iccad", 2018], ["Mixed-cell-height placement with complex minimum-implant-area constraints", ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240828", "iccad", 2018]], "Yao-Wen Chang": [["Analytical solution of Poisson's equation and its application to VLSI global placement", ["Wenxing Zhu", "Zhipeng Huang", "Jianli Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240779", "iccad", 2018], ["Novel proximal group ADMM for placement considering fogging and proximity effects", ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240832", "iccad", 2018], ["Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems", ["Shih-Chun Chen", "Richard Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240847", "iccad", 2018], ["Mixed-cell-height placement considering drain-to-drain abutment", ["Yu-Wei Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240827", "iccad", 2018], ["Mixed-cell-height legalization considering technology and region constraints", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", "iccad", 2018], ["Mixed-cell-height placement with complex minimum-implant-area constraints", ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240828", "iccad", 2018], ["A multithreaded initial detailed routing algorithm considering global routing guides", ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240777", "iccad", 2018]], "Li Yang": [["Novel proximal group ADMM for placement considering fogging and proximity effects", ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240832", "iccad", 2018]], "Zheng Peng": [["Novel proximal group ADMM for placement considering fogging and proximity effects", ["Jianli Chen", "Li Yang", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240832", "iccad", 2018]], "Shih-Chun Chen": [["Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems", ["Shih-Chun Chen", "Richard Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240847", "iccad", 2018]], "Richard Sun": [["Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems", ["Shih-Chun Chen", "Richard Sun", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240847", "iccad", 2018]], "Samah Mohamed Saeed": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018]], "Xiaotong Cui": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018]], "Alwin Zulehner": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018]], "Robert Wille": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018], ["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018], ["Computer-aided design for quantum computation", ["Robert Wille", "Austin G. Fowler", "Yehuda Naveh"], "https://doi.org/10.1145/3240765.3267469", "iccad", 2018]], "Rolf Drechsler": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018], ["PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3240765.3240837", "iccad", 2018]], "Kaijie Wu": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018]], "Ramesh Karri": [["IC/IP piracy assessment of reversible logic", ["Samah Mohamed Saeed", "Xiaotong Cui", "Alwin Zulehner", "Robert Wille", "Rolf Drechsler", "Kaijie Wu", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240817", "iccad", 2018], ["Shadow attacks on MEDA biochips", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", "iccad", 2018]], "Abhishek Chakraborty": [["TimingSAT: timing profile embedded SAT attack", ["Abhishek Chakraborty", "Yuntao Liu", "Ankur Srivastava"], "https://doi.org/10.1145/3240765.3240857", "iccad", 2018]], "Yuntao Liu": [["TimingSAT: timing profile embedded SAT attack", ["Abhishek Chakraborty", "Yuntao Liu", "Ankur Srivastava"], "https://doi.org/10.1145/3240765.3240857", "iccad", 2018]], "Ankur Srivastava": [["TimingSAT: timing profile embedded SAT attack", ["Abhishek Chakraborty", "Yuntao Liu", "Ankur Srivastava"], "https://doi.org/10.1145/3240765.3240857", "iccad", 2018]], "Nithyashankari Gummidipoondi Jayasankaran": [["Towards provably-secure analog and mixed-signal locking against overproduction", ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/3240765.3240858", "iccad", 2018]], "Adriana C. Sanabria-Borbon": [["Towards provably-secure analog and mixed-signal locking against overproduction", ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/3240765.3240858", "iccad", 2018]], "Edgar Sanchez-Sinencio": [["Towards provably-secure analog and mixed-signal locking against overproduction", ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/3240765.3240858", "iccad", 2018]], "Jiang Hu": [["Towards provably-secure analog and mixed-signal locking against overproduction", ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/3240765.3240858", "iccad", 2018]], "Jeyavijayan Rajendran": [["Towards provably-secure analog and mixed-signal locking against overproduction", ["Nithyashankari Gummidipoondi Jayasankaran", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/3240765.3240858", "iccad", 2018]], "Satwik Patnaik": [["Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs", ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"], "https://doi.org/10.1145/3240765.3240784", "iccad", 2018]], "Mohammed Ashraf": [["Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs", ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"], "https://doi.org/10.1145/3240765.3240784", "iccad", 2018], ["Customized locking of IP blocks on a multi-million-gate SoC", ["Abhrajit Sengupta", "Mohammed Thari Nabeel", "Mohammed Ashraf", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3240765.3243467", "iccad", 2018]], "Ozgur Sinanoglu": [["Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs", ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"], "https://doi.org/10.1145/3240765.3240784", "iccad", 2018], ["Customized locking of IP blocks on a multi-million-gate SoC", ["Abhrajit Sengupta", "Mohammed Thari Nabeel", "Mohammed Ashraf", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3240765.3243467", "iccad", 2018]], "Johann Knechtel": [["Best of both worlds: integration of split manufacturing and camouflaging into a security-driven CAD flow for 3D ICs", ["Satwik Patnaik", "Mohammed Ashraf", "Ozgur Sinanoglu", "Johann Knechtel"], "https://doi.org/10.1145/3240765.3240784", "iccad", 2018]], "Sebastian Vogel": [["Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base", ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "https://doi.org/10.1145/3240765.3240803", "iccad", 2018]], "Mengyu Liang": [["Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base", ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "https://doi.org/10.1145/3240765.3240803", "iccad", 2018]], "Andre Guntoro": [["Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base", ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "https://doi.org/10.1145/3240765.3240803", "iccad", 2018]], "Walter Stechele": [["Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base", ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "https://doi.org/10.1145/3240765.3240803", "iccad", 2018]], "Gerd Ascheid": [["Efficient hardware acceleration of CNNs using logarithmic data representation with arbitrary log-base", ["Sebastian Vogel", "Mengyu Liang", "Andre Guntoro", "Walter Stechele", "Gerd Ascheid"], "https://doi.org/10.1145/3240765.3240803", "iccad", 2018]], "Jaehyeong Sim": [["NID: processing binary convolutional neural network in commodity DRAM", ["Jaehyeong Sim", "Hoseok Seol", "Lee-Sup Kim"], "https://doi.org/10.1145/3240765.3240831", "iccad", 2018]], "Hoseok Seol": [["NID: processing binary convolutional neural network in commodity DRAM", ["Jaehyeong Sim", "Hoseok Seol", "Lee-Sup Kim"], "https://doi.org/10.1145/3240765.3240831", "iccad", 2018]], "Lee-Sup Kim": [["NID: processing binary convolutional neural network in commodity DRAM", ["Jaehyeong Sim", "Hoseok Seol", "Lee-Sup Kim"], "https://doi.org/10.1145/3240765.3240831", "iccad", 2018]], "Zhenghao Peng": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018]], "Xuyang Chen": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018]], "Chengwen Xu": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018], ["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "Naifeng Jing": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018], ["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "Xiaoyao Liang": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018], ["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "Cewu Lu": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018]], "Li Jiang": [["AXNet: approximate computing using an end-to-end trainable neural network", ["Zhenghao Peng", "Xuyang Chen", "Chengwen Xu", "Naifeng Jing", "Xiaoyao Liang", "Cewu Lu", "Li Jiang"], "https://doi.org/10.1145/3240765.3240783", "iccad", 2018], ["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "Valentino Peluso": [["Scalable-effort ConvNets for multilevel classification", ["Valentino Peluso", "Andrea Calimera"], "https://doi.org/10.1145/3240765.3240845", "iccad", 2018]], "Andrea Calimera": [["Scalable-effort ConvNets for multilevel classification", ["Valentino Peluso", "Andrea Calimera"], "https://doi.org/10.1145/3240765.3240845", "iccad", 2018]], "Shubham Rai": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Srivatsa Srinivasa": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Patsy Cadareanu": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Xunzhao Yin": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Xiaobo Sharon Hu": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Pierre-Emmanuel Gaillardon": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Vijaykrishnan Narayanan": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Akash Kumar": [["Emerging reconfigurable nanotechnologies: can they support future electronics?", ["Shubham Rai", "Srivatsa Srinivasa", "Patsy Cadareanu", "Xunzhao Yin", "Xiaobo Sharon Hu", "Pierre-Emmanuel Gaillardon", "Vijaykrishnan Narayanan", "Akash Kumar"], "https://doi.org/10.1145/3240765.3243472", "iccad", 2018]], "Giyoung Yang": [["Design and algorithm for clock gating and flip-flop co-optimization", ["Giyoung Yang", "Taewhan Kim"], "https://doi.org/10.1145/3240765.3240793", "iccad", 2018]], "Taewhan Kim": [["Design and algorithm for clock gating and flip-flop co-optimization", ["Giyoung Yang", "Taewhan Kim"], "https://doi.org/10.1145/3240765.3240793", "iccad", 2018]], "Jhih-Sheng Syu": [["Macro-aware row-style power delivery network design for better routability", ["Jai-Ming Lin", "Jhih-Sheng Syu", "I-Ru Chen"], "https://doi.org/10.1145/3240765.3240824", "iccad", 2018]], "I-Ru Chen": [["Macro-aware row-style power delivery network design for better routability", ["Jai-Ming Lin", "Jhih-Sheng Syu", "I-Ru Chen"], "https://doi.org/10.1145/3240765.3240824", "iccad", 2018]], "Baixin Chen": [["Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter", ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "https://doi.org/10.1145/3240765.3240829", "iccad", 2018]], "Umamaheswara Rao Tida": [["Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter", ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "https://doi.org/10.1145/3240765.3240829", "iccad", 2018]], "Cheng Zhuo": [["Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter", ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "https://doi.org/10.1145/3240765.3240829", "iccad", 2018]], "Yiyu Shi": [["Modeling and optimization of magnetic core TSV-inductor for on-chip DC-DC converter", ["Baixin Chen", "Umamaheswara Rao Tida", "Cheng Zhuo", "Yiyu Shi"], "https://doi.org/10.1145/3240765.3240829", "iccad", 2018]], "Yen-Chun Fang": [["Machine-learning-based dynamic IR drop prediction for ECO", ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "https://doi.org/10.1145/3240765.3240823", "iccad", 2018]], "Heng-Yi Lin": [["Machine-learning-based dynamic IR drop prediction for ECO", ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "https://doi.org/10.1145/3240765.3240823", "iccad", 2018]], "Min-Yan Su": [["Machine-learning-based dynamic IR drop prediction for ECO", ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "https://doi.org/10.1145/3240765.3240823", "iccad", 2018]], "Chien-Mo James Li": [["Machine-learning-based dynamic IR drop prediction for ECO", ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "https://doi.org/10.1145/3240765.3240823", "iccad", 2018]], "Eric Jia-Wei Fang": [["Machine-learning-based dynamic IR drop prediction for ECO", ["Yen-Chun Fang", "Heng-Yi Lin", "Min-Yan Su", "Chien-Mo James Li", "Eric Jia-Wei Fang"], "https://doi.org/10.1145/3240765.3240823", "iccad", 2018]], "M. Sadegh Riazi": [["Privacy-preserving deep learning and inference", ["M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274560", "iccad", 2018]], "Farinaz Koushanfar": [["Privacy-preserving deep learning and inference", ["M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274560", "iccad", 2018], ["Assured deep learning: practical defense against adversarial attacks", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274525", "iccad", 2018], ["DeepFense: online accelerated defense against adversarial deep learning", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3240791", "iccad", 2018]], "Rosario Cammarota": [["Machine learning IP protection", ["Rosario Cammarota", "Indranil Banerjee", "Ofer Rosenberg"], "https://doi.org/10.1145/3240765.3270589", "iccad", 2018]], "Indranil Banerjee": [["Machine learning IP protection", ["Rosario Cammarota", "Indranil Banerjee", "Ofer Rosenberg"], "https://doi.org/10.1145/3240765.3270589", "iccad", 2018]], "Ofer Rosenberg": [["Machine learning IP protection", ["Rosario Cammarota", "Indranil Banerjee", "Ofer Rosenberg"], "https://doi.org/10.1145/3240765.3270589", "iccad", 2018]], "Bita Darvish Rouhani": [["Assured deep learning: practical defense against adversarial attacks", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274525", "iccad", 2018], ["DeepFense: online accelerated defense against adversarial deep learning", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3240791", "iccad", 2018]], "Mohammad Samragh": [["Assured deep learning: practical defense against adversarial attacks", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274525", "iccad", 2018], ["DeepFense: online accelerated defense against adversarial deep learning", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3240791", "iccad", 2018]], "Mojan Javaheripi": [["Assured deep learning: practical defense against adversarial attacks", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274525", "iccad", 2018], ["DeepFense: online accelerated defense against adversarial deep learning", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3240791", "iccad", 2018]], "Tara Javidi": [["Assured deep learning: practical defense against adversarial attacks", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3274525", "iccad", 2018], ["DeepFense: online accelerated defense against adversarial deep learning", ["Bita Darvish Rouhani", "Mohammad Samragh", "Mojan Javaheripi", "Tara Javidi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3240765.3240791", "iccad", 2018]], "Hang Lu": [["Tetris: re-architecting convolutional neural network computation for machine learning accelerators", ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3240765.3240855", "iccad", 2018]], "Xin Wei": [["Tetris: re-architecting convolutional neural network computation for machine learning accelerators", ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3240765.3240855", "iccad", 2018]], "Ning Lin": [["Tetris: re-architecting convolutional neural network computation for machine learning accelerators", ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3240765.3240855", "iccad", 2018]], "Guihai Yan": [["Tetris: re-architecting convolutional neural network computation for machine learning accelerators", ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3240765.3240855", "iccad", 2018]], "Xiaowei Li": [["Tetris: re-architecting convolutional neural network computation for machine learning accelerators", ["Hang Lu", "Xin Wei", "Ning Lin", "Guihai Yan", "Xiaowei Li"], "https://doi.org/10.1145/3240765.3240855", "iccad", 2018]], "Dawen Xu": [["FCN-engine: accelerating deconvolutional layers in classic CNN processors", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", "iccad", 2018]], "Kaijie Tu": [["FCN-engine: accelerating deconvolutional layers in classic CNN processors", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", "iccad", 2018]], "Ying Wang": [["FCN-engine: accelerating deconvolutional layers in classic CNN processors", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", "iccad", 2018]], "Cheng Liu": [["FCN-engine: accelerating deconvolutional layers in classic CNN processors", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", "iccad", 2018]], "Bingsheng He": [["FCN-engine: accelerating deconvolutional layers in classic CNN processors", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", "iccad", 2018]], "Huawei Li": [["FCN-engine: accelerating deconvolutional layers in classic CNN processors", ["Dawen Xu", "Kaijie Tu", "Ying Wang", "Cheng Liu", "Bingsheng He", "Huawei Li"], "https://doi.org/10.1145/3240765.3240810", "iccad", 2018]], "Dimitrios Stamoulis": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018], ["Hardware-aware machine learning: modeling and optimization", ["Diana Marculescu", "Dimitrios Stamoulis", "Ermao Cai"], "https://doi.org/10.1145/3240765.3243479", "iccad", 2018]], "Ting-Wu Rudy Chin": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018]], "Anand Krishnan Prakash": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018]], "Haocheng Fang": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018]], "Sribhuvan Sajja": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018]], "Mitchell Bognar": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018]], "Diana Marculescu": [["Designing adaptive neural networks for energy-constrained image classification", ["Dimitrios Stamoulis", "Ting-Wu Rudy Chin", "Anand Krishnan Prakash", "Haocheng Fang", "Sribhuvan Sajja", "Mitchell Bognar", "Diana Marculescu"], "https://doi.org/10.1145/3240765.3240796", "iccad", 2018], ["Hybrid on-chip communication architectures for heterogeneous manycore systems", ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "https://doi.org/10.1145/3240765.3243480", "iccad", 2018], ["Hardware-aware machine learning: modeling and optimization", ["Diana Marculescu", "Dimitrios Stamoulis", "Ermao Cai"], "https://doi.org/10.1145/3240765.3243479", "iccad", 2018]], "Jeff Jun Zhang": [["FATE: fast and accurate timing error prediction framework for low power DNN accelerator design", ["Jeff Jun Zhang", "Siddharth Garg"], "https://doi.org/10.1145/3240765.3240809", "iccad", 2018]], "Siddharth Garg": [["FATE: fast and accurate timing error prediction framework for low power DNN accelerator design", ["Jeff Jun Zhang", "Siddharth Garg"], "https://doi.org/10.1145/3240765.3240809", "iccad", 2018]], "Debayan Roy": [["Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems", ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "https://doi.org/10.1145/3240765.3243500", "iccad", 2018]], "Michael Balszun": [["Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems", ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "https://doi.org/10.1145/3240765.3243500", "iccad", 2018]], "Thomas Heurung": [["Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems", ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "https://doi.org/10.1145/3240765.3243500", "iccad", 2018]], "Samarjit Chakraborty": [["Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems", ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "https://doi.org/10.1145/3240765.3243500", "iccad", 2018], ["Design automation for battery systems", ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243469", "iccad", 2018], ["Hardware-accelerated data acquisition and authentication for high-speed video streams on future heterogeneous automotive processing platforms", ["Martin Geier", "Fabian Franzen", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243478", "iccad", 2018]], "Amol Naik": [["Waterfall is too slow, let's go Agile: multi-domain coupling for synthesizing automotive cyber-physical systems", ["Debayan Roy", "Michael Balszun", "Thomas Heurung", "Samarjit Chakraborty", "Amol Naik"], "https://doi.org/10.1145/3240765.3243500", "iccad", 2018]], "Tianshu Wei": [["Model-based and data-driven approaches for building automation and control", ["Tianshu Wei", "Xiaoming Chen", "Xin Li", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243485", "iccad", 2018]], "Xiaoming Chen": [["Model-based and data-driven approaches for building automation and control", ["Tianshu Wei", "Xiaoming Chen", "Xin Li", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243485", "iccad", 2018], ["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Xin Li": [["Model-based and data-driven approaches for building automation and control", ["Tianshu Wei", "Xiaoming Chen", "Xin Li", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243485", "iccad", 2018]], "Qi Zhu": [["Model-based and data-driven approaches for building automation and control", ["Tianshu Wei", "Xiaoming Chen", "Xin Li", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243485", "iccad", 2018], ["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Swaminathan Narayanaswamy": [["Design automation for battery systems", ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243469", "iccad", 2018]], "Sangyoung Park": [["Design automation for battery systems", ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243469", "iccad", 2018]], "Sebastian Steinhorst": [["Design automation for battery systems", ["Swaminathan Narayanaswamy", "Sangyoung Park", "Sebastian Steinhorst", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243469", "iccad", 2018], ["LeapChain: efficient blockchain verification for embedded IoT", ["Emanuel Regnath", "Sebastian Steinhorst"], "https://doi.org/10.1145/3240765.3240820", "iccad", 2018]], "Kevin Laeufer": [["RFUZZ: coverage-directed fuzz testing of RTL on FPGAs", ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240842", "iccad", 2018]], "Jack Koenig": [["RFUZZ: coverage-directed fuzz testing of RTL on FPGAs", ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240842", "iccad", 2018]], "Donggyu Kim": [["RFUZZ: coverage-directed fuzz testing of RTL on FPGAs", ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240842", "iccad", 2018]], "Jonathan Bachrach": [["RFUZZ: coverage-directed fuzz testing of RTL on FPGAs", ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240842", "iccad", 2018], ["SMTSampler: efficient stimulus generation from complex SMT constraints", ["Rafael Dutra", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240848", "iccad", 2018]], "Koushik Sen": [["RFUZZ: coverage-directed fuzz testing of RTL on FPGAs", ["Kevin Laeufer", "Jack Koenig", "Donggyu Kim", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240842", "iccad", 2018], ["SMTSampler: efficient stimulus generation from complex SMT constraints", ["Rafael Dutra", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240848", "iccad", 2018]], "Gabriel A. G. Andrade": [["Steep coverage-ascent directed test generation for shared-memory verification of multicore chips", ["Gabriel A. G. Andrade", "Marleson Graf", "Nicolas Pfeifer", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/3240765.3240852", "iccad", 2018]], "Marleson Graf": [["Steep coverage-ascent directed test generation for shared-memory verification of multicore chips", ["Gabriel A. G. Andrade", "Marleson Graf", "Nicolas Pfeifer", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/3240765.3240852", "iccad", 2018]], "Nicolas Pfeifer": [["Steep coverage-ascent directed test generation for shared-memory verification of multicore chips", ["Gabriel A. G. Andrade", "Marleson Graf", "Nicolas Pfeifer", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/3240765.3240852", "iccad", 2018]], "Luiz C. V. dos Santos": [["Steep coverage-ascent directed test generation for shared-memory verification of multicore chips", ["Gabriel A. G. Andrade", "Marleson Graf", "Nicolas Pfeifer", "Luiz C. V. dos Santos"], "https://doi.org/10.1145/3240765.3240852", "iccad", 2018]], "Rafael Dutra": [["SMTSampler: efficient stimulus generation from complex SMT constraints", ["Rafael Dutra", "Jonathan Bachrach", "Koushik Sen"], "https://doi.org/10.1145/3240765.3240848", "iccad", 2018]], "Meng-Yao Lin": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Hsiang-Yun Cheng": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Wei-Ting Lin": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Tzu-Hsien Yang": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "I-Ching Tseng": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Chia-Lin Yang": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Han-Wen Hu": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Hung-Sheng Chang": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Hsiang-Pang Li": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Meng-Fan Chang": [["DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning", ["Meng-Yao Lin", "Hsiang-Yun Cheng", "Wei-Ting Lin", "Tzu-Hsien Yang", "I-Ching Tseng", "Chia-Lin Yang", "Han-Wen Hu", "Hung-Sheng Chang", "Hsiang-Pang Li", "Meng-Fan Chang"], "https://doi.org/10.1145/3240765.3240800", "iccad", 2018]], "Yun Long": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Taesik Na": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Prakshi Rastogi": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Karthik Rao": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Asif Islam Khan": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Sudhakar Yalamanchili": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Saibal Mukhopadhyay": [["A ferroelectric FET based power-efficient architecture for data-intensive computing", ["Yun Long", "Taesik Na", "Prakshi Rastogi", "Karthik Rao", "Asif Islam Khan", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3240765.3240770", "iccad", 2018]], "Fan Chen": [["EMAT: an efficient multi-task architecture for transfer learning using ReRAM", ["Fan Chen", "Hai Li"], "https://doi.org/10.1145/3240765.3240805", "iccad", 2018]], "Hai Li": [["EMAT: an efficient multi-task architecture for transfer learning using ReRAM", ["Fan Chen", "Hai Li"], "https://doi.org/10.1145/3240765.3240805", "iccad", 2018]], "Haoran Li": [["Co-manage power delivery and consumption for manycore systems using reinforcement learning", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", "iccad", 2018]], "Zhongyuan Tian": [["Co-manage power delivery and consumption for manycore systems using reinforcement learning", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", "iccad", 2018]], "Rafael K. V. Maeda": [["Co-manage power delivery and consumption for manycore systems using reinforcement learning", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", "iccad", 2018]], "Xuanqi Chen": [["Co-manage power delivery and consumption for manycore systems using reinforcement learning", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", "iccad", 2018]], "Jun Feng": [["Co-manage power delivery and consumption for manycore systems using reinforcement learning", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", "iccad", 2018]], "Jiang Xu": [["Co-manage power delivery and consumption for manycore systems using reinforcement learning", ["Haoran Li", "Zhongyuan Tian", "Rafael K. V. Maeda", "Xuanqi Chen", "Jun Feng", "Jiang Xu"], "https://doi.org/10.1145/3240765.3240787", "iccad", 2018]], "Wentai Zhang": [["Adaptive-precision framework for SGD using deep Q-learning", ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "https://doi.org/10.1145/3240765.3240774", "iccad", 2018]], "Hanxian Huang": [["Adaptive-precision framework for SGD using deep Q-learning", ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "https://doi.org/10.1145/3240765.3240774", "iccad", 2018]], "Jiaxi Zhang": [["Adaptive-precision framework for SGD using deep Q-learning", ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "https://doi.org/10.1145/3240765.3240774", "iccad", 2018]], "Ming Jiang": [["Adaptive-precision framework for SGD using deep Q-learning", ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "https://doi.org/10.1145/3240765.3240774", "iccad", 2018]], "Guojie Luo": [["Adaptive-precision framework for SGD using deep Q-learning", ["Wentai Zhang", "Hanxian Huang", "Jiaxi Zhang", "Ming Jiang", "Guojie Luo"], "https://doi.org/10.1145/3240765.3240774", "iccad", 2018]], "Chih-Hsuan Yen": [["Differentiated handling of physical scenes and virtual objects for mobile augmented reality", ["Chih-Hsuan Yen", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3240765.3240798", "iccad", 2018]], "Wei-Ming Chen": [["Differentiated handling of physical scenes and virtual objects for mobile augmented reality", ["Chih-Hsuan Yen", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3240765.3240798", "iccad", 2018]], "Pi-Cheng Hsiu": [["Differentiated handling of physical scenes and virtual objects for mobile augmented reality", ["Chih-Hsuan Yen", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3240765.3240798", "iccad", 2018]], "Tei-Wei Kuo": [["Differentiated handling of physical scenes and virtual objects for mobile augmented reality", ["Chih-Hsuan Yen", "Wei-Ming Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3240765.3240798", "iccad", 2018]], "Jinwook Jung": [["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018]], "Iris Hui-Ru Jiang": [["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018]], "Shih-Ting Lin": [["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018]], "Yih-Lang Li": [["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018]], "Victor N. Kravets": [["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018]], "Gi-Joon Nam": [["DATC RDF: an academic flow from logic synthesis to detailed routing", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Jianli Chen", "Shih-Ting Lin", "Yih-Lang Li", "Victor N. Kravets", "Gi-Joon Nam"], "https://doi.org/10.1145/3240765.3272126", "iccad", 2018]], "Xin Fan": [["Physical modeling of bitcell stability in subthreshold SRAMs for leakage-area optimization under PVT variations", ["Xin Fan", "Rui Wang", "Tobias Gemmeke"], "https://doi.org/10.1145/3240765.3240836", "iccad", 2018]], "Rui Wang": [["Physical modeling of bitcell stability in subthreshold SRAMs for leakage-area optimization under PVT variations", ["Xin Fan", "Rui Wang", "Tobias Gemmeke"], "https://doi.org/10.1145/3240765.3240836", "iccad", 2018]], "Tobias Gemmeke": [["Physical modeling of bitcell stability in subthreshold SRAMs for leakage-area optimization under PVT variations", ["Xin Fan", "Rui Wang", "Tobias Gemmeke"], "https://doi.org/10.1145/3240765.3240836", "iccad", 2018]], "Yutaka Masuda": [["Comparing voltage adaptation performance between replica and in-situ timing monitors", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", "iccad", 2018]], "Jun Nagayama": [["Comparing voltage adaptation performance between replica and in-situ timing monitors", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", "iccad", 2018]], "Hirotaka Takeno": [["Comparing voltage adaptation performance between replica and in-situ timing monitors", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", "iccad", 2018]], "Yoshimasa Ogawa": [["Comparing voltage adaptation performance between replica and in-situ timing monitors", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", "iccad", 2018]], "Yoichi Momiyama": [["Comparing voltage adaptation performance between replica and in-situ timing monitors", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", "iccad", 2018]], "Masanori Hashimoto": [["Comparing voltage adaptation performance between replica and in-situ timing monitors", ["Yutaka Masuda", "Jun Nagayama", "Hirotaka Takeno", "Yoshimasa Ogawa", "Yoichi Momiyama", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240788", "iccad", 2018], ["Sneak path free reconfiguration of via-switch crossbars based FPGA", ["Ryutaro Doi", "Jaehoon Yu", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240849", "iccad", 2018]], "Tengtao Li": [["Strain-aware performance evaluation and correction for OTFT-based flexible displays", ["Tengtao Li", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3240765.3240853", "iccad", 2018]], "Sachin S. Sapatnekar": [["Strain-aware performance evaluation and correction for OTFT-based flexible displays", ["Tengtao Li", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/3240765.3240853", "iccad", 2018]], "Ping-Hsien Lin": [["Achieving fast sanitization with zero live data copy for MLC flash memory", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", "iccad", 2018]], "Yu-Ming Chang": [["Achieving fast sanitization with zero live data copy for MLC flash memory", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", "iccad", 2018]], "Yung-Chun Li": [["Achieving fast sanitization with zero live data copy for MLC flash memory", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", "iccad", 2018]], "Wei-Chen Wang": [["Achieving fast sanitization with zero live data copy for MLC flash memory", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", "iccad", 2018]], "Chien-Chung Ho": [["Achieving fast sanitization with zero live data copy for MLC flash memory", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", "iccad", 2018]], "Yuan-Hao Chang": [["Achieving fast sanitization with zero live data copy for MLC flash memory", ["Ping-Hsien Lin", "Yu-Ming Chang", "Yung-Chun Li", "Wei-Chen Wang", "Chien-Chung Ho", "Yuan-Hao Chang"], "https://doi.org/10.1145/3240765.3240773", "iccad", 2018]], "Hoda Aghaei Khouzani": [["Architecting data placement in SSDs for efficient secure deletion implementation", ["Hoda Aghaei Khouzani", "Chen Liu", "Chengmo Yang"], "https://doi.org/10.1145/3240765.3240780", "iccad", 2018]], "Chen Liu": [["Architecting data placement in SSDs for efficient secure deletion implementation", ["Hoda Aghaei Khouzani", "Chen Liu", "Chengmo Yang"], "https://doi.org/10.1145/3240765.3240780", "iccad", 2018]], "Chengmo Yang": [["Architecting data placement in SSDs for efficient secure deletion implementation", ["Hoda Aghaei Khouzani", "Chen Liu", "Chengmo Yang"], "https://doi.org/10.1145/3240765.3240780", "iccad", 2018]], "Jacob R. Stevens": [["AxBA: an approximate bus architecture framework", ["Jacob R. Stevens", "Ashish Ranjan", "Anand Raghunathan"], "https://doi.org/10.1145/3240765.3240782", "iccad", 2018]], "Ashish Ranjan": [["AxBA: an approximate bus architecture framework", ["Jacob R. Stevens", "Ashish Ranjan", "Anand Raghunathan"], "https://doi.org/10.1145/3240765.3240782", "iccad", 2018]], "Anand Raghunathan": [["AxBA: an approximate bus architecture framework", ["Jacob R. Stevens", "Ashish Ranjan", "Anand Raghunathan"], "https://doi.org/10.1145/3240765.3240782", "iccad", 2018]], "Francesco Regazzoni": [["Security: the dark side of approximate computing?", ["Francesco Regazzoni", "Cesare Alippi", "Ilia Polian"], "https://doi.org/10.1145/3240765.3243497", "iccad", 2018]], "Cesare Alippi": [["Security: the dark side of approximate computing?", ["Francesco Regazzoni", "Cesare Alippi", "Ilia Polian"], "https://doi.org/10.1145/3240765.3243497", "iccad", 2018]], "Ilia Polian": [["Security: the dark side of approximate computing?", ["Francesco Regazzoni", "Cesare Alippi", "Ilia Polian"], "https://doi.org/10.1145/3240765.3243497", "iccad", 2018]], "Johanna Sepulveda": [["Security aspects of neuromorphic MPSoCs", ["Johanna Sepulveda", "Cezar Reinbrecht", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3240765.3274038", "iccad", 2018]], "Cezar Reinbrecht": [["Security aspects of neuromorphic MPSoCs", ["Johanna Sepulveda", "Cezar Reinbrecht", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3240765.3274038", "iccad", 2018]], "Jean-Philippe Diguet": [["Security aspects of neuromorphic MPSoCs", ["Johanna Sepulveda", "Cezar Reinbrecht", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3240765.3274038", "iccad", 2018]], "Todd M. Austin": [["Vulnerability-tolerant secure architectures", ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "https://doi.org/10.1145/3240765.3273057", "iccad", 2018], ["SWAN: mitigating hardware trojans with design ambiguity", ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/3240765.3240854", "iccad", 2018]], "Valeria Bertacco": [["Vulnerability-tolerant secure architectures", ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "https://doi.org/10.1145/3240765.3273057", "iccad", 2018], ["SWAN: mitigating hardware trojans with design ambiguity", ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/3240765.3240854", "iccad", 2018]], "Baris Kasikci": [["Vulnerability-tolerant secure architectures", ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "https://doi.org/10.1145/3240765.3273057", "iccad", 2018]], "Sharad Malik": [["Vulnerability-tolerant secure architectures", ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "https://doi.org/10.1145/3240765.3273057", "iccad", 2018], ["A formal instruction-level GPU model for scalable verification", ["Yue Xing", "Bo-Yuan Huang", "Aarti Gupta", "Sharad Malik"], "https://doi.org/10.1145/3240765.3240771", "iccad", 2018]], "Mohit Tiwari": [["Vulnerability-tolerant secure architectures", ["Todd M. Austin", "Valeria Bertacco", "Baris Kasikci", "Sharad Malik", "Mohit Tiwari"], "https://doi.org/10.1145/3240765.3273057", "iccad", 2018]], "Joseph L. Greathouse": [["Machine learning for performance and power modeling of heterogeneous systems", ["Joseph L. Greathouse", "Gabriel H. Loh"], "https://doi.org/10.1145/3240765.3243484", "iccad", 2018]], "Gabriel H. Loh": [["Machine learning for performance and power modeling of heterogeneous systems", ["Joseph L. Greathouse", "Gabriel H. Loh"], "https://doi.org/10.1145/3240765.3243484", "iccad", 2018]], "Ryan Gary Kim": [["Machine learning for design space exploration and optimization of manycore systems", ["Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "https://doi.org/10.1145/3240765.3243483", "iccad", 2018]], "Janardhan Rao Doppa": [["Machine learning for design space exploration and optimization of manycore systems", ["Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "https://doi.org/10.1145/3240765.3243483", "iccad", 2018], ["Hybrid on-chip communication architectures for heterogeneous manycore systems", ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "https://doi.org/10.1145/3240765.3243480", "iccad", 2018]], "Partha Pratim Pande": [["Machine learning for design space exploration and optimization of manycore systems", ["Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande"], "https://doi.org/10.1145/3240765.3243483", "iccad", 2018], ["Hybrid on-chip communication architectures for heterogeneous manycore systems", ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "https://doi.org/10.1145/3240765.3243480", "iccad", 2018]], "Shi Jin": [["Failure prediction based on anomaly detection for complex core routers", ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "https://doi.org/10.1145/3240765.3243476", "iccad", 2018]], "Zhaobo Zhang": [["Failure prediction based on anomaly detection for complex core routers", ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "https://doi.org/10.1145/3240765.3243476", "iccad", 2018]], "Krishnendu Chakrabarty": [["Failure prediction based on anomaly detection for complex core routers", ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "https://doi.org/10.1145/3240765.3243476", "iccad", 2018], ["Shadow attacks on MEDA biochips", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", "iccad", 2018]], "Xinli Gu": [["Failure prediction based on anomaly detection for complex core routers", ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "https://doi.org/10.1145/3240765.3243476", "iccad", 2018]], "Haiyue Song": [["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "Qiang Xu": [["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "Zhuoran Song": [["Invocation-driven neural approximate computing with a multiclass-classifier and multiple approximators", ["Haiyue Song", "Chengwen Xu", "Qiang Xu", "Zhuoran Song", "Naifeng Jing", "Xiaoyao Liang", "Li Jiang"], "https://doi.org/10.1145/3240765.3240819", "iccad", 2018]], "M. Hassan Najafi": [["Deterministic methods for stochastic computing using low-discrepancy sequences", ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel"], "https://doi.org/10.1145/3240765.3240797", "iccad", 2018]], "David J. Lilja": [["Deterministic methods for stochastic computing using low-discrepancy sequences", ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel"], "https://doi.org/10.1145/3240765.3240797", "iccad", 2018]], "Marc D. Riedel": [["Deterministic methods for stochastic computing using low-discrepancy sequences", ["M. Hassan Najafi", "David J. Lilja", "Marc D. Riedel"], "https://doi.org/10.1145/3240765.3240797", "iccad", 2018]], "Jorge Echavarria": [["Design space exploration of multi-output logic function approximations", ["Jorge Echavarria", "Stefan Wildermann", "Jurgen Teich"], "https://doi.org/10.1145/3240765.3240795", "iccad", 2018]], "Stefan Wildermann": [["Design space exploration of multi-output logic function approximations", ["Jorge Echavarria", "Stefan Wildermann", "Jurgen Teich"], "https://doi.org/10.1145/3240765.3240795", "iccad", 2018], ["Dynamic resource management for heterogeneous many-cores", ["Jorg Henkel", "Jurgen Teich", "Stefan Wildermann", "Hussam Amrouch"], "https://doi.org/10.1145/3240765.3243471", "iccad", 2018]], "Jurgen Teich": [["Design space exploration of multi-output logic function approximations", ["Jorge Echavarria", "Stefan Wildermann", "Jurgen Teich"], "https://doi.org/10.1145/3240765.3240795", "iccad", 2018], ["Dynamic resource management for heterogeneous many-cores", ["Jorg Henkel", "Jurgen Teich", "Stefan Wildermann", "Hussam Amrouch"], "https://doi.org/10.1145/3240765.3243471", "iccad", 2018]], "Qian Lou": [["3DICT: a reliable and QoS capable mobile process-in-memory architecture for lookup-based CNNs in 3D XPoint ReRAMs", ["Qian Lou", "Wujie Wen", "Lei Jiang"], "https://doi.org/10.1145/3240765.3240767", "iccad", 2018]], "Wujie Wen": [["3DICT: a reliable and QoS capable mobile process-in-memory architecture for lookup-based CNNs in 3D XPoint ReRAMs", ["Qian Lou", "Wujie Wen", "Lei Jiang"], "https://doi.org/10.1145/3240765.3240767", "iccad", 2018], ["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "Lei Jiang": [["3DICT: a reliable and QoS capable mobile process-in-memory architecture for lookup-based CNNs in 3D XPoint ReRAMs", ["Qian Lou", "Wujie Wen", "Lei Jiang"], "https://doi.org/10.1145/3240765.3240767", "iccad", 2018]], "Bing Wu": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Dan Feng": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Wei Tong": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Jingning Liu": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Shuai Li": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Mingshun Yang": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Chengning Wang": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Yang Zhang": [["Aliens: a novel hybrid architecture for resistive random-access memory", ["Bing Wu", "Dan Feng", "Wei Tong", "Jingning Liu", "Shuai Li", "Mingshun Yang", "Chengning Wang", "Yang Zhang"], "https://doi.org/10.1145/3240765.3240776", "iccad", 2018]], "Saransh Gupta": [["FELIX: fast and energy-efficient logic in memory", ["Saransh Gupta", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1145/3240765.3240811", "iccad", 2018]], "Mohsen Imani": [["FELIX: fast and energy-efficient logic in memory", ["Saransh Gupta", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1145/3240765.3240811", "iccad", 2018]], "Tajana Rosing": [["FELIX: fast and energy-efficient logic in memory", ["Saransh Gupta", "Mohsen Imani", "Tajana Rosing"], "https://doi.org/10.1145/3240765.3240811", "iccad", 2018]], "Xiaofan Zhang": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Junsong Wang": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Chao Zhu": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Yonghua Lin": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Jinjun Xiong": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Wen-Mei W. Hwu": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Deming Chen": [["DNNBuilder: an automated tool for building high-performance DNN hardware accelerators for FPGAs", ["Xiaofan Zhang", "Junsong Wang", "Chao Zhu", "Yonghua Lin", "Jinjun Xiong", "Wen-Mei W. Hwu", "Deming Chen"], "https://doi.org/10.1145/3240765.3240801", "iccad", 2018]], "Yufei Ma": [["Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs", ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "https://doi.org/10.1145/3240765.3240775", "iccad", 2018]], "Tu Zheng": [["Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs", ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "https://doi.org/10.1145/3240765.3240775", "iccad", 2018]], "Yu Cao": [["Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs", ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "https://doi.org/10.1145/3240765.3240775", "iccad", 2018]], "Sarma B. K. Vrudhula": [["Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs", ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "https://doi.org/10.1145/3240765.3240775", "iccad", 2018]], "Jae-sun Seo": [["Algorithm-hardware co-design of single shot detector for fast object detection on FPGAs", ["Yufei Ma", "Tu Zheng", "Yu Cao", "Sarma B. K. Vrudhula", "Jae-sun Seo"], "https://doi.org/10.1145/3240765.3240775", "iccad", 2018]], "Xuechao Wei": [["TGPA: tile-grained pipeline architecture for low latency CNN inference", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", "iccad", 2018]], "Yun Liang": [["TGPA: tile-grained pipeline architecture for low latency CNN inference", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", "iccad", 2018]], "Xiuhong Li": [["TGPA: tile-grained pipeline architecture for low latency CNN inference", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", "iccad", 2018]], "Cody Hao Yu": [["TGPA: tile-grained pipeline architecture for low latency CNN inference", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", "iccad", 2018]], "Peng Zhang": [["TGPA: tile-grained pipeline architecture for low latency CNN inference", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", "iccad", 2018]], "Jason Cong": [["TGPA: tile-grained pipeline architecture for low latency CNN inference", ["Xuechao Wei", "Yun Liang", "Xiuhong Li", "Cody Hao Yu", "Peng Zhang", "Jason Cong"], "https://doi.org/10.1145/3240765.3240856", "iccad", 2018], ["HLS-based optimization and design space exploration for applications with variable loop bounds", ["Young-kyu Choi", "Jason Cong"], "https://doi.org/10.1145/3240765.3240815", "iccad", 2018], ["SODA: stencil with optimized dataflow architecture", ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"], "https://doi.org/10.1145/3240765.3240850", "iccad", 2018], ["PolySA: polyhedral-based systolic array auto-compilation", ["Jason Cong", "Jie Wang"], "https://doi.org/10.1145/3240765.3240838", "iccad", 2018]], "Abhrajit Sengupta": [["Customized locking of IP blocks on a multi-million-gate SoC", ["Abhrajit Sengupta", "Mohammed Thari Nabeel", "Mohammed Ashraf", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3240765.3243467", "iccad", 2018]], "Mohammed Thari Nabeel": [["Customized locking of IP blocks on a multi-million-gate SoC", ["Abhrajit Sengupta", "Mohammed Thari Nabeel", "Mohammed Ashraf", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3240765.3243467", "iccad", 2018]], "Jorg Henkel": [["Dynamic resource management for heterogeneous many-cores", ["Jorg Henkel", "Jurgen Teich", "Stefan Wildermann", "Hussam Amrouch"], "https://doi.org/10.1145/3240765.3243471", "iccad", 2018], ["Estimating and optimizing BTI aging effects: from physics to CAD", ["Hussam Amrouch", "Victor M. van Santen", "Jorg Henkel"], "https://doi.org/10.1145/3240765.3243475", "iccad", 2018]], "Hussam Amrouch": [["Dynamic resource management for heterogeneous many-cores", ["Jorg Henkel", "Jurgen Teich", "Stefan Wildermann", "Hussam Amrouch"], "https://doi.org/10.1145/3240765.3243471", "iccad", 2018], ["Estimating and optimizing BTI aging effects: from physics to CAD", ["Hussam Amrouch", "Victor M. van Santen", "Jorg Henkel"], "https://doi.org/10.1145/3240765.3243475", "iccad", 2018]], "Ganapati Bhat": [["Online learning for adaptive optimization of heterogeneous SoCs", ["Ganapati Bhat", "Sumit K. Mandal", "Ujjwal Gupta", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3243489", "iccad", 2018], ["Online human activity recognition using low-power wearable devices", ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3240833", "iccad", 2018]], "Sumit K. Mandal": [["Online learning for adaptive optimization of heterogeneous SoCs", ["Ganapati Bhat", "Sumit K. Mandal", "Ujjwal Gupta", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3243489", "iccad", 2018]], "Ujjwal Gupta": [["Online learning for adaptive optimization of heterogeneous SoCs", ["Ganapati Bhat", "Sumit K. Mandal", "Ujjwal Gupta", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3243489", "iccad", 2018]], "Umit Y. Ogras": [["Online learning for adaptive optimization of heterogeneous SoCs", ["Ganapati Bhat", "Sumit K. Mandal", "Ujjwal Gupta", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3243489", "iccad", 2018], ["Online human activity recognition using low-power wearable devices", ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3240833", "iccad", 2018]], "Biresh Kumar Joardar": [["Hybrid on-chip communication architectures for heterogeneous manycore systems", ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "https://doi.org/10.1145/3240765.3243480", "iccad", 2018]], "Radu Marculescu": [["Hybrid on-chip communication architectures for heterogeneous manycore systems", ["Biresh Kumar Joardar", "Janardhan Rao Doppa", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "https://doi.org/10.1145/3240765.3243480", "iccad", 2018]], "Yu-Hsiang Cheng": [["A practical detailed placement algorithm under multi-cell spacing constraints", ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"], "https://doi.org/10.1145/3240765.3240772", "iccad", 2018]], "Ding-Wei Huang": [["A practical detailed placement algorithm under multi-cell spacing constraints", ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"], "https://doi.org/10.1145/3240765.3240772", "iccad", 2018]], "Wai-Kei Mak": [["A practical detailed placement algorithm under multi-cell spacing constraints", ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"], "https://doi.org/10.1145/3240765.3240772", "iccad", 2018]], "Ting-Chi Wang": [["A practical detailed placement algorithm under multi-cell spacing constraints", ["Yu-Hsiang Cheng", "Ding-Wei Huang", "Wai-Kei Mak", "Ting-Chi Wang"], "https://doi.org/10.1145/3240765.3240772", "iccad", 2018]], "Yu-Wei Tseng": [["Mixed-cell-height placement considering drain-to-drain abutment", ["Yu-Wei Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240827", "iccad", 2018]], "Ziran Zhu": [["Mixed-cell-height legalization considering technology and region constraints", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", "iccad", 2018]], "Xingquan Li": [["Mixed-cell-height legalization considering technology and region constraints", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", "iccad", 2018], ["Mixed-cell-height placement with complex minimum-implant-area constraints", ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240828", "iccad", 2018]], "Yuhang Chen": [["Mixed-cell-height legalization considering technology and region constraints", ["Ziran Zhu", "Xingquan Li", "Yuhang Chen", "Jianli Chen", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240826", "iccad", 2018]], "Peng Yang": [["Mixed-cell-height placement with complex minimum-implant-area constraints", ["Jianli Chen", "Peng Yang", "Xingquan Li", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240828", "iccad", 2018]], "Poovaiah M. Palangappa": [["RAPID: read acceleration for improved performance and endurance in MLC/TLC NVMs", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1145/3240765.3240840", "iccad", 2018]], "Kartik Mohanram": [["RAPID: read acceleration for improved performance and endurance in MLC/TLC NVMs", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1145/3240765.3240840", "iccad", 2018]], "Ryutaro Doi": [["Sneak path free reconfiguration of via-switch crossbars based FPGA", ["Ryutaro Doi", "Jaehoon Yu", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240849", "iccad", 2018]], "Jaehoon Yu": [["Sneak path free reconfiguration of via-switch crossbars based FPGA", ["Ryutaro Doi", "Jaehoon Yu", "Masanori Hashimoto"], "https://doi.org/10.1145/3240765.3240849", "iccad", 2018]], "Zhenhua Zhu": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Jilan Lin": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Ming Cheng": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Lixue Xia": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Hanbo Sun": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Yu Wang": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Huazhong Yang": [["Mixed size crossbar based RRAM CNN accelerator with overlapped mapping method", ["Zhenhua Zhu", "Jilan Lin", "Ming Cheng", "Lixue Xia", "Hanbo Sun", "Xiaoming Chen", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3240765.3240825", "iccad", 2018]], "Hidenori Gyoten": [["Enhancing the solution quality of hardware ising-model solver via parallel tempering", ["Hidenori Gyoten", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3240765.3240806", "iccad", 2018]], "Masayuki Hiromoto": [["Enhancing the solution quality of hardware ising-model solver via parallel tempering", ["Hidenori Gyoten", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3240765.3240806", "iccad", 2018]], "Takashi Sato": [["Enhancing the solution quality of hardware ising-model solver via parallel tempering", ["Hidenori Gyoten", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3240765.3240806", "iccad", 2018]], "Siyue Wang": [["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "Xiao Wang": [["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "Pu Zhao": [["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "David Kaeli": [["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "Peter Chin": [["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "Xue Lin": [["Defensive dropout for hardening deep neural networks under adversarial attacks", ["Siyue Wang", "Xiao Wang", "Pu Zhao", "Wujie Wen", "David Kaeli", "Peter Chin", "Xue Lin"], "https://doi.org/10.1145/3240765.3264699", "iccad", 2018]], "Ranadeep Deb": [["Online human activity recognition using low-power wearable devices", ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3240833", "iccad", 2018]], "Vatika Vardhan Chaurasia": [["Online human activity recognition using low-power wearable devices", ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3240833", "iccad", 2018]], "Holly Shill": [["Online human activity recognition using low-power wearable devices", ["Ganapati Bhat", "Ranadeep Deb", "Vatika Vardhan Chaurasia", "Holly Shill", "Umit Y. Ogras"], "https://doi.org/10.1145/3240765.3240833", "iccad", 2018]], "Mohammed Shayan": [["Shadow attacks on MEDA biochips", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", "iccad", 2018]], "Sukanta Bhattacharjee": [["Shadow attacks on MEDA biochips", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", "iccad", 2018]], "Tung-Che Liang": [["Shadow attacks on MEDA biochips", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", "iccad", 2018]], "Jack Tang": [["Shadow attacks on MEDA biochips", ["Mohammed Shayan", "Sukanta Bhattacharjee", "Tung-Che Liang", "Jack Tang", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3240765.3240846", "iccad", 2018]], "Emanuel Regnath": [["LeapChain: efficient blockchain verification for embedded IoT", ["Emanuel Regnath", "Sebastian Steinhorst"], "https://doi.org/10.1145/3240765.3240820", "iccad", 2018]], "Yanqi Liu": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "Alessandro Costantini": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "R. Iris Bahar": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "Zhiqiang Sui": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "Zhefan Ye": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "Shiyang Lu": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "Odest Chadwicke Jenkins": [["Robust object estimation using generative-discriminative inference for secure robotics applications", ["Yanqi Liu", "Alessandro Costantini", "R. Iris Bahar", "Zhiqiang Sui", "Zhefan Ye", "Shiyang Lu", "Odest Chadwicke Jenkins"], "https://doi.org/10.1145/3240765.3243493", "iccad", 2018]], "Sai Manoj P. D.": [["Efficient utilization of adversarial training towards robust machine learners and its analysis", ["Sai Manoj P. D.", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3240765.3267502", "iccad", 2018]], "Sairaj Amberkar": [["Efficient utilization of adversarial training towards robust machine learners and its analysis", ["Sai Manoj P. D.", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3240765.3267502", "iccad", 2018]], "Setareh Rafatirad": [["Efficient utilization of adversarial training towards robust machine learners and its analysis", ["Sai Manoj P. D.", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3240765.3267502", "iccad", 2018]], "Houman Homayoun": [["Efficient utilization of adversarial training towards robust machine learners and its analysis", ["Sai Manoj P. D.", "Sairaj Amberkar", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3240765.3267502", "iccad", 2018]], "Luca Amaru": [["Majority logic synthesis", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", "iccad", 2018]], "Eleonora Testa": [["Majority logic synthesis", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", "iccad", 2018]], "Miguel Couceiro": [["Majority logic synthesis", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", "iccad", 2018]], "Odysseas Zografos": [["Majority logic synthesis", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", "iccad", 2018]], "Giovanni De Micheli": [["Majority logic synthesis", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", "iccad", 2018]], "Mathias Soeken": [["Majority logic synthesis", ["Luca Amaru", "Eleonora Testa", "Miguel Couceiro", "Odysseas Zografos", "Giovanni De Micheli", "Mathias Soeken"], "https://doi.org/10.1145/3240765.3267501", "iccad", 2018]], "Zhiyao Xie": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018]], "Yu-Hung Huang": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018]], "Guan-Qi Fang": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018]], "Haoxing Ren": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018]], "Shao-Yun Fang": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018]], "Yiran Chen": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018], ["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", "iccad", 2018]], "Nvidia Corporation": [["RouteNet: routability prediction for mixed-size designs using convolutional neural network", ["Zhiyao Xie", "Yu-Hung Huang", "Guan-Qi Fang", "Haoxing Ren", "Shao-Yun Fang", "Yiran Chen", "Nvidia Corporation"], "https://doi.org/10.1145/3240765.3240843", "iccad", 2018]], "Andrew B. Kahng": [["TritonRoute: an initial detailed router for advanced VLSI technologies", ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1145/3240765.3240766", "iccad", 2018], ["A cross-layer methodology for design and optimization of networks in 2.5D systems", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", "iccad", 2018]], "Lutong Wang": [["TritonRoute: an initial detailed router for advanced VLSI technologies", ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1145/3240765.3240766", "iccad", 2018]], "Bangqi Xu": [["TritonRoute: an initial detailed router for advanced VLSI technologies", ["Andrew B. Kahng", "Lutong Wang", "Bangqi Xu"], "https://doi.org/10.1145/3240765.3240766", "iccad", 2018]], "Fan-Keng Sun": [["A multithreaded initial detailed routing algorithm considering global routing guides", ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240777", "iccad", 2018]], "Hao Chen": [["A multithreaded initial detailed routing algorithm considering global routing guides", ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240777", "iccad", 2018]], "Ching-Yu Chen": [["A multithreaded initial detailed routing algorithm considering global routing guides", ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240777", "iccad", 2018]], "Chen-Hao Hsu": [["A multithreaded initial detailed routing algorithm considering global routing guides", ["Fan-Keng Sun", "Hao Chen", "Ching-Yu Chen", "Chen-Hao Hsu", "Yao-Wen Chang"], "https://doi.org/10.1145/3240765.3240777", "iccad", 2018]], "Bing-Hui Jiang": [["Extending ML-OARSMT to net open locator with efficient and effective boolean operations", ["Bing-Hui Jiang", "Hung-Ming Chen"], "https://doi.org/10.1145/3240765.3240807", "iccad", 2018]], "Hung-Ming Chen": [["Extending ML-OARSMT to net open locator with efficient and effective boolean operations", ["Bing-Hui Jiang", "Hung-Ming Chen"], "https://doi.org/10.1145/3240765.3240807", "iccad", 2018]], "Chia-Chih Chi": [["Logic synthesis of binarized neural networks for efficient circuit implementation", ["Chia-Chih Chi", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240822", "iccad", 2018]], "Jie-Hong R. Jiang": [["Logic synthesis of binarized neural networks for efficient circuit implementation", ["Chia-Chih Chi", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240822", "iccad", 2018], ["Canonicalization of threshold logic representation and its applications", ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240785", "iccad", 2018]], "Siang-Yun Lee": [["Canonicalization of threshold logic representation and its applications", ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240785", "iccad", 2018]], "Nian-Ze Lee": [["Canonicalization of threshold logic representation and its applications", ["Siang-Yun Lee", "Nian-Ze Lee", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3240765.3240785", "iccad", 2018]], "Zhuangzhuang Zhou": [["DALS: delay-driven approximate logic synthesis", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", "iccad", 2018]], "Yue Yao": [["DALS: delay-driven approximate logic synthesis", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", "iccad", 2018]], "Shuyang Huang": [["DALS: delay-driven approximate logic synthesis", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", "iccad", 2018]], "Sanbao Su": [["DALS: delay-driven approximate logic synthesis", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", "iccad", 2018]], "Chang Meng": [["DALS: delay-driven approximate logic synthesis", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", "iccad", 2018]], "Weikang Qian": [["DALS: delay-driven approximate logic synthesis", ["Zhuangzhuang Zhou", "Yue Yao", "Shuyang Huang", "Sanbao Su", "Chang Meng", "Weikang Qian"], "https://doi.org/10.1145/3240765.3240790", "iccad", 2018]], "Vinicius Neves Possani": [["Unlocking fine-grain parallelism for AIG rewriting", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", "iccad", 2018]], "Yi-Shan Lu": [["Unlocking fine-grain parallelism for AIG rewriting", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", "iccad", 2018]], "Alan Mishchenko": [["Unlocking fine-grain parallelism for AIG rewriting", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", "iccad", 2018]], "Keshav Pingali": [["Unlocking fine-grain parallelism for AIG rewriting", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", "iccad", 2018]], "Renato P. Ribas": [["Unlocking fine-grain parallelism for AIG rewriting", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", "iccad", 2018]], "Andre Inacio Reis": [["Unlocking fine-grain parallelism for AIG rewriting", ["Vinicius Neves Possani", "Yi-Shan Lu", "Alan Mishchenko", "Keshav Pingali", "Renato P. Ribas", "Andre Inacio Reis"], "https://doi.org/10.1145/3240765.3240861", "iccad", 2018]], "Zhenghong Jiang": [["High-level synthesis with timing-sensitive information flow enforcement", ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3240765.3243415", "iccad", 2018]], "Steve Dai": [["High-level synthesis with timing-sensitive information flow enforcement", ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3240765.3243415", "iccad", 2018]], "G. Edward Suh": [["High-level synthesis with timing-sensitive information flow enforcement", ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3240765.3243415", "iccad", 2018]], "Zhiru Zhang": [["High-level synthesis with timing-sensitive information flow enforcement", ["Zhenghong Jiang", "Steve Dai", "G. Edward Suh", "Zhiru Zhang"], "https://doi.org/10.1145/3240765.3243415", "iccad", 2018]], "Wei Hu": [["Property specific information flow analysis for hardware security verification", ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "https://doi.org/10.1145/3240765.3240839", "iccad", 2018]], "Armaiti Ardeshiricham": [["Property specific information flow analysis for hardware security verification", ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "https://doi.org/10.1145/3240765.3240839", "iccad", 2018]], "Mustafa S. Gobulukoglu": [["Property specific information flow analysis for hardware security verification", ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "https://doi.org/10.1145/3240765.3240839", "iccad", 2018]], "Xinmu Wang": [["Property specific information flow analysis for hardware security verification", ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "https://doi.org/10.1145/3240765.3240839", "iccad", 2018]], "Ryan Kastner": [["Property specific information flow analysis for hardware security verification", ["Wei Hu", "Armaiti Ardeshiricham", "Mustafa S. Gobulukoglu", "Xinmu Wang", "Ryan Kastner"], "https://doi.org/10.1145/3240765.3240839", "iccad", 2018]], "Mengmei Ye": [["HISA: hardware isolation-based secure architecture for CPU-FPGA embedded systems", ["Mengmei Ye", "Xianglong Feng", "Sheng Wei"], "https://doi.org/10.1145/3240765.3240814", "iccad", 2018]], "Xianglong Feng": [["HISA: hardware isolation-based secure architecture for CPU-FPGA embedded systems", ["Mengmei Ye", "Xianglong Feng", "Sheng Wei"], "https://doi.org/10.1145/3240765.3240814", "iccad", 2018]], "Sheng Wei": [["HISA: hardware isolation-based secure architecture for CPU-FPGA embedded systems", ["Mengmei Ye", "Xianglong Feng", "Sheng Wei"], "https://doi.org/10.1145/3240765.3240814", "iccad", 2018]], "Timothy Linscott": [["SWAN: mitigating hardware trojans with design ambiguity", ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/3240765.3240854", "iccad", 2018]], "Pete Ehrett": [["SWAN: mitigating hardware trojans with design ambiguity", ["Timothy Linscott", "Pete Ehrett", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/3240765.3240854", "iccad", 2018]], "Raj Gautam Dutta": [["Security for safety: a path toward building trusted autonomous vehicles", ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "https://doi.org/10.1145/3240765.3243496", "iccad", 2018]], "Feng Yu": [["Security for safety: a path toward building trusted autonomous vehicles", ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "https://doi.org/10.1145/3240765.3243496", "iccad", 2018]], "Teng Zhang": [["Security for safety: a path toward building trusted autonomous vehicles", ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "https://doi.org/10.1145/3240765.3243496", "iccad", 2018]], "Yaodan Hu": [["Security for safety: a path toward building trusted autonomous vehicles", ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "https://doi.org/10.1145/3240765.3243496", "iccad", 2018]], "Yier Jin": [["Security for safety: a path toward building trusted autonomous vehicles", ["Raj Gautam Dutta", "Feng Yu", "Teng Zhang", "Yaodan Hu", "Yier Jin"], "https://doi.org/10.1145/3240765.3243496", "iccad", 2018]], "Martin Geier": [["Hardware-accelerated data acquisition and authentication for high-speed video streams on future heterogeneous automotive processing platforms", ["Martin Geier", "Fabian Franzen", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243478", "iccad", 2018]], "Fabian Franzen": [["Hardware-accelerated data acquisition and authentication for high-speed video streams on future heterogeneous automotive processing platforms", ["Martin Geier", "Fabian Franzen", "Samarjit Chakraborty"], "https://doi.org/10.1145/3240765.3243478", "iccad", 2018]], "Hengyi Liang": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Matthew Jagielski": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Bowen Zheng": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Chung-Wei Lin": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Eunsuk Kang": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Shinichi Shiraishi": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Cristina Nita-Rotaru": [["Network and system level security in connected vehicle applications", ["Hengyi Liang", "Matthew Jagielski", "Bowen Zheng", "Chung-Wei Lin", "Eunsuk Kang", "Shinichi Shiraishi", "Cristina Nita-Rotaru", "Qi Zhu"], "https://doi.org/10.1145/3240765.3243488", "iccad", 2018]], "Qian Chen": [["A safety and security architecture for reducing accidents in intelligent transportation systems", ["Qian Chen", "Azizeh Khaled Sowan", "Shouhuai Xu"], "https://doi.org/10.1145/3240765.3243462", "iccad", 2018]], "Azizeh Khaled Sowan": [["A safety and security architecture for reducing accidents in intelligent transportation systems", ["Qian Chen", "Azizeh Khaled Sowan", "Shouhuai Xu"], "https://doi.org/10.1145/3240765.3243462", "iccad", 2018]], "Shouhuai Xu": [["A safety and security architecture for reducing accidents in intelligent transportation systems", ["Qian Chen", "Azizeh Khaled Sowan", "Shouhuai Xu"], "https://doi.org/10.1145/3240765.3243462", "iccad", 2018]], "Steve Bigalke": [["The need and opportunities of electromigration-aware integrated circuit design", ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "Jurgen Scheible", "Roland Jancke"], "https://doi.org/10.1145/3240765.3265971", "iccad", 2018]], "Jens Lienig": [["The need and opportunities of electromigration-aware integrated circuit design", ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "Jurgen Scheible", "Roland Jancke"], "https://doi.org/10.1145/3240765.3265971", "iccad", 2018]], "Goran Jerke": [["The need and opportunities of electromigration-aware integrated circuit design", ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "Jurgen Scheible", "Roland Jancke"], "https://doi.org/10.1145/3240765.3265971", "iccad", 2018]], "Jurgen Scheible": [["The need and opportunities of electromigration-aware integrated circuit design", ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "Jurgen Scheible", "Roland Jancke"], "https://doi.org/10.1145/3240765.3265971", "iccad", 2018]], "Roland Jancke": [["The need and opportunities of electromigration-aware integrated circuit design", ["Steve Bigalke", "Jens Lienig", "Goran Jerke", "Jurgen Scheible", "Roland Jancke"], "https://doi.org/10.1145/3240765.3265971", "iccad", 2018]], "Chunfeng Cui": [["Uncertainty quantification of electronic and photonic ICs with non-Gaussian correlated process variations", ["Chunfeng Cui", "Zheng Zhang"], "https://doi.org/10.1145/3240765.3240860", "iccad", 2018]], "Zheng Zhang": [["Uncertainty quantification of electronic and photonic ICs with non-Gaussian correlated process variations", ["Chunfeng Cui", "Zheng Zhang"], "https://doi.org/10.1145/3240765.3240860", "iccad", 2018]], "Hanbin Hu": [["Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3240765.3240835", "iccad", 2018]], "Peng Li": [["Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3240765.3240835", "iccad", 2018], ["Area-efficient and low-power face-to-face-bonded 3D liquid state machine design", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3240765.3264695", "iccad", 2018]], "Jianhua Z. Huang": [["Parallelizable Bayesian optimization for analog and mixed-signal rare failure detection with high coverage", ["Hanbin Hu", "Peng Li", "Jianhua Z. Huang"], "https://doi.org/10.1145/3240765.3240835", "iccad", 2018]], "Pengwen Chen": [["Transient circuit simulation for differential algebraic systems using matrix exponential", ["Pengwen Chen", "Chung-Kuan Cheng", "Dongwon Park", "Xinyuan Wang"], "https://doi.org/10.1145/3240765.3264636", "iccad", 2018]], "Chung-Kuan Cheng": [["Transient circuit simulation for differential algebraic systems using matrix exponential", ["Pengwen Chen", "Chung-Kuan Cheng", "Dongwon Park", "Xinyuan Wang"], "https://doi.org/10.1145/3240765.3264636", "iccad", 2018]], "Dongwon Park": [["Transient circuit simulation for differential algebraic systems using matrix exponential", ["Pengwen Chen", "Chung-Kuan Cheng", "Dongwon Park", "Xinyuan Wang"], "https://doi.org/10.1145/3240765.3264636", "iccad", 2018]], "Xinyuan Wang": [["Transient circuit simulation for differential algebraic systems using matrix exponential", ["Pengwen Chen", "Chung-Kuan Cheng", "Dongwon Park", "Xinyuan Wang"], "https://doi.org/10.1145/3240765.3264636", "iccad", 2018]], "Mengchu Li": [["CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs", ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240789", "iccad", 2018]], "Tsun-Ming Tseng": [["CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs", ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240789", "iccad", 2018]], "Davide Bertozzi": [["CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs", ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240789", "iccad", 2018]], "Mahdi Tala": [["CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs", ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240789", "iccad", 2018]], "Ulf Schlichtmann": [["CustomTopo: a topology generation method for application-specific wavelength-routed optical NoCs", ["Mengchu Li", "Tsun-Ming Tseng", "Davide Bertozzi", "Mahdi Tala", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240789", "iccad", 2018], ["Wavefront-MCTS: multi-objective design space exploration of NoC architectures based on Monte Carlo tree search", ["Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240863", "iccad", 2018], ["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018], ["Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML", ["Daniel Mueller-Gritschneder", "Uzair Sharif", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3243490", "iccad", 2018]], "Ayse Kivilcim Coskun": [["A cross-layer methodology for design and optimization of networks in 2.5D systems", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", "iccad", 2018]], "Furkan Eris": [["A cross-layer methodology for design and optimization of networks in 2.5D systems", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", "iccad", 2018]], "Ajay Joshi": [["A cross-layer methodology for design and optimization of networks in 2.5D systems", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", "iccad", 2018]], "Yenai Ma": [["A cross-layer methodology for design and optimization of networks in 2.5D systems", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", "iccad", 2018]], "Vaishnav Srinivas": [["A cross-layer methodology for design and optimization of networks in 2.5D systems", ["Ayse Kivilcim Coskun", "Furkan Eris", "Ajay Joshi", "Andrew B. Kahng", "Yenai Ma", "Vaishnav Srinivas"], "https://doi.org/10.1145/3240765.3240768", "iccad", 2018]], "Yong Hu": [["Wavefront-MCTS: multi-objective design space exploration of NoC architectures based on Monte Carlo tree search", ["Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240863", "iccad", 2018]], "Daniel Mueller-Gritschneder": [["Wavefront-MCTS: multi-objective design space exploration of NoC architectures based on Monte Carlo tree search", ["Yong Hu", "Daniel Mueller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240863", "iccad", 2018], ["Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML", ["Daniel Mueller-Gritschneder", "Uzair Sharif", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3243490", "iccad", 2018]], "Young-kyu Choi": [["HLS-based optimization and design space exploration for applications with variable loop bounds", ["Young-kyu Choi", "Jason Cong"], "https://doi.org/10.1145/3240765.3240815", "iccad", 2018]], "Kenneth ONeal": [["HLSPredict: cross platform performance prediction for FPGA high-level synthesis", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", "iccad", 2018]], "Mitch Liu": [["HLSPredict: cross platform performance prediction for FPGA high-level synthesis", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", "iccad", 2018]], "Hans Tang": [["HLSPredict: cross platform performance prediction for FPGA high-level synthesis", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", "iccad", 2018]], "Amin Kalantar": [["HLSPredict: cross platform performance prediction for FPGA high-level synthesis", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", "iccad", 2018]], "Kennen DeRenard": [["HLSPredict: cross platform performance prediction for FPGA high-level synthesis", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", "iccad", 2018]], "Philip Brisk": [["HLSPredict: cross platform performance prediction for FPGA high-level synthesis", ["Kenneth ONeal", "Mitch Liu", "Hans Tang", "Amin Kalantar", "Kennen DeRenard", "Philip Brisk"], "https://doi.org/10.1145/3240765.3264635", "iccad", 2018]], "Duseok Kang": [["C-GOOD: C-code generation framework for optimized on-device deep learning", ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "https://doi.org/10.1145/3240765.3240786", "iccad", 2018]], "Euiseok Kim": [["C-GOOD: C-code generation framework for optimized on-device deep learning", ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "https://doi.org/10.1145/3240765.3240786", "iccad", 2018]], "Inpyo Bae": [["C-GOOD: C-code generation framework for optimized on-device deep learning", ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "https://doi.org/10.1145/3240765.3240786", "iccad", 2018]], "Bernhard Egger": [["C-GOOD: C-code generation framework for optimized on-device deep learning", ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "https://doi.org/10.1145/3240765.3240786", "iccad", 2018]], "Soonhoi Ha": [["C-GOOD: C-code generation framework for optimized on-device deep learning", ["Duseok Kang", "Euiseok Kim", "Inpyo Bae", "Bernhard Egger", "Soonhoi Ha"], "https://doi.org/10.1145/3240765.3240786", "iccad", 2018]], "Ghada Dessouky": [["LiteHAX: lightweight hardware-assisted attestation of program execution", ["Ghada Dessouky", "Tigist Abera", "Ahmad Ibrahim", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3240765.3240821", "iccad", 2018]], "Tigist Abera": [["LiteHAX: lightweight hardware-assisted attestation of program execution", ["Ghada Dessouky", "Tigist Abera", "Ahmad Ibrahim", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3240765.3240821", "iccad", 2018]], "Ahmad Ibrahim": [["LiteHAX: lightweight hardware-assisted attestation of program execution", ["Ghada Dessouky", "Tigist Abera", "Ahmad Ibrahim", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3240765.3240821", "iccad", 2018]], "Ahmad-Reza Sadeghi": [["LiteHAX: lightweight hardware-assisted attestation of program execution", ["Ghada Dessouky", "Tigist Abera", "Ahmad Ibrahim", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3240765.3240821", "iccad", 2018]], "Majid Sabbagh": [["SCADET: a side-channel attack detection tool for tracking prime+probe", ["Majid Sabbagh", "Yunsi Fei", "Thomas Wahl", "A. Adam Ding"], "https://doi.org/10.1145/3240765.3240844", "iccad", 2018]], "Yunsi Fei": [["SCADET: a side-channel attack detection tool for tracking prime+probe", ["Majid Sabbagh", "Yunsi Fei", "Thomas Wahl", "A. Adam Ding"], "https://doi.org/10.1145/3240765.3240844", "iccad", 2018], ["GPU acceleration of RSA is vulnerable to side-channel timing attacks", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240812", "iccad", 2018], ["Effective simple-power analysis attacks of elliptic curve cryptography on embedded systems", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240802", "iccad", 2018]], "Thomas Wahl": [["SCADET: a side-channel attack detection tool for tracking prime+probe", ["Majid Sabbagh", "Yunsi Fei", "Thomas Wahl", "A. Adam Ding"], "https://doi.org/10.1145/3240765.3240844", "iccad", 2018]], "A. Adam Ding": [["SCADET: a side-channel attack detection tool for tracking prime+probe", ["Majid Sabbagh", "Yunsi Fei", "Thomas Wahl", "A. Adam Ding"], "https://doi.org/10.1145/3240765.3240844", "iccad", 2018]], "Leonidas Kosmidis": [["Industrial experiences with resource management under software randomization in ARINC653 avionics environments", ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"], "https://doi.org/10.1145/3240765.3240818", "iccad", 2018]], "Cristian Maxim": [["Industrial experiences with resource management under software randomization in ARINC653 avionics environments", ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"], "https://doi.org/10.1145/3240765.3240818", "iccad", 2018]], "Victor Jegu": [["Industrial experiences with resource management under software randomization in ARINC653 avionics environments", ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"], "https://doi.org/10.1145/3240765.3240818", "iccad", 2018]], "Francis Vatrinet": [["Industrial experiences with resource management under software randomization in ARINC653 avionics environments", ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"], "https://doi.org/10.1145/3240765.3240818", "iccad", 2018]], "Francisco J. Cazorla": [["Industrial experiences with resource management under software randomization in ARINC653 avionics environments", ["Leonidas Kosmidis", "Cristian Maxim", "Victor Jegu", "Francis Vatrinet", "Francisco J. Cazorla"], "https://doi.org/10.1145/3240765.3240818", "iccad", 2018]], "Coenrad Fourie": [["Single flux quantum circuit technology and CAD overview", ["Coenrad Fourie"], "https://doi.org/10.1145/3240765.3243498", "iccad", 2018]], "Massoud Pedram": [["Design automation methodology and tools for superconductive electronics", ["Massoud Pedram", "Yanzhi Wang"], "https://doi.org/10.1145/3240765.3243470", "iccad", 2018]], "Yanzhi Wang": [["Design automation methodology and tools for superconductive electronics", ["Massoud Pedram", "Yanzhi Wang"], "https://doi.org/10.1145/3240765.3243470", "iccad", 2018]], "Pei-Yi Cheng": [["Multi-terminal routing with length-matching for rapid single flux quantum circuits", ["Pei-Yi Cheng", "Kazuyoshi Takagi", "Tsung-Yi Ho"], "https://doi.org/10.1145/3240765.3243487", "iccad", 2018]], "Kazuyoshi Takagi": [["Multi-terminal routing with length-matching for rapid single flux quantum circuits", ["Pei-Yi Cheng", "Kazuyoshi Takagi", "Tsung-Yi Ho"], "https://doi.org/10.1145/3240765.3243487", "iccad", 2018]], "Tsung-Yi Ho": [["Multi-terminal routing with length-matching for rapid single flux quantum circuits", ["Pei-Yi Cheng", "Kazuyoshi Takagi", "Tsung-Yi Ho"], "https://doi.org/10.1145/3240765.3243487", "iccad", 2018], ["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018]], "Chenguang Wang": [["Electromagnetic equalizer: an active countermeasure against EM side-channel attack", ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"], "https://doi.org/10.1145/3240765.3240804", "iccad", 2018]], "Yici Cai": [["Electromagnetic equalizer: an active countermeasure against EM side-channel attack", ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"], "https://doi.org/10.1145/3240765.3240804", "iccad", 2018]], "Haoyi Wang": [["Electromagnetic equalizer: an active countermeasure against EM side-channel attack", ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"], "https://doi.org/10.1145/3240765.3240804", "iccad", 2018]], "Qiang Zhou": [["Electromagnetic equalizer: an active countermeasure against EM side-channel attack", ["Chenguang Wang", "Yici Cai", "Haoyi Wang", "Qiang Zhou"], "https://doi.org/10.1145/3240765.3240804", "iccad", 2018]], "Chao Luo": [["GPU acceleration of RSA is vulnerable to side-channel timing attacks", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240812", "iccad", 2018], ["Effective simple-power analysis attacks of elliptic curve cryptography on embedded systems", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240802", "iccad", 2018]], "David R. Kaeli": [["GPU acceleration of RSA is vulnerable to side-channel timing attacks", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240812", "iccad", 2018], ["Effective simple-power analysis attacks of elliptic curve cryptography on embedded systems", ["Chao Luo", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1145/3240765.3240802", "iccad", 2018]], "Falk Schellenberg": [["Remote inter-chip power analysis side-channel attacks at board-level", ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3240765.3240841", "iccad", 2018]], "Dennis R. E. Gnad": [["Remote inter-chip power analysis side-channel attacks at board-level", ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3240765.3240841", "iccad", 2018]], "Amir Moradi": [["Remote inter-chip power analysis side-channel attacks at board-level", ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3240765.3240841", "iccad", 2018]], "Mehdi Baradaran Tahoori": [["Remote inter-chip power analysis side-channel attacks at board-level", ["Falk Schellenberg", "Dennis R. E. Gnad", "Amir Moradi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3240765.3240841", "iccad", 2018]], "Yuze Chi": [["SODA: stencil with optimized dataflow architecture", ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"], "https://doi.org/10.1145/3240765.3240850", "iccad", 2018]], "Peng Wei": [["SODA: stencil with optimized dataflow architecture", ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"], "https://doi.org/10.1145/3240765.3240850", "iccad", 2018]], "Peipei Zhou": [["SODA: stencil with optimized dataflow architecture", ["Yuze Chi", "Jason Cong", "Peng Wei", "Peipei Zhou"], "https://doi.org/10.1145/3240765.3240850", "iccad", 2018]], "Jie Wang": [["PolySA: polyhedral-based systolic array auto-compilation", ["Jason Cong", "Jie Wang"], "https://doi.org/10.1145/3240765.3240838", "iccad", 2018]], "Wensong Li": [["An efficient data reuse strategy for multi-pattern data access", ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "https://doi.org/10.1145/3240765.3240778", "iccad", 2018]], "Fan Yang": [["An efficient data reuse strategy for multi-pattern data access", ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "https://doi.org/10.1145/3240765.3240778", "iccad", 2018]], "Hengliang Zhu": [["An efficient data reuse strategy for multi-pattern data access", ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "https://doi.org/10.1145/3240765.3240778", "iccad", 2018]], "Xuan Zeng": [["An efficient data reuse strategy for multi-pattern data access", ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "https://doi.org/10.1145/3240765.3240778", "iccad", 2018]], "Dian Zhou": [["An efficient data reuse strategy for multi-pattern data access", ["Wensong Li", "Fan Yang", "Hengliang Zhu", "Xuan Zeng", "Dian Zhou"], "https://doi.org/10.1145/3240765.3240778", "iccad", 2018]], "Hou-Jen Ko": [["Optimizing data layout and system configuration on FPGA-based heterogeneous platforms", ["Hou-Jen Ko", "Zhiyuan Li", "Samuel P. Midkiff"], "https://doi.org/10.1145/3240765.3240834", "iccad", 2018]], "Zhiyuan Li": [["Optimizing data layout and system configuration on FPGA-based heterogeneous platforms", ["Hou-Jen Ko", "Zhiyuan Li", "Samuel P. Midkiff"], "https://doi.org/10.1145/3240765.3240834", "iccad", 2018]], "Samuel P. Midkiff": [["Optimizing data layout and system configuration on FPGA-based heterogeneous platforms", ["Hou-Jen Ko", "Zhiyuan Li", "Samuel P. Midkiff"], "https://doi.org/10.1145/3240765.3240834", "iccad", 2018]], "Kofi Otseidu": [["Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion", ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi Hargrove", "Jie Gu"], "https://doi.org/10.1145/3240765.3240794", "iccad", 2018]], "Tianyu Jia": [["Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion", ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi Hargrove", "Jie Gu"], "https://doi.org/10.1145/3240765.3240794", "iccad", 2018]], "Joshua Bryne": [["Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion", ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi Hargrove", "Jie Gu"], "https://doi.org/10.1145/3240765.3240794", "iccad", 2018]], "Levi Hargrove": [["Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion", ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi Hargrove", "Jie Gu"], "https://doi.org/10.1145/3240765.3240794", "iccad", 2018]], "Jie Gu": [["Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion", ["Kofi Otseidu", "Tianyu Jia", "Joshua Bryne", "Levi Hargrove", "Jie Gu"], "https://doi.org/10.1145/3240765.3240794", "iccad", 2018]], "Bon Woong Ku": [["Area-efficient and low-power face-to-face-bonded 3D liquid state machine design", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3240765.3264695", "iccad", 2018]], "Yu Liu": [["Area-efficient and low-power face-to-face-bonded 3D liquid state machine design", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3240765.3264695", "iccad", 2018]], "Yingyezhe Jin": [["Area-efficient and low-power face-to-face-bonded 3D liquid state machine design", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3240765.3264695", "iccad", 2018]], "Sung Kyu Lim": [["Area-efficient and low-power face-to-face-bonded 3D liquid state machine design", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3240765.3264695", "iccad", 2018]], "Shaahin Angizi": [["DIMA: a depthwise CNN in-memory accelerator", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3240765.3240799", "iccad", 2018]], "Zhezhi He": [["DIMA: a depthwise CNN in-memory accelerator", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3240765.3240799", "iccad", 2018]], "Deliang Fan": [["DIMA: a depthwise CNN in-memory accelerator", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3240765.3240799", "iccad", 2018]], "Ying Zhu": [["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018]], "Bing Li": [["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018]], "Qin Wang": [["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018]], "Hailong Yao": [["Multi-channel and fault-tolerant control multiplexing for flow-based microfluidic biochips", ["Ying Zhu", "Bing Li", "Tsung-Yi Ho", "Qin Wang", "Hailong Yao", "Robert Wille", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3240830", "iccad", 2018]], "Hengyang Zhao": [["Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects", ["Hengyang Zhao", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/3240765.3243486", "iccad", 2018]], "Sheldon X.-D. Tan": [["Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects", ["Hengyang Zhao", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/3240765.3243486", "iccad", 2018]], "Victor M. van Santen": [["Estimating and optimizing BTI aging effects: from physics to CAD", ["Hussam Amrouch", "Victor M. van Santen", "Jorg Henkel"], "https://doi.org/10.1145/3240765.3243475", "iccad", 2018]], "A. K. M. Mahfuzul Islam": [["PVT2: process, voltage, temperature and time-dependent variability in scaled CMOS process", ["A. K. M. Mahfuzul Islam", "Hidetoshi Onodera"], "https://doi.org/10.1145/3240765.3243491", "iccad", 2018]], "Hidetoshi Onodera": [["PVT2: process, voltage, temperature and time-dependent variability in scaled CMOS process", ["A. K. M. Mahfuzul Islam", "Hidetoshi Onodera"], "https://doi.org/10.1145/3240765.3243491", "iccad", 2018]], "Uzair Sharif": [["Performance and accuracy in soft-error resilience evaluation using the multi-level processor simulator ETISS-ML", ["Daniel Mueller-Gritschneder", "Uzair Sharif", "Ulf Schlichtmann"], "https://doi.org/10.1145/3240765.3243490", "iccad", 2018]], "Austin G. Fowler": [["Computer-aided design for quantum computation", ["Robert Wille", "Austin G. Fowler", "Yehuda Naveh"], "https://doi.org/10.1145/3240765.3267469", "iccad", 2018]], "Yehuda Naveh": [["Computer-aided design for quantum computation", ["Robert Wille", "Austin G. Fowler", "Yehuda Naveh"], "https://doi.org/10.1145/3240765.3267469", "iccad", 2018]], "Alireza Mahzoon": [["PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3240765.3240837", "iccad", 2018]], "Daniel Grosse": [["PolyCleaner: clean your polynomials before backward rewriting to verify million-gate multipliers", ["Alireza Mahzoon", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/3240765.3240837", "iccad", 2018]], "Yue Xing": [["A formal instruction-level GPU model for scalable verification", ["Yue Xing", "Bo-Yuan Huang", "Aarti Gupta", "Sharad Malik"], "https://doi.org/10.1145/3240765.3240771", "iccad", 2018]], "Bo-Yuan Huang": [["A formal instruction-level GPU model for scalable verification", ["Yue Xing", "Bo-Yuan Huang", "Aarti Gupta", "Sharad Malik"], "https://doi.org/10.1145/3240765.3240771", "iccad", 2018]], "Aarti Gupta": [["A formal instruction-level GPU model for scalable verification", ["Yue Xing", "Bo-Yuan Huang", "Aarti Gupta", "Sharad Malik"], "https://doi.org/10.1145/3240765.3240771", "iccad", 2018]], "Steven Herbst": [["Fast FPGA emulation of analog dynamics in digitally-driven systems", ["Steven Herbst", "ByongChan Lim", "Mark Horowitz"], "https://doi.org/10.1145/3240765.3240808", "iccad", 2018]], "ByongChan Lim": [["Fast FPGA emulation of analog dynamics in digitally-driven systems", ["Steven Herbst", "ByongChan Lim", "Mark Horowitz"], "https://doi.org/10.1145/3240765.3240808", "iccad", 2018]], "Mark Horowitz": [["Fast FPGA emulation of analog dynamics in digitally-driven systems", ["Steven Herbst", "ByongChan Lim", "Mark Horowitz"], "https://doi.org/10.1145/3240765.3240808", "iccad", 2018]], "Kent W. Nixon": [["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", "iccad", 2018]], "Jiachen Mao": [["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", "iccad", 2018]], "Juncheng Shen": [["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", "iccad", 2018]], "Huanrui Yang": [["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", "iccad", 2018]], "Hai Helen Li": [["SPN dash: fast detection of adversarial attacks on mobile via sensor pattern noise fingerprinting", ["Kent W. Nixon", "Jiachen Mao", "Juncheng Shen", "Huanrui Yang", "Hai Helen Li", "Yiran Chen"], "https://doi.org/10.1145/3240765.3240851", "iccad", 2018]], "Jia Guo": [["Watermarking deep neural networks for embedded systems", ["Jia Guo", "Miodrag Potkonjak"], "https://doi.org/10.1145/3240765.3240862", "iccad", 2018]], "Miodrag Potkonjak": [["Watermarking deep neural networks for embedded systems", ["Jia Guo", "Miodrag Potkonjak"], "https://doi.org/10.1145/3240765.3240862", "iccad", 2018]], "Liangzhen Lai": [["Enabling deep learning at the IoT edge", ["Liangzhen Lai", "Naveen Suda"], "https://doi.org/10.1145/3240765.3243473", "iccad", 2018]], "Naveen Suda": [["Enabling deep learning at the IoT edge", ["Liangzhen Lai", "Naveen Suda"], "https://doi.org/10.1145/3240765.3243473", "iccad", 2018]], "An-Chieh Cheng": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Jin-Dong Dong": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Chi-Hung Hsu": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Shu-Huan Chang": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Min Sun": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Shih-Chieh Chang": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Jia-Yu Pan": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Yu-Ting Chen": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Wei Wei": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Da-Cheng Juan": [["Searching toward pareto-optimal device-aware neural architectures", ["An-Chieh Cheng", "Jin-Dong Dong", "Chi-Hung Hsu", "Shu-Huan Chang", "Min Sun", "Shih-Chieh Chang", "Jia-Yu Pan", "Yu-Ting Chen", "Wei Wei", "Da-Cheng Juan"], "https://doi.org/10.1145/3240765.3243494", "iccad", 2018]], "Ermao Cai": [["Hardware-aware machine learning: modeling and optimization", ["Diana Marculescu", "Dimitrios Stamoulis", "Ermao Cai"], "https://doi.org/10.1145/3240765.3243479", "iccad", 2018]]}