

================================================================
== Vitis HLS Report for 'relu_4'
================================================================
* Date:           Tue Nov 26 16:15:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   87|   87|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1  |       85|       85|         3|          1|          1|    84|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     111|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      58|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      58|     147|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln87_fu_81_p2      |         +|   0|  0|  14|           7|           1|
    |and_ln89_fu_132_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln87_fu_75_p2     |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln89_1_fu_120_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln89_fu_114_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln89_fu_126_p2      |        or|   0|  0|   2|           1|           1|
    |input_r_d0             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 111|          49|          47|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    7|         14|
    |i_fu_40                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_40                           |   7|   0|    7|          0|
    |input_addr_reg_157                |   7|   0|    7|          0|
    |input_addr_reg_157_pp0_iter1_reg  |   7|   0|    7|          0|
    |input_load_reg_163                |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  58|   0|   58|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        relu.4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        relu.4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        relu.4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        relu.4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        relu.4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        relu.4|  return value|
|grp_fu_413_p_din0    |  out|   32|  ap_ctrl_hs|        relu.4|  return value|
|grp_fu_413_p_din1    |  out|   32|  ap_ctrl_hs|        relu.4|  return value|
|grp_fu_413_p_opcode  |  out|    5|  ap_ctrl_hs|        relu.4|  return value|
|grp_fu_413_p_dout0   |   in|    1|  ap_ctrl_hs|        relu.4|  return value|
|grp_fu_413_p_ce      |  out|    1|  ap_ctrl_hs|        relu.4|  return value|
|input_r_address0     |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_we0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0           |  out|   32|   ap_memory|       input_r|         array|
|input_r_address1     |  out|    7|   ap_memory|       input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|       input_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

