#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Oct 17 09:15:31 2023
# Process ID: 90289
# Current directory: /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1
# Command line: vivado -log arch_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source arch_wrapper.tcl -notrace
# Log file: /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/arch_wrapper.vdi
# Journal file: /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source arch_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_board.xdc] for cell 'arch_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0_board.xdc] for cell 'arch_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc] for cell 'arch_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1730.273 ; gain = 488.461 ; free physical = 210 ; free virtual = 2470
Finished Parsing XDC File [/home/mzvic/voltage_receptor_fpga/test1/test1.srcs/sources_1/bd/arch/ip/arch_clk_wiz_0_0/arch_clk_wiz_0_0.xdc] for cell 'arch_i/clk_wiz_0/inst'
Parsing XDC File [/home/mzvic/voltage_receptor_fpga/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
Finished Parsing XDC File [/home/mzvic/voltage_receptor_fpga/david_code/SDC_CLL/SDC_CLL.srcs/constrs_1/imports/Mods/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1730.273 ; gain = 791.625 ; free physical = 209 ; free virtual = 2469
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1794.305 ; gain = 64.031 ; free physical = 202 ; free virtual = 2463
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 217bf9f5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f04fcc91

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 201 ; free virtual = 2462

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 213 cells.
Phase 2 Constant Propagation | Checksum: 1857a7434

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 201 ; free virtual = 2462

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 505 unconnected nets.
INFO: [Opt 31-11] Eliminated 896 unconnected cells.
Phase 3 Sweep | Checksum: 1f666e6c1

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 201 ; free virtual = 2462

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 201 ; free virtual = 2462
Ending Logic Optimization Task | Checksum: 1f666e6c1

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 201 ; free virtual = 2462

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f666e6c1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 200 ; free virtual = 2462
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 1794.305 ; gain = 0.000 ; free physical = 193 ; free virtual = 2455
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/arch_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.305 ; gain = 0.000 ; free physical = 181 ; free virtual = 2447
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.305 ; gain = 0.000 ; free physical = 181 ; free virtual = 2447

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 0a3df759

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1798.305 ; gain = 0.000 ; free physical = 180 ; free virtual = 2447
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 0a3df759

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 177 ; free virtual = 2449

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 0a3df759

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 176 ; free virtual = 2449

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 1660dca7

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 176 ; free virtual = 2449
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3e020e2b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 176 ; free virtual = 2449

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 9d9be077

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 174 ; free virtual = 2449
Phase 1.2.1 Place Init Design | Checksum: 10bd76c71

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 165 ; free virtual = 2441
Phase 1.2 Build Placer Netlist Model | Checksum: 10bd76c71

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 165 ; free virtual = 2441

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 10bd76c71

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 165 ; free virtual = 2441
Phase 1 Placer Initialization | Checksum: 10bd76c71

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1814.312 ; gain = 16.008 ; free physical = 165 ; free virtual = 2441

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 12cfb5f1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 174 ; free virtual = 2428

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12cfb5f1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 173 ; free virtual = 2426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f18efa34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 173 ; free virtual = 2427

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d4b27c91

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 173 ; free virtual = 2426

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: d4b27c91

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 173 ; free virtual = 2426

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15d8c789c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 172 ; free virtual = 2426

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15d8c789c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 172 ; free virtual = 2426

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: c36c3955

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 16f95a62a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 16f95a62a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 16f95a62a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421
Phase 3 Detail Placement | Checksum: 16f95a62a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1836888c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 167 ; free virtual = 2421

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.305. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 2021f1248

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 167 ; free virtual = 2421
Phase 4.1 Post Commit Optimization | Checksum: 2021f1248

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 167 ; free virtual = 2421

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2021f1248

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 167 ; free virtual = 2421

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2021f1248

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 2021f1248

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 14cac7693

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14cac7693

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421
Ending Placer Task | Checksum: f3172776

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1869.332 ; gain = 71.027 ; free physical = 166 ; free virtual = 2421
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1869.332 ; gain = 0.000 ; free physical = 165 ; free virtual = 2421
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1869.332 ; gain = 0.000 ; free physical = 165 ; free virtual = 2420
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1869.332 ; gain = 0.000 ; free physical = 162 ; free virtual = 2418
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1869.332 ; gain = 0.000 ; free physical = 165 ; free virtual = 2420
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b6284ac0 ConstDB: 0 ShapeSum: 3ceedcb6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c3664ae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 157 ; free virtual = 2289

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c3664ae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 157 ; free virtual = 2289

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c3664ae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 128 ; free virtual = 2262

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c3664ae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 128 ; free virtual = 2262
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17b714d61

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2251
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.366 | TNS=0.000  | WHS=-0.226 | THS=-10.278|

Phase 2 Router Initialization | Checksum: 1b02062b2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2251

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 127c27137

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 9e07846a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 115 ; free virtual = 2250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.885 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13dc569f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 115 ; free virtual = 2250
Phase 4 Rip-up And Reroute | Checksum: 13dc569f2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fbe73bdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.885 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1fbe73bdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fbe73bdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250
Phase 5 Delay and Skew Optimization | Checksum: 1fbe73bdc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19a15abec

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 115 ; free virtual = 2250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.885 | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 130700e43

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250
Phase 6 Post Hold Fix | Checksum: 130700e43

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0773382 %
  Global Horizontal Routing Utilization  = 0.0193237 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b7ae5819

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b7ae5819

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 208104161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 116 ; free virtual = 2250

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.885 | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 208104161

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 115 ; free virtual = 2250
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 115 ; free virtual = 2250

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.000 ; gain = 59.668 ; free physical = 111 ; free virtual = 2246
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1929.000 ; gain = 0.000 ; free physical = 111 ; free virtual = 2247
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mzvic/voltage_receptor_fpga/test1/test1.runs/impl_1/arch_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 09:16:07 2023...
