<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="adder5x4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder5x4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="adder5x4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="adder5x4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="adder5x4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="adder5x4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="adder5x4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder5x4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="adder5x4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="adder5x4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="adder5x4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="adder5x4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="adder5x4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="adder5x4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder5x4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="adder5x4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder5x4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="adder5x4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="adder5x4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="adder5x4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="adder5x4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="adder5x4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="adder5x4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="adder5x4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder5x4_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="adder5x4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder5x4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="adder5x4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="adder5x4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="adder5x4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder5x4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder5x4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="adder5x4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="adder5x4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder5x4_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="adder5x4_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="adder5x4_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder5x4_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder5x4_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder5x4_top_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder5x4_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="adder5x4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="adder5x4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1517822296" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1517822296">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1517823473" xil_pn:in_ck="7989621940690990301" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517823473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder4.v"/>
      <outfile xil_pn:name="adder5.v"/>
      <outfile xil_pn:name="adder5x4.v"/>
      <outfile xil_pn:name="adder5x4_top.v"/>
      <outfile xil_pn:name="adder6.v"/>
      <outfile xil_pn:name="full_adder.v"/>
    </transform>
    <transform xil_pn:end_ts="1517822303" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5628048076765631414" xil_pn:start_ts="1517822303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822303" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6986118069047074036" xil_pn:start_ts="1517822303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822303" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8216006087404421632" xil_pn:start_ts="1517822303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517823489" xil_pn:in_ck="7989621940690990301" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1517823489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder4.v"/>
      <outfile xil_pn:name="adder5.v"/>
      <outfile xil_pn:name="adder5x4.v"/>
      <outfile xil_pn:name="adder5x4_top.v"/>
      <outfile xil_pn:name="adder6.v"/>
      <outfile xil_pn:name="full_adder.v"/>
    </transform>
    <transform xil_pn:end_ts="1517823506" xil_pn:in_ck="7989621940690990301" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3631438634425675979" xil_pn:start_ts="1517823489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder5x4_top_beh.prj"/>
      <outfile xil_pn:name="adder5x4_top_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517823507" xil_pn:in_ck="-6282028539765175710" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="946734440561253528" xil_pn:start_ts="1517823506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder5x4_top_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1517822343" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1517822343">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822343" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8784710708721776934" xil_pn:start_ts="1517822343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822343" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8216006087404421632" xil_pn:start_ts="1517822343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822343" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1517822343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822343" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6727912831091953768" xil_pn:start_ts="1517822343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822696" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1517822696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517822696" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6272787972327597302" xil_pn:start_ts="1517822696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517823246" xil_pn:in_ck="7537827087625057862" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5488398274855314937" xil_pn:start_ts="1517823229">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="adder5x4.lso"/>
      <outfile xil_pn:name="adder5x4.ngc"/>
      <outfile xil_pn:name="adder5x4.ngr"/>
      <outfile xil_pn:name="adder5x4.prj"/>
      <outfile xil_pn:name="adder5x4.stx"/>
      <outfile xil_pn:name="adder5x4.syr"/>
      <outfile xil_pn:name="adder5x4.xst"/>
      <outfile xil_pn:name="adder5x4_top_beh.prj"/>
      <outfile xil_pn:name="adder5x4_top_stx_beh.prj"/>
      <outfile xil_pn:name="adder5x4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1517822840" xil_pn:in_ck="5060530357778584461" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893407943539779" xil_pn:start_ts="1517822840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517823273" xil_pn:in_ck="7663272860708678740" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6792743426845758781" xil_pn:start_ts="1517823264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="adder5x4.bld"/>
      <outfile xil_pn:name="adder5x4.ngd"/>
      <outfile xil_pn:name="adder5x4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517823286" xil_pn:in_ck="-9115581698047887915" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1517823273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="adder5x4.pcf"/>
      <outfile xil_pn:name="adder5x4_map.map"/>
      <outfile xil_pn:name="adder5x4_map.mrp"/>
      <outfile xil_pn:name="adder5x4_map.ncd"/>
      <outfile xil_pn:name="adder5x4_map.ngm"/>
      <outfile xil_pn:name="adder5x4_map.xrpt"/>
      <outfile xil_pn:name="adder5x4_summary.xml"/>
      <outfile xil_pn:name="adder5x4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517823311" xil_pn:in_ck="7162711623041300206" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1517823286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="adder5x4.ncd"/>
      <outfile xil_pn:name="adder5x4.pad"/>
      <outfile xil_pn:name="adder5x4.par"/>
      <outfile xil_pn:name="adder5x4.ptwx"/>
      <outfile xil_pn:name="adder5x4.unroutes"/>
      <outfile xil_pn:name="adder5x4.xpi"/>
      <outfile xil_pn:name="adder5x4_pad.csv"/>
      <outfile xil_pn:name="adder5x4_pad.txt"/>
      <outfile xil_pn:name="adder5x4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517823344" xil_pn:in_ck="5060530357778576836" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1517823331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="adder5x4.bgn"/>
      <outfile xil_pn:name="adder5x4.bit"/>
      <outfile xil_pn:name="adder5x4.drc"/>
      <outfile xil_pn:name="adder5x4.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517823890" xil_pn:in_ck="5060530357778563982" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1517823889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517823311" xil_pn:in_ck="-7916068787327283375" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1517823305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="adder5x4.twr"/>
      <outfile xil_pn:name="adder5x4.twx"/>
    </transform>
  </transforms>

</generated_project>
