# MAK-8: Manikanta's Architechture Kit â€“ 8-bit RISC CPU

**MAK-8** is a fully custom-designed 8-bit **RISC-style CPU core** built from scratch using **SystemVerilog** and designed to run on the **Digilent Nexys A7 (Artix-7)** FPGA. It is educational, minimal, and modular â€“ perfect for learning how CPUs actually work.

---

## ğŸ”§ Features

- 8-bit datapath and instruction width
- 8 general-purpose registers (R0â€“R7)
- Custom RISC-style ISA with:
  - Arithmetic, logic, load/store, branch instructions
- Memory-mapped I/O support
- Harvard architecture (separate program/data memory)
- Compatible with FPGA synthesis on Xilinx Vivado
- SystemVerilog modules with clean FSM-based design
- Fully modular and extendable (UART, interrupts planned)

---

## ğŸ§  Architecture Overview

MAK-8 follows a 3-stage pipeline-like operation:

1. **Fetch** â€“ Instruction fetched from ROM via PC
2. **Decode** â€“ Registers and control signals selected
3. **Execute** â€“ ALU ops or memory read/write

### ğŸ”² Block Diagram (Simplified)
           +-----------------+
           |  Program ROM    |
           +--------+--------+
                    |
             +------+------+
             |  Instruction |
             |    Decoder   |
             +--+-------+---+
                |       |
       +--------+       +----------+
+------+-----+             +-------+------+
| Register    |            |   Control     |
| File (R0â€“R7)|            |     FSM       |
+------+-----+             +-------+------+
       |                           |
       +-------------+------------+
                     |
                 +---+---+
                 |  ALU  |
                 +---+---+
                     |
               +-----+-----+
               |   Data RAM |
               +-----------+

---

## ğŸ—‚ï¸ File Structure

mak-8/
â”œâ”€â”€ LICENSE.txt
â”œâ”€â”€ README.md
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ mak8_top.sv
â”‚   â”œâ”€â”€ alu.sv
â”‚   â”œâ”€â”€ register_file.sv
â”‚   â”œâ”€â”€ pc.sv
â”‚   â”œâ”€â”€ control_unit.sv
â”‚   â”œâ”€â”€ rom.sv
â”‚   â””â”€â”€ ram.sv
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ testbench.sv
â”œâ”€â”€ doc/
â”‚   â””â”€â”€ isa_spec.md
â”œâ”€â”€ constraints/
â”‚   â””â”€â”€ nexys_a7.xdc
â””â”€â”€ programs/
â””â”€â”€ led_blink.hex

---

## ğŸ”‹ Getting Started

### ğŸ”§ Prerequisites:
- Xilinx Vivado 2020.2 or later
- Digilent Nexys A7 FPGA board
- Basic SystemVerilog and RTL simulation knowledge


