/*
!* This file was automatically generated by /n/asic/bin/reg_macro_gen
!* from the file `/n/asic/projects/etrax_ng/doc/work/etrax_ng_regs.rd'.
!* Editing within this file is thus not recommended,
!* make the changes in `/n/asic/projects/etrax_ng/doc/work/etrax_ng_regs.rd' instead.
!*/


/*
!* Bus interface configuration registers
!*/

#define R_WAITSTATES (IO_TYPECAST_UDWORD 0xb0000000)
#define R_WAITSTATES__pcs4_7_zw__BITNR 30
#define R_WAITSTATES__pcs4_7_zw__WIDTH 2
#define R_WAITSTATES__pcs4_7_ew__BITNR 28
#define R_WAITSTATES__pcs4_7_ew__WIDTH 2
#define R_WAITSTATES__pcs4_7_lw__BITNR 24
#define R_WAITSTATES__pcs4_7_lw__WIDTH 4
#define R_WAITSTATES__pcs0_3_zw__BITNR 22
#define R_WAITSTATES__pcs0_3_zw__WIDTH 2
#define R_WAITSTATES__pcs0_3_ew__BITNR 20
#define R_WAITSTATES__pcs0_3_ew__WIDTH 2
#define R_WAITSTATES__pcs0_3_lw__BITNR 16
#define R_WAITSTATES__pcs0_3_lw__WIDTH 4
#define R_WAITSTATES__sram_zw__BITNR 14
#define R_WAITSTATES__sram_zw__WIDTH 2
#define R_WAITSTATES__sram_ew__BITNR 12
#define R_WAITSTATES__sram_ew__WIDTH 2
#define R_WAITSTATES__sram_lw__BITNR 8
#define R_WAITSTATES__sram_lw__WIDTH 4
#define R_WAITSTATES__flash_zw__BITNR 6
#define R_WAITSTATES__flash_zw__WIDTH 2
#define R_WAITSTATES__flash_ew__BITNR 4
#define R_WAITSTATES__flash_ew__WIDTH 2
#define R_WAITSTATES__flash_lw__BITNR 0
#define R_WAITSTATES__flash_lw__WIDTH 4

#define R_BUS_CONFIG (IO_TYPECAST_UDWORD 0xb0000004)
#define R_BUS_CONFIG__sram_type__BITNR 9
#define R_BUS_CONFIG__sram_type__WIDTH 1
#define R_BUS_CONFIG__sram_type__cwe 1
#define R_BUS_CONFIG__sram_type__bwe 0
#define R_BUS_CONFIG__dma_burst__BITNR 8
#define R_BUS_CONFIG__dma_burst__WIDTH 1
#define R_BUS_CONFIG__dma_burst__burst16 1
#define R_BUS_CONFIG__dma_burst__burst32 0
#define R_BUS_CONFIG__pcs4_7_wr__BITNR 7
#define R_BUS_CONFIG__pcs4_7_wr__WIDTH 1
#define R_BUS_CONFIG__pcs4_7_wr__ext 1
#define R_BUS_CONFIG__pcs4_7_wr__norm 0
#define R_BUS_CONFIG__pcs0_3_wr__BITNR 6
#define R_BUS_CONFIG__pcs0_3_wr__WIDTH 1
#define R_BUS_CONFIG__pcs0_3_wr__ext 1
#define R_BUS_CONFIG__pcs0_3_wr__norm 0
#define R_BUS_CONFIG__sram_wr__BITNR 5
#define R_BUS_CONFIG__sram_wr__WIDTH 1
#define R_BUS_CONFIG__sram_wr__ext 1
#define R_BUS_CONFIG__sram_wr__norm 0
#define R_BUS_CONFIG__flash_wr__BITNR 4
#define R_BUS_CONFIG__flash_wr__WIDTH 1
#define R_BUS_CONFIG__flash_wr__ext 1
#define R_BUS_CONFIG__flash_wr__norm 0
#define R_BUS_CONFIG__pcs4_7_bw__BITNR 3
#define R_BUS_CONFIG__pcs4_7_bw__WIDTH 1
#define R_BUS_CONFIG__pcs4_7_bw__bw32 1
#define R_BUS_CONFIG__pcs4_7_bw__bw16 0
#define R_BUS_CONFIG__pcs0_3_bw__BITNR 2
#define R_BUS_CONFIG__pcs0_3_bw__WIDTH 1
#define R_BUS_CONFIG__pcs0_3_bw__bw32 1
#define R_BUS_CONFIG__pcs0_3_bw__bw16 0
#define R_BUS_CONFIG__sram_bw__BITNR 1
#define R_BUS_CONFIG__sram_bw__WIDTH 1
#define R_BUS_CONFIG__sram_bw__bw32 1
#define R_BUS_CONFIG__sram_bw__bw16 0
#define R_BUS_CONFIG__flash_bw__BITNR 0
#define R_BUS_CONFIG__flash_bw__WIDTH 1
#define R_BUS_CONFIG__flash_bw__bw32 1
#define R_BUS_CONFIG__flash_bw__bw16 0

#define R_BUS_STATUS (IO_TYPECAST_RO_UDWORD 0xb0000004)
#define R_BUS_STATUS__pll_lock_tm__BITNR 5
#define R_BUS_STATUS__pll_lock_tm__WIDTH 1
#define R_BUS_STATUS__pll_lock_tm__expired 0
#define R_BUS_STATUS__pll_lock_tm__counting 1
#define R_BUS_STATUS__both_faults__BITNR 4
#define R_BUS_STATUS__both_faults__WIDTH 1
#define R_BUS_STATUS__both_faults__no 0
#define R_BUS_STATUS__both_faults__yes 1
#define R_BUS_STATUS__bsen___BITNR 3
#define R_BUS_STATUS__bsen___WIDTH 1
#define R_BUS_STATUS__bsen___enable 0
#define R_BUS_STATUS__bsen___disable 1
#define R_BUS_STATUS__boot__BITNR 1
#define R_BUS_STATUS__boot__WIDTH 2
#define R_BUS_STATUS__boot__uncached 0
#define R_BUS_STATUS__boot__serial 1
#define R_BUS_STATUS__boot__network 2
#define R_BUS_STATUS__boot__parallel 3
#define R_BUS_STATUS__flashw__BITNR 0
#define R_BUS_STATUS__flashw__WIDTH 1
#define R_BUS_STATUS__flashw__bw32 1
#define R_BUS_STATUS__flashw__bw16 0

#define R_DRAM_TIMING (IO_TYPECAST_UDWORD 0xb0000008)
#define R_DRAM_TIMING__sdram__BITNR 31
#define R_DRAM_TIMING__sdram__WIDTH 1
#define R_DRAM_TIMING__sdram__enable 1
#define R_DRAM_TIMING__sdram__disable 0
#define R_DRAM_TIMING__ref__BITNR 14
#define R_DRAM_TIMING__ref__WIDTH 2
#define R_DRAM_TIMING__ref__e52us 0
#define R_DRAM_TIMING__ref__e13us 1
#define R_DRAM_TIMING__ref__e8700ns 2
#define R_DRAM_TIMING__ref__disable 3
#define R_DRAM_TIMING__rp__BITNR 12
#define R_DRAM_TIMING__rp__WIDTH 2
#define R_DRAM_TIMING__rs__BITNR 10
#define R_DRAM_TIMING__rs__WIDTH 2
#define R_DRAM_TIMING__rh__BITNR 8
#define R_DRAM_TIMING__rh__WIDTH 2
#define R_DRAM_TIMING__w__BITNR 7
#define R_DRAM_TIMING__w__WIDTH 1
#define R_DRAM_TIMING__w__norm 0
#define R_DRAM_TIMING__w__ext 1
#define R_DRAM_TIMING__c__BITNR 6
#define R_DRAM_TIMING__c__WIDTH 1
#define R_DRAM_TIMING__c__norm 0
#define R_DRAM_TIMING__c__ext 1
#define R_DRAM_TIMING__cz__BITNR 4
#define R_DRAM_TIMING__cz__WIDTH 2
#define R_DRAM_TIMING__cp__BITNR 2
#define R_DRAM_TIMING__cp__WIDTH 2
#define R_DRAM_TIMING__cw__BITNR 0
#define R_DRAM_TIMING__cw__WIDTH 2

#define R_SDRAM_TIMING (IO_TYPECAST_UDWORD 0xb0000008)
#define R_SDRAM_TIMING__sdram__BITNR 31
#define R_SDRAM_TIMING__sdram__WIDTH 1
#define R_SDRAM_TIMING__sdram__enable 1
#define R_SDRAM_TIMING__sdram__disable 0
#define R_SDRAM_TIMING__mrs_data__BITNR 16
#define R_SDRAM_TIMING__mrs_data__WIDTH 15
#define R_SDRAM_TIMING__ref__BITNR 14
#define R_SDRAM_TIMING__ref__WIDTH 2
#define R_SDRAM_TIMING__ref__e52us 0
#define R_SDRAM_TIMING__ref__e13us 1
#define R_SDRAM_TIMING__ref__e6500ns 2
#define R_SDRAM_TIMING__ref__disable 3
#define R_SDRAM_TIMING__ddr__BITNR 13
#define R_SDRAM_TIMING__ddr__WIDTH 1
#define R_SDRAM_TIMING__ddr__on 1
#define R_SDRAM_TIMING__ddr__off 0
#define R_SDRAM_TIMING__clk100__BITNR 12
#define R_SDRAM_TIMING__clk100__WIDTH 1
#define R_SDRAM_TIMING__clk100__on 1
#define R_SDRAM_TIMING__clk100__off 0
#define R_SDRAM_TIMING__ps__BITNR 11
#define R_SDRAM_TIMING__ps__WIDTH 1
#define R_SDRAM_TIMING__ps__on 1
#define R_SDRAM_TIMING__ps__off 0
#define R_SDRAM_TIMING__cmd__BITNR 9
#define R_SDRAM_TIMING__cmd__WIDTH 2
#define R_SDRAM_TIMING__cmd__pre 3
#define R_SDRAM_TIMING__cmd__ref 2
#define R_SDRAM_TIMING__cmd__mrs 1
#define R_SDRAM_TIMING__cmd__nop 0
#define R_SDRAM_TIMING__pde__BITNR 8
#define R_SDRAM_TIMING__pde__WIDTH 1
#define R_SDRAM_TIMING__rc__BITNR 6
#define R_SDRAM_TIMING__rc__WIDTH 2
#define R_SDRAM_TIMING__rp__BITNR 4
#define R_SDRAM_TIMING__rp__WIDTH 2
#define R_SDRAM_TIMING__rcd__BITNR 2
#define R_SDRAM_TIMING__rcd__WIDTH 2
#define R_SDRAM_TIMING__cl__BITNR 0
#define R_SDRAM_TIMING__cl__WIDTH 2

#define R_DRAM_CONFIG (IO_TYPECAST_UDWORD 0xb000000c)
#define R_DRAM_CONFIG__wmm1__BITNR 31
#define R_DRAM_CONFIG__wmm1__WIDTH 1
#define R_DRAM_CONFIG__wmm1__wmm 1
#define R_DRAM_CONFIG__wmm1__norm 0
#define R_DRAM_CONFIG__wmm0__BITNR 30
#define R_DRAM_CONFIG__wmm0__WIDTH 1
#define R_DRAM_CONFIG__wmm0__wmm 1
#define R_DRAM_CONFIG__wmm0__norm 0
#define R_DRAM_CONFIG__sh1__BITNR 27
#define R_DRAM_CONFIG__sh1__WIDTH 3
#define R_DRAM_CONFIG__sh0__BITNR 24
#define R_DRAM_CONFIG__sh0__WIDTH 3
#define R_DRAM_CONFIG__w__BITNR 23
#define R_DRAM_CONFIG__w__WIDTH 1
#define R_DRAM_CONFIG__w__bw16 0
#define R_DRAM_CONFIG__w__bw32 1
#define R_DRAM_CONFIG__c__BITNR 22
#define R_DRAM_CONFIG__c__WIDTH 1
#define R_DRAM_CONFIG__c__byte 0
#define R_DRAM_CONFIG__c__bank 1
#define R_DRAM_CONFIG__e__BITNR 21
#define R_DRAM_CONFIG__e__WIDTH 1
#define R_DRAM_CONFIG__e__fast 0
#define R_DRAM_CONFIG__e__edo 1
#define R_DRAM_CONFIG__group_sel__BITNR 16
#define R_DRAM_CONFIG__group_sel__WIDTH 5
#define R_DRAM_CONFIG__group_sel__grp0 0
#define R_DRAM_CONFIG__group_sel__grp1 1
#define R_DRAM_CONFIG__group_sel__bit9 9
#define R_DRAM_CONFIG__group_sel__bit10 10
#define R_DRAM_CONFIG__group_sel__bit11 11
#define R_DRAM_CONFIG__group_sel__bit12 12
#define R_DRAM_CONFIG__group_sel__bit13 13
#define R_DRAM_CONFIG__group_sel__bit14 14
#define R_DRAM_CONFIG__group_sel__bit15 15
#define R_DRAM_CONFIG__group_sel__bit16 16
#define R_DRAM_CONFIG__group_sel__bit17 17
#define R_DRAM_CONFIG__group_sel__bit18 18
#define R_DRAM_CONFIG__group_sel__bit19 19
#define R_DRAM_CONFIG__group_sel__bit20 20
#define R_DRAM_CONFIG__group_sel__bit21 21
#define R_DRAM_CONFIG__group_sel__bit22 22
#define R_DRAM_CONFIG__group_sel__bit23 23
#define R_DRAM_CONFIG__group_sel__bit24 24
#define R_DRAM_CONFIG__group_sel__bit25 25
#define R_DRAM_CONFIG__group_sel__bit26 26
#define R_DRAM_CONFIG__group_sel__bit27 27
#define R_DRAM_CONFIG__group_sel__bit28 28
#define R_DRAM_CONFIG__group_sel__bit29 29
#define R_DRAM_CONFIG__ca1__BITNR 13
#define R_DRAM_CONFIG__ca1__WIDTH 3
#define R_DRAM_CONFIG__bank23sel__BITNR 8
#define R_DRAM_CONFIG__bank23sel__WIDTH 5
#define R_DRAM_CONFIG__bank23sel__bank0 0
#define R_DRAM_CONFIG__bank23sel__bank1 1
#define R_DRAM_CONFIG__bank23sel__bit9 9
#define R_DRAM_CONFIG__bank23sel__bit10 10
#define R_DRAM_CONFIG__bank23sel__bit11 11
#define R_DRAM_CONFIG__bank23sel__bit12 12
#define R_DRAM_CONFIG__bank23sel__bit13 13
#define R_DRAM_CONFIG__bank23sel__bit14 14
#define R_DRAM_CONFIG__bank23sel__bit15 15
#define R_DRAM_CONFIG__bank23sel__bit16 16
#define R_DRAM_CONFIG__bank23sel__bit17 17
#define R_DRAM_CONFIG__bank23sel__bit18 18
#define R_DRAM_CONFIG__bank23sel__bit19 19
#define R_DRAM_CONFIG__bank23sel__bit20 20
#define R_DRAM_CONFIG__bank23sel__bit21 21
#define R_DRAM_CONFIG__bank23sel__bit22 22
#define R_DRAM_CONFIG__bank23sel__bit23 23
#define R_DRAM_CONFIG__bank23sel__bit24 24
#define R_DRAM_CONFIG__bank23sel__bit25 25
#define R_DRAM_CONFIG__bank23sel__bit26 26
#define R_DRAM_CONFIG__bank23sel__bit27 27
#define R_DRAM_CONFIG__bank23sel__bit28 28
#define R_DRAM_CONFIG__bank23sel__bit29 29
#define R_DRAM_CONFIG__ca0__BITNR 5
#define R_DRAM_CONFIG__ca0__WIDTH 3
#define R_DRAM_CONFIG__bank01sel__BITNR 0
#define R_DRAM_CONFIG__bank01sel__WIDTH 5
#define R_DRAM_CONFIG__bank01sel__bank0 0
#define R_DRAM_CONFIG__bank01sel__bank1 1
#define R_DRAM_CONFIG__bank01sel__bit9 9
#define R_DRAM_CONFIG__bank01sel__bit10 10
#define R_DRAM_CONFIG__bank01sel__bit11 11
#define R_DRAM_CONFIG__bank01sel__bit12 12
#define R_DRAM_CONFIG__bank01sel__bit13 13
#define R_DRAM_CONFIG__bank01sel__bit14 14
#define R_DRAM_CONFIG__bank01sel__bit15 15
#define R_DRAM_CONFIG__bank01sel__bit16 16
#define R_DRAM_CONFIG__bank01sel__bit17 17
#define R_DRAM_CONFIG__bank01sel__bit18 18
#define R_DRAM_CONFIG__bank01sel__bit19 19
#define R_DRAM_CONFIG__bank01sel__bit20 20
#define R_DRAM_CONFIG__bank01sel__bit21 21
#define R_DRAM_CONFIG__bank01sel__bit22 22
#define R_DRAM_CONFIG__bank01sel__bit23 23
#define R_DRAM_CONFIG__bank01sel__bit24 24
#define R_DRAM_CONFIG__bank01sel__bit25 25
#define R_DRAM_CONFIG__bank01sel__bit26 26
#define R_DRAM_CONFIG__bank01sel__bit27 27
#define R_DRAM_CONFIG__bank01sel__bit28 28
#define R_DRAM_CONFIG__bank01sel__bit29 29

#define R_SDRAM_CONFIG (IO_TYPECAST_UDWORD 0xb000000c)
#define R_SDRAM_CONFIG__wmm1__BITNR 31
#define R_SDRAM_CONFIG__wmm1__WIDTH 1
#define R_SDRAM_CONFIG__wmm1__wmm 1
#define R_SDRAM_CONFIG__wmm1__norm 0
#define R_SDRAM_CONFIG__wmm0__BITNR 30
#define R_SDRAM_CONFIG__wmm0__WIDTH 1
#define R_SDRAM_CONFIG__wmm0__wmm 1
#define R_SDRAM_CONFIG__wmm0__norm 0
#define R_SDRAM_CONFIG__sh1__BITNR 27
#define R_SDRAM_CONFIG__sh1__WIDTH 3
#define R_SDRAM_CONFIG__sh0__BITNR 24
#define R_SDRAM_CONFIG__sh0__WIDTH 3
#define R_SDRAM_CONFIG__w__BITNR 23
#define R_SDRAM_CONFIG__w__WIDTH 1
#define R_SDRAM_CONFIG__w__bw16 0
#define R_SDRAM_CONFIG__w__bw32 1
#define R_SDRAM_CONFIG__type1__BITNR 22
#define R_SDRAM_CONFIG__type1__WIDTH 1
#define R_SDRAM_CONFIG__type1__bank2 0
#define R_SDRAM_CONFIG__type1__bank4 1
#define R_SDRAM_CONFIG__type0__BITNR 21
#define R_SDRAM_CONFIG__type0__WIDTH 1
#define R_SDRAM_CONFIG__type0__bank2 0
#define R_SDRAM_CONFIG__type0__bank4 1
#define R_SDRAM_CONFIG__group_sel__BITNR 16
#define R_SDRAM_CONFIG__group_sel__WIDTH 5
#define R_SDRAM_CONFIG__group_sel__grp0 0
#define R_SDRAM_CONFIG__group_sel__grp1 1
#define R_SDRAM_CONFIG__group_sel__bit9 9
#define R_SDRAM_CONFIG__group_sel__bit10 10
#define R_SDRAM_CONFIG__group_sel__bit11 11
#define R_SDRAM_CONFIG__group_sel__bit12 12
#define R_SDRAM_CONFIG__group_sel__bit13 13
#define R_SDRAM_CONFIG__group_sel__bit14 14
#define R_SDRAM_CONFIG__group_sel__bit15 15
#define R_SDRAM_CONFIG__group_sel__bit16 16
#define R_SDRAM_CONFIG__group_sel__bit17 17
#define R_SDRAM_CONFIG__group_sel__bit18 18
#define R_SDRAM_CONFIG__group_sel__bit19 19
#define R_SDRAM_CONFIG__group_sel__bit20 20
#define R_SDRAM_CONFIG__group_sel__bit21 21
#define R_SDRAM_CONFIG__group_sel__bit22 22
#define R_SDRAM_CONFIG__group_sel__bit23 23
#define R_SDRAM_CONFIG__group_sel__bit24 24
#define R_SDRAM_CONFIG__group_sel__bit25 25
#define R_SDRAM_CONFIG__group_sel__bit26 26
#define R_SDRAM_CONFIG__group_sel__bit27 27
#define R_SDRAM_CONFIG__group_sel__bit28 28
#define R_SDRAM_CONFIG__group_sel__bit29 29
#define R_SDRAM_CONFIG__ca1__BITNR 13
#define R_SDRAM_CONFIG__ca1__WIDTH 3
#define R_SDRAM_CONFIG__bank_sel1__BITNR 8
#define R_SDRAM_CONFIG__bank_sel1__WIDTH 5
#define R_SDRAM_CONFIG__bank_sel1__bit9 9
#define R_SDRAM_CONFIG__bank_sel1__bit10 10
#define R_SDRAM_CONFIG__bank_sel1__bit11 11
#define R_SDRAM_CONFIG__bank_sel1__bit12 12
#define R_SDRAM_CONFIG__bank_sel1__bit13 13
#define R_SDRAM_CONFIG__bank_sel1__bit14 14
#define R_SDRAM_CONFIG__bank_sel1__bit15 15
#define R_SDRAM_CONFIG__bank_sel1__bit16 16
#define R_SDRAM_CONFIG__bank_sel1__bit17 17
#define R_SDRAM_CONFIG__bank_sel1__bit18 18
#define R_SDRAM_CONFIG__bank_sel1__bit19 19
#define R_SDRAM_CONFIG__bank_sel1__bit20 20
#define R_SDRAM_CONFIG__bank_sel1__bit21 21
#define R_SDRAM_CONFIG__bank_sel1__bit22 22
#define R_SDRAM_CONFIG__bank_sel1__bit23 23
#define R_SDRAM_CONFIG__bank_sel1__bit24 24
#define R_SDRAM_CONFIG__bank_sel1__bit25 25
#define R_SDRAM_CONFIG__bank_sel1__bit26 26
#define R_SDRAM_CONFIG__bank_sel1__bit27 27
#define R_SDRAM_CONFIG__bank_sel1__bit28 28
#define R_SDRAM_CONFIG__bank_sel1__bit29 29
#define R_SDRAM_CONFIG__ca0__BITNR 5
#define R_SDRAM_CONFIG__ca0__WIDTH 3
#define R_SDRAM_CONFIG__bank_sel0__BITNR 0
#define R_SDRAM_CONFIG__bank_sel0__WIDTH 5
#define R_SDRAM_CONFIG__bank_sel0__bit9 9
#define R_SDRAM_CONFIG__bank_sel0__bit10 10
#define R_SDRAM_CONFIG__bank_sel0__bit11 11
#define R_SDRAM_CONFIG__bank_sel0__bit12 12
#define R_SDRAM_CONFIG__bank_sel0__bit13 13
#define R_SDRAM_CONFIG__bank_sel0__bit14 14
#define R_SDRAM_CONFIG__bank_sel0__bit15 15
#define R_SDRAM_CONFIG__bank_sel0__bit16 16
#define R_SDRAM_CONFIG__bank_sel0__bit17 17
#define R_SDRAM_CONFIG__bank_sel0__bit18 18
#define R_SDRAM_CONFIG__bank_sel0__bit19 19
#define R_SDRAM_CONFIG__bank_sel0__bit20 20
#define R_SDRAM_CONFIG__bank_sel0__bit21 21
#define R_SDRAM_CONFIG__bank_sel0__bit22 22
#define R_SDRAM_CONFIG__bank_sel0__bit23 23
#define R_SDRAM_CONFIG__bank_sel0__bit24 24
#define R_SDRAM_CONFIG__bank_sel0__bit25 25
#define R_SDRAM_CONFIG__bank_sel0__bit26 26
#define R_SDRAM_CONFIG__bank_sel0__bit27 27
#define R_SDRAM_CONFIG__bank_sel0__bit28 28
#define R_SDRAM_CONFIG__bank_sel0__bit29 29

/*
!* External DMA registers
!*/

#define R_EXT_DMA_0_CMD (IO_TYPECAST_UDWORD 0xb0000010)
#define R_EXT_DMA_0_CMD__cnt__BITNR 23
#define R_EXT_DMA_0_CMD__cnt__WIDTH 1
#define R_EXT_DMA_0_CMD__cnt__enable 1
#define R_EXT_DMA_0_CMD__cnt__disable 0
#define R_EXT_DMA_0_CMD__rqpol__BITNR 22
#define R_EXT_DMA_0_CMD__rqpol__WIDTH 1
#define R_EXT_DMA_0_CMD__rqpol__ahigh 0
#define R_EXT_DMA_0_CMD__rqpol__alow 1
#define R_EXT_DMA_0_CMD__apol__BITNR 21
#define R_EXT_DMA_0_CMD__apol__WIDTH 1
#define R_EXT_DMA_0_CMD__apol__ahigh 0
#define R_EXT_DMA_0_CMD__apol__alow 1
#define R_EXT_DMA_0_CMD__rq_ack__BITNR 20
#define R_EXT_DMA_0_CMD__rq_ack__WIDTH 1
#define R_EXT_DMA_0_CMD__rq_ack__burst 0
#define R_EXT_DMA_0_CMD__rq_ack__handsh 1
#define R_EXT_DMA_0_CMD__wid__BITNR 18
#define R_EXT_DMA_0_CMD__wid__WIDTH 2
#define R_EXT_DMA_0_CMD__wid__byte 0
#define R_EXT_DMA_0_CMD__wid__word 1
#define R_EXT_DMA_0_CMD__wid__dword 2
#define R_EXT_DMA_0_CMD__dir__BITNR 17
#define R_EXT_DMA_0_CMD__dir__WIDTH 1
#define R_EXT_DMA_0_CMD__dir__input 0
#define R_EXT_DMA_0_CMD__dir__output 1
#define R_EXT_DMA_0_CMD__run__BITNR 16
#define R_EXT_DMA_0_CMD__run__WIDTH 1
#define R_EXT_DMA_0_CMD__run__start 1
#define R_EXT_DMA_0_CMD__run__stop 0
#define R_EXT_DMA_0_CMD__trf_count__BITNR 0
#define R_EXT_DMA_0_CMD__trf_count__WIDTH 16

#define R_EXT_DMA_0_STAT (IO_TYPECAST_RO_UDWORD 0xb0000010)
#define R_EXT_DMA_0_STAT__run__BITNR 16
#define R_EXT_DMA_0_STAT__run__WIDTH 1
#define R_EXT_DMA_0_STAT__run__start 1
#define R_EXT_DMA_0_STAT__run__stop 0
#define R_EXT_DMA_0_STAT__trf_count__BITNR 0
#define R_EXT_DMA_0_STAT__trf_count__WIDTH 16

#define R_EXT_DMA_0_ADDR (IO_TYPECAST_UDWORD 0xb0000014)
#define R_EXT_DMA_0_ADDR__ext0_addr__BITNR 2
#define R_EXT_DMA_0_ADDR__ext0_addr__WIDTH 28

#define R_EXT_DMA_1_CMD (IO_TYPECAST_UDWORD 0xb0000018)
#define R_EXT_DMA_1_CMD__cnt__BITNR 23
#define R_EXT_DMA_1_CMD__cnt__WIDTH 1
#define R_EXT_DMA_1_CMD__cnt__enable 1
#define R_EXT_DMA_1_CMD__cnt__disable 0
#define R_EXT_DMA_1_CMD__rqpol__BITNR 22
#define R_EXT_DMA_1_CMD__rqpol__WIDTH 1
#define R_EXT_DMA_1_CMD__rqpol__ahigh 0
#define R_EXT_DMA_1_CMD__rqpol__alow 1
#define R_EXT_DMA_1_CMD__apol__BITNR 21
#define R_EXT_DMA_1_CMD__apol__WIDTH 1
#define R_EXT_DMA_1_CMD__apol__ahigh 0
#define R_EXT_DMA_1_CMD__apol__alow 1
#define R_EXT_DMA_1_CMD__rq_ack__BITNR 20
#define R_EXT_DMA_1_CMD__rq_ack__WIDTH 1
#define R_EXT_DMA_1_CMD__rq_ack__burst 0
#define R_EXT_DMA_1_CMD__rq_ack__handsh 1
#define R_EXT_DMA_1_CMD__wid__BITNR 18
#define R_EXT_DMA_1_CMD__wid__WIDTH 2
#define R_EXT_DMA_1_CMD__wid__byte 0
#define R_EXT_DMA_1_CMD__wid__word 1
#define R_EXT_DMA_1_CMD__wid__dword 2
#define R_EXT_DMA_1_CMD__dir__BITNR 17
#define R_EXT_DMA_1_CMD__dir__WIDTH 1
#define R_EXT_DMA_1_CMD__dir__input 0
#define R_EXT_DMA_1_CMD__dir__output 1
#define R_EXT_DMA_1_CMD__run__BITNR 16
#define R_EXT_DMA_1_CMD__run__WIDTH 1
#define R_EXT_DMA_1_CMD__run__start 1
#define R_EXT_DMA_1_CMD__run__stop 0
#define R_EXT_DMA_1_CMD__trf_count__BITNR 0
#define R_EXT_DMA_1_CMD__trf_count__WIDTH 16

#define R_EXT_DMA_1_STAT (IO_TYPECAST_RO_UDWORD 0xb0000018)
#define R_EXT_DMA_1_STAT__run__BITNR 16
#define R_EXT_DMA_1_STAT__run__WIDTH 1
#define R_EXT_DMA_1_STAT__run__start 1
#define R_EXT_DMA_1_STAT__run__stop 0
#define R_EXT_DMA_1_STAT__trf_count__BITNR 0
#define R_EXT_DMA_1_STAT__trf_count__WIDTH 16

#define R_EXT_DMA_1_ADDR (IO_TYPECAST_UDWORD 0xb000001c)
#define R_EXT_DMA_1_ADDR__ext0_addr__BITNR 2
#define R_EXT_DMA_1_ADDR__ext0_addr__WIDTH 28

/*
!* Timer registers
!*/

#define R_TIMER_CTRL (IO_TYPECAST_UDWORD 0xb0000020)
#define R_TIMER_CTRL__timerdiv1__BITNR 24
#define R_TIMER_CTRL__timerdiv1__WIDTH 8
#define R_TIMER_CTRL__timerdiv0__BITNR 16
#define R_TIMER_CTRL__timerdiv0__WIDTH 8
#define R_TIMER_CTRL__presc_timer1__BITNR 15
#define R_TIMER_CTRL__presc_timer1__WIDTH 1
#define R_TIMER_CTRL__presc_timer1__normal 0
#define R_TIMER_CTRL__presc_timer1__prescale 1
#define R_TIMER_CTRL__i1__BITNR 14
#define R_TIMER_CTRL__i1__WIDTH 1
#define R_TIMER_CTRL__i1__clr 1
#define R_TIMER_CTRL__i1__nop 0
#define R_TIMER_CTRL__tm1__BITNR 12
#define R_TIMER_CTRL__tm1__WIDTH 2
#define R_TIMER_CTRL__tm1__stop_ld 0
#define R_TIMER_CTRL__tm1__freeze 1
#define R_TIMER_CTRL__tm1__run 2
#define R_TIMER_CTRL__tm1__reserved 3
#define R_TIMER_CTRL__clksel1__BITNR 8
#define R_TIMER_CTRL__clksel1__WIDTH 4
#define R_TIMER_CTRL__clksel1__c300Hz 0
#define R_TIMER_CTRL__clksel1__c600Hz 1
#define R_TIMER_CTRL__clksel1__c1200Hz 2
#define R_TIMER_CTRL__clksel1__c2400Hz 3
#define R_TIMER_CTRL__clksel1__c4800Hz 4
#define R_TIMER_CTRL__clksel1__c9600Hz 5
#define R_TIMER_CTRL__clksel1__c19k2Hz 6
#define R_TIMER_CTRL__clksel1__c38k4Hz 7
#define R_TIMER_CTRL__clksel1__c57k6Hz 8
#define R_TIMER_CTRL__clksel1__c115k2Hz 9
#define R_TIMER_CTRL__clksel1__c230k4Hz 10
#define R_TIMER_CTRL__clksel1__c460k8Hz 11
#define R_TIMER_CTRL__clksel1__c921k6Hz 12
#define R_TIMER_CTRL__clksel1__c1843k2Hz 13
#define R_TIMER_CTRL__clksel1__c6250kHz 14
#define R_TIMER_CTRL__clksel1__cascade0 15
#define R_TIMER_CTRL__presc_ext__BITNR 7
#define R_TIMER_CTRL__presc_ext__WIDTH 1
#define R_TIMER_CTRL__presc_ext__prescale 0
#define R_TIMER_CTRL__presc_ext__external 1
#define R_TIMER_CTRL__i0__BITNR 6
#define R_TIMER_CTRL__i0__WIDTH 1
#define R_TIMER_CTRL__i0__clr 1
#define R_TIMER_CTRL__i0__nop 0
#define R_TIMER_CTRL__tm0__BITNR 4
#define R_TIMER_CTRL__tm0__WIDTH 2
#define R_TIMER_CTRL__tm0__stop_ld 0
#define R_TIMER_CTRL__tm0__freeze 1
#define R_TIMER_CTRL__tm0__run 2
#define R_TIMER_CTRL__tm0__reserved 3
#define R_TIMER_CTRL__clksel0__BITNR 0
#define R_TIMER_CTRL__clksel0__WIDTH 4
#define R_TIMER_CTRL__clksel0__c300Hz 0
#define R_TIMER_CTRL__clksel0__c600Hz 1
#define R_TIMER_CTRL__clksel0__c1200Hz 2
#define R_TIMER_CTRL__clksel0__c2400Hz 3
#define R_TIMER_CTRL__clksel0__c4800Hz 4
#define R_TIMER_CTRL__clksel0__c9600Hz 5
#define R_TIMER_CTRL__clksel0__c19k2Hz 6
#define R_TIMER_CTRL__clksel0__c38k4Hz 7
#define R_TIMER_CTRL__clksel0__c57k6Hz 8
#define R_TIMER_CTRL__clksel0__c115k2Hz 9
#define R_TIMER_CTRL__clksel0__c230k4Hz 10
#define R_TIMER_CTRL__clksel0__c460k8Hz 11
#define R_TIMER_CTRL__clksel0__c921k6Hz 12
#define R_TIMER_CTRL__clksel0__c1843k2Hz 13
#define R_TIMER_CTRL__clksel0__c6250kHz 14
#define R_TIMER_CTRL__clksel0__flexible 15

#define R_TIMER_DATA (IO_TYPECAST_RO_UDWORD 0xb0000020)
#define R_TIMER_DATA__timer1__BITNR 24
#define R_TIMER_DATA__timer1__WIDTH 8
#define R_TIMER_DATA__timer0__BITNR 16
#define R_TIMER_DATA__timer0__WIDTH 8
#define R_TIMER_DATA__clkdiv_high__BITNR 8
#define R_TIMER_DATA__clkdiv_high__WIDTH 8
#define R_TIMER_DATA__clkdiv_low__BITNR 0
#define R_TIMER_DATA__clkdiv_low__WIDTH 8

#define R_TIMER01_DATA (IO_TYPECAST_RO_UWORD 0xb0000022)
#define R_TIMER01_DATA__count__BITNR 0
#define R_TIMER01_DATA__count__WIDTH 16

#define R_TIMER0_DATA (IO_TYPECAST_RO_BYTE 0xb0000022)
#define R_TIMER0_DATA__count__BITNR 0
#define R_TIMER0_DATA__count__WIDTH 8

#define R_TIMER1_DATA (IO_TYPECAST_RO_BYTE 0xb0000023)
#define R_TIMER1_DATA__count__BITNR 0
#define R_TIMER1_DATA__count__WIDTH 8

#define R_WATCHDOG (IO_TYPECAST_UDWORD 0xb0000024)
#define R_WATCHDOG__key__BITNR 1
#define R_WATCHDOG__key__WIDTH 3
#define R_WATCHDOG__enable__BITNR 0
#define R_WATCHDOG__enable__WIDTH 1
#define R_WATCHDOG__enable__stop 0
#define R_WATCHDOG__enable__start 1

#define R_CLOCK_PRESCALE (IO_TYPECAST_UDWORD 0xb00000f0)
#define R_CLOCK_PRESCALE__ser_presc__BITNR 16
#define R_CLOCK_PRESCALE__ser_presc__WIDTH 16
#define R_CLOCK_PRESCALE__tim_presc__BITNR 0
#define R_CLOCK_PRESCALE__tim_presc__WIDTH 16

#define R_SERIAL_PRESCALE (IO_TYPECAST_UWORD 0xb00000f2)
#define R_SERIAL_PRESCALE__ser_presc__BITNR 0
#define R_SERIAL_PRESCALE__ser_presc__WIDTH 16

#define R_TIMER_PRESCALE (IO_TYPECAST_UWORD 0xb00000f0)
#define R_TIMER_PRESCALE__tim_presc__BITNR 0
#define R_TIMER_PRESCALE__tim_presc__WIDTH 16

#define R_PRESCALE_STATUS (IO_TYPECAST_RO_UDWORD 0xb00000f0)
#define R_PRESCALE_STATUS__ser_status__BITNR 16
#define R_PRESCALE_STATUS__ser_status__WIDTH 16
#define R_PRESCALE_STATUS__tim_status__BITNR 0
#define R_PRESCALE_STATUS__tim_status__WIDTH 16

#define R_SER_PRESC_STATUS (IO_TYPECAST_RO_UWORD 0xb00000f2)
#define R_SER_PRESC_STATUS__ser_status__BITNR 0
#define R_SER_PRESC_STATUS__ser_status__WIDTH 16

#define R_TIM_PRESC_STATUS (IO_TYPECAST_RO_UWORD 0xb00000f0)
#define R_TIM_PRESC_STATUS__tim_status__BITNR 0
#define R_TIM_PRESC_STATUS__tim_status__WIDTH 16

#define R_SYNC_SERIAL_PRESCALE (IO_TYPECAST_UDWORD 0xb00000f4)
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__BITNR 23
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__codec 0
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u3__baudrate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__BITNR 22
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__external 0
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u3__internal 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__BITNR 21
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__codec 0
#define R_SYNC_SERIAL_PRESCALE__clk_sel_u1__baudrate 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__BITNR 20
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__external 0
#define R_SYNC_SERIAL_PRESCALE__word_stb_sel_u1__internal 1
#define R_SYNC_SERIAL_PRESCALE__prescaler__BITNR 16
#define R_SYNC_SERIAL_PRESCALE__prescaler__WIDTH 3
#define R_SYNC_SERIAL_PRESCALE__prescaler__div1 0
#define R_SYNC_SERIAL_PRESCALE__prescaler__div2 1
#define R_SYNC_SERIAL_PRESCALE__prescaler__div4 2
#define R_SYNC_SERIAL_PRESCALE__prescaler__div8 3
#define R_SYNC_SERIAL_PRESCALE__prescaler__div16 4
#define R_SYNC_SERIAL_PRESCALE__prescaler__div32 5
#define R_SYNC_SERIAL_PRESCALE__prescaler__div64 6
#define R_SYNC_SERIAL_PRESCALE__prescaler__div128 7
#define R_SYNC_SERIAL_PRESCALE__warp_mode__BITNR 15
#define R_SYNC_SERIAL_PRESCALE__warp_mode__WIDTH 1
#define R_SYNC_SERIAL_PRESCALE__warp_mode__normal 0
#define R_SYNC_SERIAL_PRESCALE__warp_mode__enabled 1
#define R_SYNC_SERIAL_PRESCALE__frame_rate__BITNR 11
#define R_SYNC_SERIAL_PRESCALE__frame_rate__WIDTH 4
#define R_SYNC_SERIAL_PRESCALE__word_rate__BITNR 0
#define R_SYNC_SERIAL_PRESCALE__word_rate__WIDTH 10

/*
!* Shared RAM interface registers
!*/

#define R_SHARED_RAM_CONFIG (IO_TYPECAST_UDWORD 0xb0000040)
#define R_SHARED_RAM_CONFIG__width__BITNR 3
#define R_SHARED_RAM_CONFIG__width__WIDTH 1
#define R_SHARED_RAM_CONFIG__width__byte 0
#define R_SHARED_RAM_CONFIG__width__word 1
#define R_SHARED_RAM_CONFIG__enable__BITNR 2
#define R_SHARED_RAM_CONFIG__enable__WIDTH 1
#define R_SHARED_RAM_CONFIG__enable__yes 1
#define R_SHARED_RAM_CONFIG__enable__no 0
#define R_SHARED_RAM_CONFIG__pint__BITNR 1
#define R_SHARED_RAM_CONFIG__pint__WIDTH 1
#define R_SHARED_RAM_CONFIG__pint__int 1
#define R_SHARED_RAM_CONFIG__pint__nop 0
#define R_SHARED_RAM_CONFIG__clri__BITNR 0
#define R_SHARED_RAM_CONFIG__clri__WIDTH 1
#define R_SHARED_RAM_CONFIG__clri__clr 1
#define R_SHARED_RAM_CONFIG__clri__nop 0

#define R_SHARED_RAM_ADDR (IO_TYPECAST_UDWORD 0xb0000044)
#define R_SHARED_RAM_ADDR__base_addr__BITNR 8
#define R_SHARED_RAM_ADDR__base_addr__WIDTH 22

/*
!* General config registers
!*/

#define R_GEN_CONFIG (IO_TYPECAST_UDWORD 0xb000002c)
#define R_GEN_CONFIG__par_w__BITNR 31
#define R_GEN_CONFIG__par_w__WIDTH 1
#define R_GEN_CONFIG__par_w__select 1
#define R_GEN_CONFIG__par_w__disable 0
#define R_GEN_CONFIG__usb2__BITNR 30
#define R_GEN_CONFIG__usb2__WIDTH 1
#define R_GEN_CONFIG__usb2__select 1
#define R_GEN_CONFIG__usb2__disable 0
#define R_GEN_CONFIG__usb1__BITNR 29
#define R_GEN_CONFIG__usb1__WIDTH 1
#define R_GEN_CONFIG__usb1__select 1
#define R_GEN_CONFIG__usb1__disable 0
#define R_GEN_CONFIG__g24dir__BITNR 27
#define R_GEN_CONFIG__g24dir__WIDTH 1
#define R_GEN_CONFIG__g24dir__in 0
#define R_GEN_CONFIG__g24dir__out 1
#define R_GEN_CONFIG__g16_23dir__BITNR 26
#define R_GEN_CONFIG__g16_23dir__WIDTH 1
#define R_GEN_CONFIG__g16_23dir__in 0
#define R_GEN_CONFIG__g16_23dir__out 1
#define R_GEN_CONFIG__g8_15dir__BITNR 25
#define R_GEN_CONFIG__g8_15dir__WIDTH 1
#define R_GEN_CONFIG__g8_15dir__in 0
#define R_GEN_CONFIG__g8_15dir__out 1
#define R_GEN_CONFIG__g0dir__BITNR 24
#define R_GEN_CONFIG__g0dir__WIDTH 1
#define R_GEN_CONFIG__g0dir__in 0
#define R_GEN_CONFIG__g0dir__out 1
#define R_GEN_CONFIG__dma9__BITNR 23
#define R_GEN_CONFIG__dma9__WIDTH 1
#define R_GEN_CONFIG__dma9__usb 0
#define R_GEN_CONFIG__dma9__serial1 1
#define R_GEN_CONFIG__dma8__BITNR 22
#define R_GEN_CONFIG__dma8__WIDTH 1
#define R_GEN_CONFIG__dma8__usb 0
#define R_GEN_CONFIG__dma8__serial1 1
#define R_GEN_CONFIG__dma7__BITNR 20
#define R_GEN_CONFIG__dma7__WIDTH 2
#define R_GEN_CONFIG__dma7__unused 0
#define R_GEN_CONFIG__dma7__serial0 1
#define R_GEN_CONFIG__dma7__extdma1 2
#define R_GEN_CONFIG__dma7__intdma6 3
#define R_GEN_CONFIG__dma6__BITNR 18
#define R_GEN_CONFIG__dma6__WIDTH 2
#define R_GEN_CONFIG__dma6__unused 0
#define R_GEN_CONFIG__dma6__serial0 1
#define R_GEN_CONFIG__dma6__extdma1 2
#define R_GEN_CONFIG__dma6__intdma7 3
#define R_GEN_CONFIG__dma5__BITNR 16
#define R_GEN_CONFIG__dma5__WIDTH 2
#define R_GEN_CONFIG__dma5__par1 0
#define R_GEN_CONFIG__dma5__scsi1 1
#define R_GEN_CONFIG__dma5__serial3 2
#define R_GEN_CONFIG__dma5__extdma0 3
#define R_GEN_CONFIG__dma4__BITNR 14
#define R_GEN_CONFIG__dma4__WIDTH 2
#define R_GEN_CONFIG__dma4__par1 0
#define R_GEN_CONFIG__dma4__scsi1 1
#define R_GEN_CONFIG__dma4__serial3 2
#define R_GEN_CONFIG__dma4__extdma0 3
#define R_GEN_CONFIG__dma3__BITNR 12
#define R_GEN_CONFIG__dma3__WIDTH 2
#define R_GEN_CONFIG__dma3__par0 0
#define R_GEN_CONFIG__dma3__scsi0 1
#define R_GEN_CONFIG__dma3__serial2 2
#define R_GEN_CONFIG__dma3__ata 3
#define R_GEN_CONFIG__dma2__BITNR 10
#define R_GEN_CONFIG__dma2__WIDTH 2
#define R_GEN_CONFIG__dma2__par0 0
#define R_GEN_CONFIG__dma2__scsi0 1
#define R_GEN_CONFIG__dma2__serial2 2
#define R_GEN_CONFIG__dma2__ata 3
#define R_GEN_CONFIG__mio_w__BITNR 9
#define R_GEN_CONFIG__mio_w__WIDTH 1
#define R_GEN_CONFIG__mio_w__select 1
#define R_GEN_CONFIG__mio_w__disable 0
#define R_GEN_CONFIG__ser3__BITNR 8
#define R_GEN_CONFIG__ser3__WIDTH 1
#define R_GEN_CONFIG__ser3__select 1
#define R_GEN_CONFIG__ser3__disable 0
#define R_GEN_CONFIG__par1__BITNR 7
#define R_GEN_CONFIG__par1__WIDTH 1
#define R_GEN_CONFIG__par1__select 1
#define R_GEN_CONFIG__par1__disable 0
#define R_GEN_CONFIG__scsi0w__BITNR 6
#define R_GEN_CONFIG__scsi0w__WIDTH 1
#define R_GEN_CONFIG__scsi0w__select 1
#define R_GEN_CONFIG__scsi0w__disable 0
#define R_GEN_CONFIG__scsi1__BITNR 5
#define R_GEN_CONFIG__scsi1__WIDTH 1
#define R_GEN_CONFIG__scsi1__select 1
#define R_GEN_CONFIG__scsi1__disable 0
#define R_GEN_CONFIG__mio__BITNR 4
#define R_GEN_CONFIG__mio__WIDTH 1
#define R_GEN_CONFIG__mio__select 1
#define R_GEN_CONFIG__mio__disable 0
#define R_GEN_CONFIG__ser2__BITNR 3
#define R_GEN_CONFIG__ser2__WIDTH 1
#define R_GEN_CONFIG__ser2__select 1
#define R_GEN_CONFIG__ser2__disable 0
#define R_GEN_CONFIG__par0__BITNR 2
#define R_GEN_CONFIG__par0__WIDTH 1
#define R_GEN_CONFIG__par0__select 1
#define R_GEN_CONFIG__par0__disable 0
#define R_GEN_CONFIG__ata__BITNR 1
#define R_GEN_CONFIG__ata__WIDTH 1
#define R_GEN_CONFIG__ata__select 1
#define R_GEN_CONFIG__ata__disable 0
#define R_GEN_CONFIG__scsi0__BITNR 0
#define R_GEN_CONFIG__scsi0__WIDTH 1
#define R_GEN_CONFIG__scsi0__select 1
#define R_GEN_CONFIG__scsi0__disable 0

#define R_GEN_CONFIG_II (IO_TYPECAST_UDWORD 0xb0000034)
#define R_GEN_CONFIG_II__sermode3__BITNR 6
#define R_GEN_CONFIG_II__sermode3__WIDTH 1
#define R_GEN_CONFIG_II__sermode3__async 0
#define R_GEN_CONFIG_II__sermode3__sync 1
#define R_GEN_CONFIG_II__sermode1__BITNR 4
#define R_GEN_CONFIG_II__sermode1__WIDTH 1
#define R_GEN_CONFIG_II__sermode1__async 0
#define R_GEN_CONFIG_II__sermode1__sync 1
#define R_GEN_CONFIG_II__ext_clk__BITNR 2
#define R_GEN_CONFIG_II__ext_clk__WIDTH 1
#define R_GEN_CONFIG_II__ext_clk__select 1
#define R_GEN_CONFIG_II__ext_clk__disable 0
#define R_GEN_CONFIG_II__ser2__BITNR 1
#define R_GEN_CONFIG_II__ser2__WIDTH 1
#define R_GEN_CONFIG_II__ser2__select 1
#define R_GEN_CONFIG_II__ser2__disable 0
#define R_GEN_CONFIG_II__ser3__BITNR 0
#define R_GEN_CONFIG_II__ser3__WIDTH 1
#define R_GEN_CONFIG_II__ser3__select 1
#define R_GEN_CONFIG_II__ser3__disable 0

#define R_PORT_G_DATA (IO_TYPECAST_UDWORD 0xb0000028)
#define R_PORT_G_DATA__data__BITNR 0
#define R_PORT_G_DATA__data__WIDTH 32

/*
!* General port configuration registers
!*/

#define R_PORT_PA_SET (IO_TYPECAST_UDWORD 0xb0000030)
#define R_PORT_PA_SET__dir7__BITNR 15
#define R_PORT_PA_SET__dir7__WIDTH 1
#define R_PORT_PA_SET__dir7__input 0
#define R_PORT_PA_SET__dir7__output 1
#define R_PORT_PA_SET__dir6__BITNR 14
#define R_PORT_PA_SET__dir6__WIDTH 1
#define R_PORT_PA_SET__dir6__input 0
#define R_PORT_PA_SET__dir6__output 1
#define R_PORT_PA_SET__dir5__BITNR 13
#define R_PORT_PA_SET__dir5__WIDTH 1
#define R_PORT_PA_SET__dir5__input 0
#define R_PORT_PA_SET__dir5__output 1
#define R_PORT_PA_SET__dir4__BITNR 12
#define R_PORT_PA_SET__dir4__WIDTH 1
#define R_PORT_PA_SET__dir4__input 0
#define R_PORT_PA_SET__dir4__output 1
#define R_PORT_PA_SET__dir3__BITNR 11
#define R_PORT_PA_SET__dir3__WIDTH 1
#define R_PORT_PA_SET__dir3__input 0
#define R_PORT_PA_SET__dir3__output 1
#define R_PORT_PA_SET__dir2__BITNR 10
#define R_PORT_PA_SET__dir2__WIDTH 1
#define R_PORT_PA_SET__dir2__input 0
#define R_PORT_PA_SET__dir2__output 1
#define R_PORT_PA_SET__dir1__BITNR 9
#define R_PORT_PA_SET__dir1__WIDTH 1
#define R_PORT_PA_SET__dir1__input 0
#define R_PORT_PA_SET__dir1__output 1
#define R_PORT_PA_SET__dir0__BITNR 8
#define R_PORT_PA_SET__dir0__WIDTH 1
#define R_PORT_PA_SET__dir0__input 0
#define R_PORT_PA_SET__dir0__output 1
#define R_PORT_PA_SET__data_out__BITNR 0
#define R_PORT_PA_SET__data_out__WIDTH 8

#define R_PORT_PA_DATA (IO_TYPECAST_BYTE 0xb0000030)
#define R_PORT_PA_DATA__data_out__BITNR 0
#define R_PORT_PA_DATA__data_out__WIDTH 8

#define R_PORT_PA_DIR (IO_TYPECAST_BYTE 0xb0000031)
#define R_PORT_PA_DIR__dir7__BITNR 7
#define R_PORT_PA_DIR__dir7__WIDTH 1
#define R_PORT_PA_DIR__dir7__input 0
#define R_PORT_PA_DIR__dir7__output 1
#define R_PORT_PA_DIR__dir6__BITNR 6
#define R_PORT_PA_DIR__dir6__WIDTH 1
#define R_PORT_PA_DIR__dir6__input 0
#define R_PORT_PA_DIR__dir6__output 1
#define R_PORT_PA_DIR__dir5__BITNR 5
#define R_PORT_PA_DIR__dir5__WIDTH 1
#define R_PORT_PA_DIR__dir5__input 0
#define R_PORT_PA_DIR__dir5__output 1
#define R_PORT_PA_DIR__dir4__BITNR 4
#define R_PORT_PA_DIR__dir4__WIDTH 1
#define R_PORT_PA_DIR__dir4__input 0
#define R_PORT_PA_DIR__dir4__output 1
#define R_PORT_PA_DIR__dir3__BITNR 3
#define R_PORT_PA_DIR__dir3__WIDTH 1
#define R_PORT_PA_DIR__dir3__input 0
#define R_PORT_PA_DIR__dir3__output 1
#define R_PORT_PA_DIR__dir2__BITNR 2
#define R_PORT_PA_DIR__dir2__WIDTH 1
#define R_PORT_PA_DIR__dir2__input 0
#define R_PORT_PA_DIR__dir2__output 1
#define R_PORT_PA_DIR__dir1__BITNR 1
#define R_PORT_PA_DIR__dir1__WIDTH 1
#define R_PORT_PA_DIR__dir1__input 0
#define R_PORT_PA_DIR__dir1__output 1
#define R_PORT_PA_DIR__dir0__BITNR 0
#define R_PORT_PA_DIR__dir0__WIDTH 1
#define R_PORT_PA_DIR__dir0__input 0
#define R_PORT_PA_DIR__dir0__output 1

#define R_PORT_PA_READ (IO_TYPECAST_RO_UDWORD 0xb0000030)
#define R_PORT_PA_READ__data_in__BITNR 0
#define R_PORT_PA_READ__data_in__WIDTH 8

#define R_PORT_PB_SET (IO_TYPECAST_UDWORD 0xb0000038)
#define R_PORT_PB_SET__syncser3__BITNR 29
#define R_PORT_PB_SET__syncser3__WIDTH 1
#define R_PORT_PB_SET__syncser3__port_cs 0
#define R_PORT_PB_SET__syncser3__ss3extra 1
#define R_PORT_PB_SET__syncser1__BITNR 28
#define R_PORT_PB_SET__syncser1__WIDTH 1
#define R_PORT_PB_SET__syncser1__port_cs 0
#define R_PORT_PB_SET__syncser1__ss1extra 1
#define R_PORT_PB_SET__i2c_en__BITNR 27
#define R_PORT_PB_SET__i2c_en__WIDTH 1
#define R_PORT_PB_SET__i2c_en__off 0
#define R_PORT_PB_SET__i2c_en__on 1
#define R_PORT_PB_SET__i2c_d__BITNR 26
#define R_PORT_PB_SET__i2c_d__WIDTH 1
#define R_PORT_PB_SET__i2c_clk__BITNR 25
#define R_PORT_PB_SET__i2c_clk__WIDTH 1
#define R_PORT_PB_SET__i2c_oe___BITNR 24
#define R_PORT_PB_SET__i2c_oe___WIDTH 1
#define R_PORT_PB_SET__i2c_oe___enable 0
#define R_PORT_PB_SET__i2c_oe___disable 1
#define R_PORT_PB_SET__cs7__BITNR 23
#define R_PORT_PB_SET__cs7__WIDTH 1
#define R_PORT_PB_SET__cs7__port 0
#define R_PORT_PB_SET__cs7__cs 1
#define R_PORT_PB_SET__cs6__BITNR 22
#define R_PORT_PB_SET__cs6__WIDTH 1
#define R_PORT_PB_SET__cs6__port 0
#define R_PORT_PB_SET__cs6__cs 1
#define R_PORT_PB_SET__cs5__BITNR 21
#define R_PORT_PB_SET__cs5__WIDTH 1
#define R_PORT_PB_SET__cs5__port 0
#define R_PORT_PB_SET__cs5__cs 1
#define R_PORT_PB_SET__cs4__BITNR 20
#define R_PORT_PB_SET__cs4__WIDTH 1
#define R_PORT_PB_SET__cs4__port 0
#define R_PORT_PB_SET__cs4__cs 1
#define R_PORT_PB_SET__cs3__BITNR 19
#define R_PORT_PB_SET__cs3__WIDTH 1
#define R_PORT_PB_SET__cs3__port 0
#define R_PORT_PB_SET__cs3__cs 1
#define R_PORT_PB_SET__cs2__BITNR 18
#define R_PORT_PB_SET__cs2__WIDTH 1
#define R_PORT_PB_SET__cs2__port 0
#define R_PORT_PB_SET__cs2__cs 1
#define R_PORT_PB_SET__scsi1__BITNR 17
#define R_PORT_PB_SET__scsi1__WIDTH 1
#define R_PORT_PB_SET__scsi1__port_cs 0
#define R_PORT_PB_SET__scsi1__enph 1
#define R_PORT_PB_SET__scsi0__BITNR 16
#define R_PORT_PB_SET__scsi0__WIDTH 1
#define R_PORT_PB_SET__scsi0__port_cs 0
#define R_PORT_PB_SET__scsi0__enph 1
#define R_PORT_PB_SET__dir7__BITNR 15
#define R_PORT_PB_SET__dir7__WIDTH 1
#define R_PORT_PB_SET__dir7__input 0
#define R_PORT_PB_SET__dir7__output 1
#define R_PORT_PB_SET__dir6__BITNR 14
#define R_PORT_PB_SET__dir6__WIDTH 1
#define R_PORT_PB_SET__dir6__input 0
#define R_PORT_PB_SET__dir6__output 1
#define R_PORT_PB_SET__dir5__BITNR 13
#define R_PORT_PB_SET__dir5__WIDTH 1
#define R_PORT_PB_SET__dir5__input 0
#define R_PORT_PB_SET__dir5__output 1
#define R_PORT_PB_SET__dir4__BITNR 12
#define R_PORT_PB_SET__dir4__WIDTH 1
#define R_PORT_PB_SET__dir4__input 0
#define R_PORT_PB_SET__dir4__output 1
#define R_PORT_PB_SET__dir3__BITNR 11
#define R_PORT_PB_SET__dir3__WIDTH 1
#define R_PORT_PB_SET__dir3__input 0
#define R_PORT_PB_SET__dir3__output 1
#define R_PORT_PB_SET__dir2__BITNR 10
#define R_PORT_PB_SET__dir2__WIDTH 1
#define R_PORT_PB_SET__dir2__input 0
#define R_PORT_PB_SET__dir2__output 1
#define R_PORT_PB_SET__dir1__BITNR 9
#define R_PORT_PB_SET__dir1__WIDTH 1
#define R_PORT_PB_SET__dir1__input 0
#define R_PORT_PB_SET__dir1__output 1
#define R_PORT_PB_SET__dir0__BITNR 8
#define R_PORT_PB_SET__dir0__WIDTH 1
#define R_PORT_PB_SET__dir0__input 0
#define R_PORT_PB_SET__dir0__output 1
#define R_PORT_PB_SET__data_out__BITNR 0
#define R_PORT_PB_SET__data_out__WIDTH 8

#define R_PORT_PB_DATA (IO_TYPECAST_BYTE 0xb0000038)
#define R_PORT_PB_DATA__data_out__BITNR 0
#define R_PORT_PB_DATA__data_out__WIDTH 8

#define R_PORT_PB_DIR (IO_TYPECAST_BYTE 0xb0000039)
#define R_PORT_PB_DIR__dir7__BITNR 7
#define R_PORT_PB_DIR__dir7__WIDTH 1
#define R_PORT_PB_DIR__dir7__input 0
#define R_PORT_PB_DIR__dir7__output 1
#define R_PORT_PB_DIR__dir6__BITNR 6
#define R_PORT_PB_DIR__dir6__WIDTH 1
#define R_PORT_PB_DIR__dir6__input 0
#define R_PORT_PB_DIR__dir6__output 1
#define R_PORT_PB_DIR__dir5__BITNR 5
#define R_PORT_PB_DIR__dir5__WIDTH 1
#define R_PORT_PB_DIR__dir5__input 0
#define R_PORT_PB_DIR__dir5__output 1
#define R_PORT_PB_DIR__dir4__BITNR 4
#define R_PORT_PB_DIR__dir4__WIDTH 1
#define R_PORT_PB_DIR__dir4__input 0
#define R_PORT_PB_DIR__dir4__output 1
#define R_PORT_PB_DIR__dir3__BITNR 3
#define R_PORT_PB_DIR__dir3__WIDTH 1
#define R_PORT_PB_DIR__dir3__input 0
#define R_PORT_PB_DIR__dir3__output 1
#define R_PORT_PB_DIR__dir2__BITNR 2
#define R_PORT_PB_DIR__dir2__WIDTH 1
#define R_PORT_PB_DIR__dir2__input 0
#define R_PORT_PB_DIR__dir2__output 1
#define R_PORT_PB_DIR__dir1__BITNR 1
#define R_PORT_PB_DIR__dir1__WIDTH 1
#define R_PORT_PB_DIR__dir1__input 0
#define R_PORT_PB_DIR__dir1__output 1
#define R_PORT_PB_DIR__dir0__BITNR 0
#define R_PORT_PB_DIR__dir0__WIDTH 1
#define R_PORT_PB_DIR__dir0__input 0
#define R_PORT_PB_DIR__dir0__output 1

#define R_PORT_PB_CONFIG (IO_TYPECAST_BYTE 0xb000003a)
#define R_PORT_PB_CONFIG__cs7__BITNR 7
#define R_PORT_PB_CONFIG__cs7__WIDTH 1
#define R_PORT_PB_CONFIG__cs7__port 0
#define R_PORT_PB_CONFIG__cs7__cs 1
#define R_PORT_PB_CONFIG__cs6__BITNR 6
#define R_PORT_PB_CONFIG__cs6__WIDTH 1
#define R_PORT_PB_CONFIG__cs6__port 0
#define R_PORT_PB_CONFIG__cs6__cs 1
#define R_PORT_PB_CONFIG__cs5__BITNR 5
#define R_PORT_PB_CONFIG__cs5__WIDTH 1
#define R_PORT_PB_CONFIG__cs5__port 0
#define R_PORT_PB_CONFIG__cs5__cs 1
#define R_PORT_PB_CONFIG__cs4__BITNR 4
#define R_PORT_PB_CONFIG__cs4__WIDTH 1
#define R_PORT_PB_CONFIG__cs4__port 0
#define R_PORT_PB_CONFIG__cs4__cs 1
#define R_PORT_PB_CONFIG__cs3__BITNR 3
#define R_PORT_PB_CONFIG__cs3__WIDTH 1
#define R_PORT_PB_CONFIG__cs3__port 0
#define R_PORT_PB_CONFIG__cs3__cs 1
#define R_PORT_PB_CONFIG__cs2__BITNR 2
#define R_PORT_PB_CONFIG__cs2__WIDTH 1
#define R_PORT_PB_CONFIG__cs2__port 0
#define R_PORT_PB_CONFIG__cs2__cs 1
#define R_PORT_PB_CONFIG__scsi1__BITNR 1
#define R_PORT_PB_CONFIG__scsi1__WIDTH 1
#define R_PORT_PB_CONFIG__scsi1__port_cs 0
#define R_PORT_PB_CONFIG__scsi1__enph 1
#define R_PORT_PB_CONFIG__scsi0__BITNR 0
#define R_PORT_PB_CONFIG__scsi0__WIDTH 1
#define R_PORT_PB_CONFIG__scsi0__port_cs 0
#define R_PORT_PB_CONFIG__scsi0__enph 1

#define R_PORT_PB_I2C (IO_TYPECAST_BYTE 0xb000003b)
#define R_PORT_PB_I2C__syncser3__BITNR 5
#define R_PORT_PB_I2C__syncser3__WIDTH 1
#define R_PORT_PB_I2C__syncser3__port_cs 0
#define R_PORT_PB_I2C__syncser3__ss3extra 1
#define R_PORT_PB_I2C__syncser1__BITNR 4
#define R_PORT_PB_I2C__syncser1__WIDTH 1
#define R_PORT_PB_I2C__syncser1__port_cs 0
#define R_PORT_PB_I2C__syncser1__ss1extra 1
#define R_PORT_PB_I2C__i2c_en__BITNR 3
#define R_PORT_PB_I2C__i2c_en__WIDTH 1
#define R_PORT_PB_I2C__i2c_en__off 0
#define R_PORT_PB_I2C__i2c_en__on 1
#define R_PORT_PB_I2C__i2c_d__BITNR 2
#define R_PORT_PB_I2C__i2c_d__WIDTH 1
#define R_PORT_PB_I2C__i2c_clk__BITNR 1
#define R_PORT_PB_I2C__i2c_clk__WIDTH 1
#define R_PORT_PB_I2C__i2c_oe___BITNR 0
#define R_PORT_PB_I2C__i2c_oe___WIDTH 1
#define R_PORT_PB_I2C__i2c_oe___enable 0
#define R_PORT_PB_I2C__i2c_oe___disable 1

#define R_PORT_PB_READ (IO_TYPECAST_RO_UDWORD 0xb0000038)
#define R_PORT_PB_READ__data_in__BITNR 0
#define R_PORT_PB_READ__data_in__WIDTH 8

/*
!* Serial port registers
!*/

#define R_SERIAL0_CTRL (IO_TYPECAST_UDWORD 0xb0000060)
#define R_SERIAL0_CTRL__tr_baud__BITNR 28
#define R_SERIAL0_CTRL__tr_baud__WIDTH 4
#define R_SERIAL0_CTRL__tr_baud__c300Hz 0
#define R_SERIAL0_CTRL__tr_baud__c600Hz 1
#define R_SERIAL0_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL0_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL0_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL0_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL0_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL0_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL0_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL0_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL0_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL0_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL0_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL0_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL0_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL0_CTRL__tr_baud__reserved 15
#define R_SERIAL0_CTRL__rec_baud__BITNR 24
#define R_SERIAL0_CTRL__rec_baud__WIDTH 4
#define R_SERIAL0_CTRL__rec_baud__c300Hz 0
#define R_SERIAL0_CTRL__rec_baud__c600Hz 1
#define R_SERIAL0_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL0_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL0_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL0_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL0_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL0_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL0_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL0_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL0_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL0_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL0_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL0_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL0_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL0_CTRL__rec_baud__reserved 15
#define R_SERIAL0_CTRL__dma_err__BITNR 23
#define R_SERIAL0_CTRL__dma_err__WIDTH 1
#define R_SERIAL0_CTRL__dma_err__stop 0
#define R_SERIAL0_CTRL__dma_err__ignore 1
#define R_SERIAL0_CTRL__rec_enable__BITNR 22
#define R_SERIAL0_CTRL__rec_enable__WIDTH 1
#define R_SERIAL0_CTRL__rec_enable__disable 0
#define R_SERIAL0_CTRL__rec_enable__enable 1
#define R_SERIAL0_CTRL__rts___BITNR 21
#define R_SERIAL0_CTRL__rts___WIDTH 1
#define R_SERIAL0_CTRL__rts___active 0
#define R_SERIAL0_CTRL__rts___inactive 1
#define R_SERIAL0_CTRL__sampling__BITNR 20
#define R_SERIAL0_CTRL__sampling__WIDTH 1
#define R_SERIAL0_CTRL__sampling__middle 0
#define R_SERIAL0_CTRL__sampling__majority 1
#define R_SERIAL0_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL0_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL0_CTRL__rec_stick_par__normal 0
#define R_SERIAL0_CTRL__rec_stick_par__stick 1
#define R_SERIAL0_CTRL__rec_par__BITNR 18
#define R_SERIAL0_CTRL__rec_par__WIDTH 1
#define R_SERIAL0_CTRL__rec_par__even 0
#define R_SERIAL0_CTRL__rec_par__odd 1
#define R_SERIAL0_CTRL__rec_par_en__BITNR 17
#define R_SERIAL0_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_CTRL__rec_par_en__disable 0
#define R_SERIAL0_CTRL__rec_par_en__enable 1
#define R_SERIAL0_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL0_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL0_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL0_CTRL__txd__BITNR 15
#define R_SERIAL0_CTRL__txd__WIDTH 1
#define R_SERIAL0_CTRL__tr_enable__BITNR 14
#define R_SERIAL0_CTRL__tr_enable__WIDTH 1
#define R_SERIAL0_CTRL__tr_enable__disable 0
#define R_SERIAL0_CTRL__tr_enable__enable 1
#define R_SERIAL0_CTRL__auto_cts__BITNR 13
#define R_SERIAL0_CTRL__auto_cts__WIDTH 1
#define R_SERIAL0_CTRL__auto_cts__disabled 0
#define R_SERIAL0_CTRL__auto_cts__active 1
#define R_SERIAL0_CTRL__stop_bits__BITNR 12
#define R_SERIAL0_CTRL__stop_bits__WIDTH 1
#define R_SERIAL0_CTRL__stop_bits__one_bit 0
#define R_SERIAL0_CTRL__stop_bits__two_bits 1
#define R_SERIAL0_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL0_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL0_CTRL__tr_stick_par__normal 0
#define R_SERIAL0_CTRL__tr_stick_par__stick 1
#define R_SERIAL0_CTRL__tr_par__BITNR 10
#define R_SERIAL0_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_CTRL__tr_par__even 0
#define R_SERIAL0_CTRL__tr_par__odd 1
#define R_SERIAL0_CTRL__tr_par_en__BITNR 9
#define R_SERIAL0_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL0_CTRL__tr_par_en__disable 0
#define R_SERIAL0_CTRL__tr_par_en__enable 1
#define R_SERIAL0_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL0_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL0_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL0_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL0_CTRL__data_out__BITNR 0
#define R_SERIAL0_CTRL__data_out__WIDTH 8

#define R_SERIAL0_BAUD (IO_TYPECAST_BYTE 0xb0000063)
#define R_SERIAL0_BAUD__tr_baud__BITNR 4
#define R_SERIAL0_BAUD__tr_baud__WIDTH 4
#define R_SERIAL0_BAUD__tr_baud__c300Hz 0
#define R_SERIAL0_BAUD__tr_baud__c600Hz 1
#define R_SERIAL0_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL0_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL0_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL0_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL0_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL0_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL0_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL0_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL0_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL0_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL0_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL0_BAUD__tr_baud__reserved 15
#define R_SERIAL0_BAUD__rec_baud__BITNR 0
#define R_SERIAL0_BAUD__rec_baud__WIDTH 4
#define R_SERIAL0_BAUD__rec_baud__c300Hz 0
#define R_SERIAL0_BAUD__rec_baud__c600Hz 1
#define R_SERIAL0_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL0_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL0_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL0_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL0_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL0_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL0_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL0_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL0_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL0_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL0_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL0_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL0_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL0_BAUD__rec_baud__reserved 15

#define R_SERIAL0_REC_CTRL (IO_TYPECAST_BYTE 0xb0000062)
#define R_SERIAL0_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL0_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL0_REC_CTRL__dma_err__stop 0
#define R_SERIAL0_REC_CTRL__dma_err__ignore 1
#define R_SERIAL0_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL0_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_enable__disable 0
#define R_SERIAL0_REC_CTRL__rec_enable__enable 1
#define R_SERIAL0_REC_CTRL__rts___BITNR 5
#define R_SERIAL0_REC_CTRL__rts___WIDTH 1
#define R_SERIAL0_REC_CTRL__rts___active 0
#define R_SERIAL0_REC_CTRL__rts___inactive 1
#define R_SERIAL0_REC_CTRL__sampling__BITNR 4
#define R_SERIAL0_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL0_REC_CTRL__sampling__middle 0
#define R_SERIAL0_REC_CTRL__sampling__majority 1
#define R_SERIAL0_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL0_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL0_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL0_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL0_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_par__even 0
#define R_SERIAL0_REC_CTRL__rec_par__odd 1
#define R_SERIAL0_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL0_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL0_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL0_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL0_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL0_TR_CTRL (IO_TYPECAST_BYTE 0xb0000061)
#define R_SERIAL0_TR_CTRL__txd__BITNR 7
#define R_SERIAL0_TR_CTRL__txd__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL0_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_enable__disable 0
#define R_SERIAL0_TR_CTRL__tr_enable__enable 1
#define R_SERIAL0_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL0_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL0_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL0_TR_CTRL__auto_cts__active 1
#define R_SERIAL0_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL0_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL0_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL0_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL0_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL0_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL0_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL0_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL0_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_par__even 0
#define R_SERIAL0_TR_CTRL__tr_par__odd 1
#define R_SERIAL0_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL0_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL0_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL0_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL0_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL0_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL0_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL0_TR_DATA (IO_TYPECAST_BYTE 0xb0000060)
#define R_SERIAL0_TR_DATA__data_out__BITNR 0
#define R_SERIAL0_TR_DATA__data_out__WIDTH 8

#define R_SERIAL0_READ (IO_TYPECAST_RO_UDWORD 0xb0000060)
#define R_SERIAL0_READ__xoff_detect__BITNR 15
#define R_SERIAL0_READ__xoff_detect__WIDTH 1
#define R_SERIAL0_READ__xoff_detect__no_xoff 0
#define R_SERIAL0_READ__xoff_detect__xoff 1
#define R_SERIAL0_READ__cts___BITNR 14
#define R_SERIAL0_READ__cts___WIDTH 1
#define R_SERIAL0_READ__cts___active 0
#define R_SERIAL0_READ__cts___inactive 1
#define R_SERIAL0_READ__tr_ready__BITNR 13
#define R_SERIAL0_READ__tr_ready__WIDTH 1
#define R_SERIAL0_READ__tr_ready__full 0
#define R_SERIAL0_READ__tr_ready__ready 1
#define R_SERIAL0_READ__rxd__BITNR 12
#define R_SERIAL0_READ__rxd__WIDTH 1
#define R_SERIAL0_READ__overrun__BITNR 11
#define R_SERIAL0_READ__overrun__WIDTH 1
#define R_SERIAL0_READ__overrun__no 0
#define R_SERIAL0_READ__overrun__yes 1
#define R_SERIAL0_READ__par_err__BITNR 10
#define R_SERIAL0_READ__par_err__WIDTH 1
#define R_SERIAL0_READ__par_err__no 0
#define R_SERIAL0_READ__par_err__yes 1
#define R_SERIAL0_READ__framing_err__BITNR 9
#define R_SERIAL0_READ__framing_err__WIDTH 1
#define R_SERIAL0_READ__framing_err__no 0
#define R_SERIAL0_READ__framing_err__yes 1
#define R_SERIAL0_READ__data_avail__BITNR 8
#define R_SERIAL0_READ__data_avail__WIDTH 1
#define R_SERIAL0_READ__data_avail__no 0
#define R_SERIAL0_READ__data_avail__yes 1
#define R_SERIAL0_READ__data_in__BITNR 0
#define R_SERIAL0_READ__data_in__WIDTH 8

#define R_SERIAL0_STATUS (IO_TYPECAST_RO_BYTE 0xb0000061)
#define R_SERIAL0_STATUS__xoff_detect__BITNR 7
#define R_SERIAL0_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL0_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL0_STATUS__xoff_detect__xoff 1
#define R_SERIAL0_STATUS__cts___BITNR 6
#define R_SERIAL0_STATUS__cts___WIDTH 1
#define R_SERIAL0_STATUS__cts___active 0
#define R_SERIAL0_STATUS__cts___inactive 1
#define R_SERIAL0_STATUS__tr_ready__BITNR 5
#define R_SERIAL0_STATUS__tr_ready__WIDTH 1
#define R_SERIAL0_STATUS__tr_ready__full 0
#define R_SERIAL0_STATUS__tr_ready__ready 1
#define R_SERIAL0_STATUS__rxd__BITNR 4
#define R_SERIAL0_STATUS__rxd__WIDTH 1
#define R_SERIAL0_STATUS__overrun__BITNR 3
#define R_SERIAL0_STATUS__overrun__WIDTH 1
#define R_SERIAL0_STATUS__overrun__no 0
#define R_SERIAL0_STATUS__overrun__yes 1
#define R_SERIAL0_STATUS__par_err__BITNR 2
#define R_SERIAL0_STATUS__par_err__WIDTH 1
#define R_SERIAL0_STATUS__par_err__no 0
#define R_SERIAL0_STATUS__par_err__yes 1
#define R_SERIAL0_STATUS__framing_err__BITNR 1
#define R_SERIAL0_STATUS__framing_err__WIDTH 1
#define R_SERIAL0_STATUS__framing_err__no 0
#define R_SERIAL0_STATUS__framing_err__yes 1
#define R_SERIAL0_STATUS__data_avail__BITNR 0
#define R_SERIAL0_STATUS__data_avail__WIDTH 1
#define R_SERIAL0_STATUS__data_avail__no 0
#define R_SERIAL0_STATUS__data_avail__yes 1

#define R_SERIAL0_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000060)
#define R_SERIAL0_REC_DATA__data_in__BITNR 0
#define R_SERIAL0_REC_DATA__data_in__WIDTH 8

#define R_SERIAL0_XOFF (IO_TYPECAST_UDWORD 0xb0000064)
#define R_SERIAL0_XOFF__tx_stop__BITNR 9
#define R_SERIAL0_XOFF__tx_stop__WIDTH 1
#define R_SERIAL0_XOFF__tx_stop__enable 0
#define R_SERIAL0_XOFF__tx_stop__stop 1
#define R_SERIAL0_XOFF__auto_xoff__BITNR 8
#define R_SERIAL0_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL0_XOFF__auto_xoff__disable 0
#define R_SERIAL0_XOFF__auto_xoff__enable 1
#define R_SERIAL0_XOFF__xoff_char__BITNR 0
#define R_SERIAL0_XOFF__xoff_char__WIDTH 8

#define R_SERIAL1_CTRL (IO_TYPECAST_UDWORD 0xb0000068)
#define R_SERIAL1_CTRL__tr_baud__BITNR 28
#define R_SERIAL1_CTRL__tr_baud__WIDTH 4
#define R_SERIAL1_CTRL__tr_baud__c300Hz 0
#define R_SERIAL1_CTRL__tr_baud__c600Hz 1
#define R_SERIAL1_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL1_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL1_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL1_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL1_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL1_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL1_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL1_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL1_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL1_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL1_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL1_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL1_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL1_CTRL__tr_baud__reserved 15
#define R_SERIAL1_CTRL__rec_baud__BITNR 24
#define R_SERIAL1_CTRL__rec_baud__WIDTH 4
#define R_SERIAL1_CTRL__rec_baud__c300Hz 0
#define R_SERIAL1_CTRL__rec_baud__c600Hz 1
#define R_SERIAL1_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL1_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL1_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL1_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL1_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL1_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL1_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL1_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL1_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL1_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL1_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL1_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL1_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL1_CTRL__rec_baud__reserved 15
#define R_SERIAL1_CTRL__dma_err__BITNR 23
#define R_SERIAL1_CTRL__dma_err__WIDTH 1
#define R_SERIAL1_CTRL__dma_err__stop 0
#define R_SERIAL1_CTRL__dma_err__ignore 1
#define R_SERIAL1_CTRL__rec_enable__BITNR 22
#define R_SERIAL1_CTRL__rec_enable__WIDTH 1
#define R_SERIAL1_CTRL__rec_enable__disable 0
#define R_SERIAL1_CTRL__rec_enable__enable 1
#define R_SERIAL1_CTRL__rts___BITNR 21
#define R_SERIAL1_CTRL__rts___WIDTH 1
#define R_SERIAL1_CTRL__rts___active 0
#define R_SERIAL1_CTRL__rts___inactive 1
#define R_SERIAL1_CTRL__sampling__BITNR 20
#define R_SERIAL1_CTRL__sampling__WIDTH 1
#define R_SERIAL1_CTRL__sampling__middle 0
#define R_SERIAL1_CTRL__sampling__majority 1
#define R_SERIAL1_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL1_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL1_CTRL__rec_stick_par__normal 0
#define R_SERIAL1_CTRL__rec_stick_par__stick 1
#define R_SERIAL1_CTRL__rec_par__BITNR 18
#define R_SERIAL1_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_CTRL__rec_par__even 0
#define R_SERIAL1_CTRL__rec_par__odd 1
#define R_SERIAL1_CTRL__rec_par_en__BITNR 17
#define R_SERIAL1_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL1_CTRL__rec_par_en__disable 0
#define R_SERIAL1_CTRL__rec_par_en__enable 1
#define R_SERIAL1_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL1_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL1_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL1_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL1_CTRL__txd__BITNR 15
#define R_SERIAL1_CTRL__txd__WIDTH 1
#define R_SERIAL1_CTRL__tr_enable__BITNR 14
#define R_SERIAL1_CTRL__tr_enable__WIDTH 1
#define R_SERIAL1_CTRL__tr_enable__disable 0
#define R_SERIAL1_CTRL__tr_enable__enable 1
#define R_SERIAL1_CTRL__auto_cts__BITNR 13
#define R_SERIAL1_CTRL__auto_cts__WIDTH 1
#define R_SERIAL1_CTRL__auto_cts__disabled 0
#define R_SERIAL1_CTRL__auto_cts__active 1
#define R_SERIAL1_CTRL__stop_bits__BITNR 12
#define R_SERIAL1_CTRL__stop_bits__WIDTH 1
#define R_SERIAL1_CTRL__stop_bits__one_bit 0
#define R_SERIAL1_CTRL__stop_bits__two_bits 1
#define R_SERIAL1_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL1_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL1_CTRL__tr_stick_par__normal 0
#define R_SERIAL1_CTRL__tr_stick_par__stick 1
#define R_SERIAL1_CTRL__tr_par__BITNR 10
#define R_SERIAL1_CTRL__tr_par__WIDTH 1
#define R_SERIAL1_CTRL__tr_par__even 0
#define R_SERIAL1_CTRL__tr_par__odd 1
#define R_SERIAL1_CTRL__tr_par_en__BITNR 9
#define R_SERIAL1_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL1_CTRL__tr_par_en__disable 0
#define R_SERIAL1_CTRL__tr_par_en__enable 1
#define R_SERIAL1_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL1_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL1_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL1_CTRL__data_out__BITNR 0
#define R_SERIAL1_CTRL__data_out__WIDTH 8

#define R_SERIAL1_BAUD (IO_TYPECAST_BYTE 0xb000006b)
#define R_SERIAL1_BAUD__tr_baud__BITNR 4
#define R_SERIAL1_BAUD__tr_baud__WIDTH 4
#define R_SERIAL1_BAUD__tr_baud__c300Hz 0
#define R_SERIAL1_BAUD__tr_baud__c600Hz 1
#define R_SERIAL1_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL1_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL1_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL1_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL1_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL1_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL1_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL1_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL1_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL1_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL1_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL1_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL1_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL1_BAUD__tr_baud__reserved 15
#define R_SERIAL1_BAUD__rec_baud__BITNR 0
#define R_SERIAL1_BAUD__rec_baud__WIDTH 4
#define R_SERIAL1_BAUD__rec_baud__c300Hz 0
#define R_SERIAL1_BAUD__rec_baud__c600Hz 1
#define R_SERIAL1_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL1_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL1_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL1_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL1_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL1_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL1_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL1_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL1_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL1_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL1_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL1_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL1_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL1_BAUD__rec_baud__reserved 15

#define R_SERIAL1_REC_CTRL (IO_TYPECAST_BYTE 0xb000006a)
#define R_SERIAL1_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL1_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL1_REC_CTRL__dma_err__stop 0
#define R_SERIAL1_REC_CTRL__dma_err__ignore 1
#define R_SERIAL1_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL1_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_enable__disable 0
#define R_SERIAL1_REC_CTRL__rec_enable__enable 1
#define R_SERIAL1_REC_CTRL__rts___BITNR 5
#define R_SERIAL1_REC_CTRL__rts___WIDTH 1
#define R_SERIAL1_REC_CTRL__rts___active 0
#define R_SERIAL1_REC_CTRL__rts___inactive 1
#define R_SERIAL1_REC_CTRL__sampling__BITNR 4
#define R_SERIAL1_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL1_REC_CTRL__sampling__middle 0
#define R_SERIAL1_REC_CTRL__sampling__majority 1
#define R_SERIAL1_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL1_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL1_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL1_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL1_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_par__even 0
#define R_SERIAL1_REC_CTRL__rec_par__odd 1
#define R_SERIAL1_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL1_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL1_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL1_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL1_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL1_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL1_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL1_TR_CTRL (IO_TYPECAST_BYTE 0xb0000069)
#define R_SERIAL1_TR_CTRL__txd__BITNR 7
#define R_SERIAL1_TR_CTRL__txd__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL1_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_enable__disable 0
#define R_SERIAL1_TR_CTRL__tr_enable__enable 1
#define R_SERIAL1_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL1_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL1_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL1_TR_CTRL__auto_cts__active 1
#define R_SERIAL1_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL1_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL1_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL1_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL1_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL1_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL1_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL1_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL1_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_par__even 0
#define R_SERIAL1_TR_CTRL__tr_par__odd 1
#define R_SERIAL1_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL1_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL1_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL1_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL1_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL1_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL1_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL1_TR_DATA (IO_TYPECAST_BYTE 0xb0000068)
#define R_SERIAL1_TR_DATA__data_out__BITNR 0
#define R_SERIAL1_TR_DATA__data_out__WIDTH 8

#define R_SERIAL1_READ (IO_TYPECAST_RO_UDWORD 0xb0000068)
#define R_SERIAL1_READ__xoff_detect__BITNR 15
#define R_SERIAL1_READ__xoff_detect__WIDTH 1
#define R_SERIAL1_READ__xoff_detect__no_xoff 0
#define R_SERIAL1_READ__xoff_detect__xoff 1
#define R_SERIAL1_READ__cts___BITNR 14
#define R_SERIAL1_READ__cts___WIDTH 1
#define R_SERIAL1_READ__cts___active 0
#define R_SERIAL1_READ__cts___inactive 1
#define R_SERIAL1_READ__tr_ready__BITNR 13
#define R_SERIAL1_READ__tr_ready__WIDTH 1
#define R_SERIAL1_READ__tr_ready__full 0
#define R_SERIAL1_READ__tr_ready__ready 1
#define R_SERIAL1_READ__rxd__BITNR 12
#define R_SERIAL1_READ__rxd__WIDTH 1
#define R_SERIAL1_READ__overrun__BITNR 11
#define R_SERIAL1_READ__overrun__WIDTH 1
#define R_SERIAL1_READ__overrun__no 0
#define R_SERIAL1_READ__overrun__yes 1
#define R_SERIAL1_READ__par_err__BITNR 10
#define R_SERIAL1_READ__par_err__WIDTH 1
#define R_SERIAL1_READ__par_err__no 0
#define R_SERIAL1_READ__par_err__yes 1
#define R_SERIAL1_READ__framing_err__BITNR 9
#define R_SERIAL1_READ__framing_err__WIDTH 1
#define R_SERIAL1_READ__framing_err__no 0
#define R_SERIAL1_READ__framing_err__yes 1
#define R_SERIAL1_READ__data_avail__BITNR 8
#define R_SERIAL1_READ__data_avail__WIDTH 1
#define R_SERIAL1_READ__data_avail__no 0
#define R_SERIAL1_READ__data_avail__yes 1
#define R_SERIAL1_READ__data_in__BITNR 0
#define R_SERIAL1_READ__data_in__WIDTH 8

#define R_SERIAL1_STATUS (IO_TYPECAST_RO_BYTE 0xb0000069)
#define R_SERIAL1_STATUS__xoff_detect__BITNR 7
#define R_SERIAL1_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL1_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL1_STATUS__xoff_detect__xoff 1
#define R_SERIAL1_STATUS__cts___BITNR 6
#define R_SERIAL1_STATUS__cts___WIDTH 1
#define R_SERIAL1_STATUS__cts___active 0
#define R_SERIAL1_STATUS__cts___inactive 1
#define R_SERIAL1_STATUS__tr_ready__BITNR 5
#define R_SERIAL1_STATUS__tr_ready__WIDTH 1
#define R_SERIAL1_STATUS__tr_ready__full 0
#define R_SERIAL1_STATUS__tr_ready__ready 1
#define R_SERIAL1_STATUS__rxd__BITNR 4
#define R_SERIAL1_STATUS__rxd__WIDTH 1
#define R_SERIAL1_STATUS__overrun__BITNR 3
#define R_SERIAL1_STATUS__overrun__WIDTH 1
#define R_SERIAL1_STATUS__overrun__no 0
#define R_SERIAL1_STATUS__overrun__yes 1
#define R_SERIAL1_STATUS__par_err__BITNR 2
#define R_SERIAL1_STATUS__par_err__WIDTH 1
#define R_SERIAL1_STATUS__par_err__no 0
#define R_SERIAL1_STATUS__par_err__yes 1
#define R_SERIAL1_STATUS__framing_err__BITNR 1
#define R_SERIAL1_STATUS__framing_err__WIDTH 1
#define R_SERIAL1_STATUS__framing_err__no 0
#define R_SERIAL1_STATUS__framing_err__yes 1
#define R_SERIAL1_STATUS__data_avail__BITNR 0
#define R_SERIAL1_STATUS__data_avail__WIDTH 1
#define R_SERIAL1_STATUS__data_avail__no 0
#define R_SERIAL1_STATUS__data_avail__yes 1

#define R_SERIAL1_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000068)
#define R_SERIAL1_REC_DATA__data_in__BITNR 0
#define R_SERIAL1_REC_DATA__data_in__WIDTH 8

#define R_SERIAL1_XOFF (IO_TYPECAST_UDWORD 0xb000006c)
#define R_SERIAL1_XOFF__tx_stop__BITNR 9
#define R_SERIAL1_XOFF__tx_stop__WIDTH 1
#define R_SERIAL1_XOFF__tx_stop__enable 0
#define R_SERIAL1_XOFF__tx_stop__stop 1
#define R_SERIAL1_XOFF__auto_xoff__BITNR 8
#define R_SERIAL1_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL1_XOFF__auto_xoff__disable 0
#define R_SERIAL1_XOFF__auto_xoff__enable 1
#define R_SERIAL1_XOFF__xoff_char__BITNR 0
#define R_SERIAL1_XOFF__xoff_char__WIDTH 8

#define R_SERIAL2_CTRL (IO_TYPECAST_UDWORD 0xb0000070)
#define R_SERIAL2_CTRL__tr_baud__BITNR 28
#define R_SERIAL2_CTRL__tr_baud__WIDTH 4
#define R_SERIAL2_CTRL__tr_baud__c300Hz 0
#define R_SERIAL2_CTRL__tr_baud__c600Hz 1
#define R_SERIAL2_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL2_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL2_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL2_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL2_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL2_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL2_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL2_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL2_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL2_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL2_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL2_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL2_CTRL__tr_baud__reserved 15
#define R_SERIAL2_CTRL__rec_baud__BITNR 24
#define R_SERIAL2_CTRL__rec_baud__WIDTH 4
#define R_SERIAL2_CTRL__rec_baud__c300Hz 0
#define R_SERIAL2_CTRL__rec_baud__c600Hz 1
#define R_SERIAL2_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL2_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL2_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL2_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL2_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL2_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL2_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL2_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL2_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL2_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL2_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL2_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL2_CTRL__rec_baud__reserved 15
#define R_SERIAL2_CTRL__dma_err__BITNR 23
#define R_SERIAL2_CTRL__dma_err__WIDTH 1
#define R_SERIAL2_CTRL__dma_err__stop 0
#define R_SERIAL2_CTRL__dma_err__ignore 1
#define R_SERIAL2_CTRL__rec_enable__BITNR 22
#define R_SERIAL2_CTRL__rec_enable__WIDTH 1
#define R_SERIAL2_CTRL__rec_enable__disable 0
#define R_SERIAL2_CTRL__rec_enable__enable 1
#define R_SERIAL2_CTRL__rts___BITNR 21
#define R_SERIAL2_CTRL__rts___WIDTH 1
#define R_SERIAL2_CTRL__rts___active 0
#define R_SERIAL2_CTRL__rts___inactive 1
#define R_SERIAL2_CTRL__sampling__BITNR 20
#define R_SERIAL2_CTRL__sampling__WIDTH 1
#define R_SERIAL2_CTRL__sampling__middle 0
#define R_SERIAL2_CTRL__sampling__majority 1
#define R_SERIAL2_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL2_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL2_CTRL__rec_stick_par__normal 0
#define R_SERIAL2_CTRL__rec_stick_par__stick 1
#define R_SERIAL2_CTRL__rec_par__BITNR 18
#define R_SERIAL2_CTRL__rec_par__WIDTH 1
#define R_SERIAL2_CTRL__rec_par__even 0
#define R_SERIAL2_CTRL__rec_par__odd 1
#define R_SERIAL2_CTRL__rec_par_en__BITNR 17
#define R_SERIAL2_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL2_CTRL__rec_par_en__disable 0
#define R_SERIAL2_CTRL__rec_par_en__enable 1
#define R_SERIAL2_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL2_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL2_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL2_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL2_CTRL__txd__BITNR 15
#define R_SERIAL2_CTRL__txd__WIDTH 1
#define R_SERIAL2_CTRL__tr_enable__BITNR 14
#define R_SERIAL2_CTRL__tr_enable__WIDTH 1
#define R_SERIAL2_CTRL__tr_enable__disable 0
#define R_SERIAL2_CTRL__tr_enable__enable 1
#define R_SERIAL2_CTRL__auto_cts__BITNR 13
#define R_SERIAL2_CTRL__auto_cts__WIDTH 1
#define R_SERIAL2_CTRL__auto_cts__disabled 0
#define R_SERIAL2_CTRL__auto_cts__active 1
#define R_SERIAL2_CTRL__stop_bits__BITNR 12
#define R_SERIAL2_CTRL__stop_bits__WIDTH 1
#define R_SERIAL2_CTRL__stop_bits__one_bit 0
#define R_SERIAL2_CTRL__stop_bits__two_bits 1
#define R_SERIAL2_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL2_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL2_CTRL__tr_stick_par__normal 0
#define R_SERIAL2_CTRL__tr_stick_par__stick 1
#define R_SERIAL2_CTRL__tr_par__BITNR 10
#define R_SERIAL2_CTRL__tr_par__WIDTH 1
#define R_SERIAL2_CTRL__tr_par__even 0
#define R_SERIAL2_CTRL__tr_par__odd 1
#define R_SERIAL2_CTRL__tr_par_en__BITNR 9
#define R_SERIAL2_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL2_CTRL__tr_par_en__disable 0
#define R_SERIAL2_CTRL__tr_par_en__enable 1
#define R_SERIAL2_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL2_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL2_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL2_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL2_CTRL__data_out__BITNR 0
#define R_SERIAL2_CTRL__data_out__WIDTH 8

#define R_SERIAL2_BAUD (IO_TYPECAST_BYTE 0xb0000073)
#define R_SERIAL2_BAUD__tr_baud__BITNR 4
#define R_SERIAL2_BAUD__tr_baud__WIDTH 4
#define R_SERIAL2_BAUD__tr_baud__c300Hz 0
#define R_SERIAL2_BAUD__tr_baud__c600Hz 1
#define R_SERIAL2_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL2_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL2_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL2_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL2_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL2_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL2_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL2_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL2_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL2_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL2_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL2_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL2_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL2_BAUD__tr_baud__reserved 15
#define R_SERIAL2_BAUD__rec_baud__BITNR 0
#define R_SERIAL2_BAUD__rec_baud__WIDTH 4
#define R_SERIAL2_BAUD__rec_baud__c300Hz 0
#define R_SERIAL2_BAUD__rec_baud__c600Hz 1
#define R_SERIAL2_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL2_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL2_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL2_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL2_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL2_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL2_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL2_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL2_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL2_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL2_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL2_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL2_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL2_BAUD__rec_baud__reserved 15

#define R_SERIAL2_REC_CTRL (IO_TYPECAST_BYTE 0xb0000072)
#define R_SERIAL2_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL2_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL2_REC_CTRL__dma_err__stop 0
#define R_SERIAL2_REC_CTRL__dma_err__ignore 1
#define R_SERIAL2_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL2_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_enable__disable 0
#define R_SERIAL2_REC_CTRL__rec_enable__enable 1
#define R_SERIAL2_REC_CTRL__rts___BITNR 5
#define R_SERIAL2_REC_CTRL__rts___WIDTH 1
#define R_SERIAL2_REC_CTRL__rts___active 0
#define R_SERIAL2_REC_CTRL__rts___inactive 1
#define R_SERIAL2_REC_CTRL__sampling__BITNR 4
#define R_SERIAL2_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL2_REC_CTRL__sampling__middle 0
#define R_SERIAL2_REC_CTRL__sampling__majority 1
#define R_SERIAL2_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL2_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL2_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL2_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL2_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_par__even 0
#define R_SERIAL2_REC_CTRL__rec_par__odd 1
#define R_SERIAL2_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL2_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL2_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL2_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL2_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL2_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL2_TR_CTRL (IO_TYPECAST_BYTE 0xb0000071)
#define R_SERIAL2_TR_CTRL__txd__BITNR 7
#define R_SERIAL2_TR_CTRL__txd__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL2_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_enable__disable 0
#define R_SERIAL2_TR_CTRL__tr_enable__enable 1
#define R_SERIAL2_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL2_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL2_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL2_TR_CTRL__auto_cts__active 1
#define R_SERIAL2_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL2_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL2_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL2_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL2_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL2_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL2_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL2_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL2_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_par__even 0
#define R_SERIAL2_TR_CTRL__tr_par__odd 1
#define R_SERIAL2_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL2_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL2_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL2_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL2_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL2_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL2_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL2_TR_DATA (IO_TYPECAST_BYTE 0xb0000070)
#define R_SERIAL2_TR_DATA__data_out__BITNR 0
#define R_SERIAL2_TR_DATA__data_out__WIDTH 8

#define R_SERIAL2_READ (IO_TYPECAST_RO_UDWORD 0xb0000070)
#define R_SERIAL2_READ__xoff_detect__BITNR 15
#define R_SERIAL2_READ__xoff_detect__WIDTH 1
#define R_SERIAL2_READ__xoff_detect__no_xoff 0
#define R_SERIAL2_READ__xoff_detect__xoff 1
#define R_SERIAL2_READ__cts___BITNR 14
#define R_SERIAL2_READ__cts___WIDTH 1
#define R_SERIAL2_READ__cts___active 0
#define R_SERIAL2_READ__cts___inactive 1
#define R_SERIAL2_READ__tr_ready__BITNR 13
#define R_SERIAL2_READ__tr_ready__WIDTH 1
#define R_SERIAL2_READ__tr_ready__full 0
#define R_SERIAL2_READ__tr_ready__ready 1
#define R_SERIAL2_READ__rxd__BITNR 12
#define R_SERIAL2_READ__rxd__WIDTH 1
#define R_SERIAL2_READ__overrun__BITNR 11
#define R_SERIAL2_READ__overrun__WIDTH 1
#define R_SERIAL2_READ__overrun__no 0
#define R_SERIAL2_READ__overrun__yes 1
#define R_SERIAL2_READ__par_err__BITNR 10
#define R_SERIAL2_READ__par_err__WIDTH 1
#define R_SERIAL2_READ__par_err__no 0
#define R_SERIAL2_READ__par_err__yes 1
#define R_SERIAL2_READ__framing_err__BITNR 9
#define R_SERIAL2_READ__framing_err__WIDTH 1
#define R_SERIAL2_READ__framing_err__no 0
#define R_SERIAL2_READ__framing_err__yes 1
#define R_SERIAL2_READ__data_avail__BITNR 8
#define R_SERIAL2_READ__data_avail__WIDTH 1
#define R_SERIAL2_READ__data_avail__no 0
#define R_SERIAL2_READ__data_avail__yes 1
#define R_SERIAL2_READ__data_in__BITNR 0
#define R_SERIAL2_READ__data_in__WIDTH 8

#define R_SERIAL2_STATUS (IO_TYPECAST_RO_BYTE 0xb0000071)
#define R_SERIAL2_STATUS__xoff_detect__BITNR 7
#define R_SERIAL2_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL2_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL2_STATUS__xoff_detect__xoff 1
#define R_SERIAL2_STATUS__cts___BITNR 6
#define R_SERIAL2_STATUS__cts___WIDTH 1
#define R_SERIAL2_STATUS__cts___active 0
#define R_SERIAL2_STATUS__cts___inactive 1
#define R_SERIAL2_STATUS__tr_ready__BITNR 5
#define R_SERIAL2_STATUS__tr_ready__WIDTH 1
#define R_SERIAL2_STATUS__tr_ready__full 0
#define R_SERIAL2_STATUS__tr_ready__ready 1
#define R_SERIAL2_STATUS__rxd__BITNR 4
#define R_SERIAL2_STATUS__rxd__WIDTH 1
#define R_SERIAL2_STATUS__overrun__BITNR 3
#define R_SERIAL2_STATUS__overrun__WIDTH 1
#define R_SERIAL2_STATUS__overrun__no 0
#define R_SERIAL2_STATUS__overrun__yes 1
#define R_SERIAL2_STATUS__par_err__BITNR 2
#define R_SERIAL2_STATUS__par_err__WIDTH 1
#define R_SERIAL2_STATUS__par_err__no 0
#define R_SERIAL2_STATUS__par_err__yes 1
#define R_SERIAL2_STATUS__framing_err__BITNR 1
#define R_SERIAL2_STATUS__framing_err__WIDTH 1
#define R_SERIAL2_STATUS__framing_err__no 0
#define R_SERIAL2_STATUS__framing_err__yes 1
#define R_SERIAL2_STATUS__data_avail__BITNR 0
#define R_SERIAL2_STATUS__data_avail__WIDTH 1
#define R_SERIAL2_STATUS__data_avail__no 0
#define R_SERIAL2_STATUS__data_avail__yes 1

#define R_SERIAL2_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000070)
#define R_SERIAL2_REC_DATA__data_in__BITNR 0
#define R_SERIAL2_REC_DATA__data_in__WIDTH 8

#define R_SERIAL2_XOFF (IO_TYPECAST_UDWORD 0xb0000074)
#define R_SERIAL2_XOFF__tx_stop__BITNR 9
#define R_SERIAL2_XOFF__tx_stop__WIDTH 1
#define R_SERIAL2_XOFF__tx_stop__enable 0
#define R_SERIAL2_XOFF__tx_stop__stop 1
#define R_SERIAL2_XOFF__auto_xoff__BITNR 8
#define R_SERIAL2_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL2_XOFF__auto_xoff__disable 0
#define R_SERIAL2_XOFF__auto_xoff__enable 1
#define R_SERIAL2_XOFF__xoff_char__BITNR 0
#define R_SERIAL2_XOFF__xoff_char__WIDTH 8

#define R_SERIAL3_CTRL (IO_TYPECAST_UDWORD 0xb0000078)
#define R_SERIAL3_CTRL__tr_baud__BITNR 28
#define R_SERIAL3_CTRL__tr_baud__WIDTH 4
#define R_SERIAL3_CTRL__tr_baud__c300Hz 0
#define R_SERIAL3_CTRL__tr_baud__c600Hz 1
#define R_SERIAL3_CTRL__tr_baud__c1200Hz 2
#define R_SERIAL3_CTRL__tr_baud__c2400Hz 3
#define R_SERIAL3_CTRL__tr_baud__c4800Hz 4
#define R_SERIAL3_CTRL__tr_baud__c9600Hz 5
#define R_SERIAL3_CTRL__tr_baud__c19k2Hz 6
#define R_SERIAL3_CTRL__tr_baud__c38k4Hz 7
#define R_SERIAL3_CTRL__tr_baud__c57k6Hz 8
#define R_SERIAL3_CTRL__tr_baud__c115k2Hz 9
#define R_SERIAL3_CTRL__tr_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__tr_baud__c460k8Hz 11
#define R_SERIAL3_CTRL__tr_baud__c921k6Hz 12
#define R_SERIAL3_CTRL__tr_baud__c1843k2Hz 13
#define R_SERIAL3_CTRL__tr_baud__c6250kHz 14
#define R_SERIAL3_CTRL__tr_baud__reserved 15
#define R_SERIAL3_CTRL__rec_baud__BITNR 24
#define R_SERIAL3_CTRL__rec_baud__WIDTH 4
#define R_SERIAL3_CTRL__rec_baud__c300Hz 0
#define R_SERIAL3_CTRL__rec_baud__c600Hz 1
#define R_SERIAL3_CTRL__rec_baud__c1200Hz 2
#define R_SERIAL3_CTRL__rec_baud__c2400Hz 3
#define R_SERIAL3_CTRL__rec_baud__c4800Hz 4
#define R_SERIAL3_CTRL__rec_baud__c9600Hz 5
#define R_SERIAL3_CTRL__rec_baud__c19k2Hz 6
#define R_SERIAL3_CTRL__rec_baud__c38k4Hz 7
#define R_SERIAL3_CTRL__rec_baud__c57k6Hz 8
#define R_SERIAL3_CTRL__rec_baud__c115k2Hz 9
#define R_SERIAL3_CTRL__rec_baud__c230k4Hz 10
#define R_SERIAL3_CTRL__rec_baud__c460k8Hz 11
#define R_SERIAL3_CTRL__rec_baud__c921k6Hz 12
#define R_SERIAL3_CTRL__rec_baud__c1843k2Hz 13
#define R_SERIAL3_CTRL__rec_baud__c6250kHz 14
#define R_SERIAL3_CTRL__rec_baud__reserved 15
#define R_SERIAL3_CTRL__dma_err__BITNR 23
#define R_SERIAL3_CTRL__dma_err__WIDTH 1
#define R_SERIAL3_CTRL__dma_err__stop 0
#define R_SERIAL3_CTRL__dma_err__ignore 1
#define R_SERIAL3_CTRL__rec_enable__BITNR 22
#define R_SERIAL3_CTRL__rec_enable__WIDTH 1
#define R_SERIAL3_CTRL__rec_enable__disable 0
#define R_SERIAL3_CTRL__rec_enable__enable 1
#define R_SERIAL3_CTRL__rts___BITNR 21
#define R_SERIAL3_CTRL__rts___WIDTH 1
#define R_SERIAL3_CTRL__rts___active 0
#define R_SERIAL3_CTRL__rts___inactive 1
#define R_SERIAL3_CTRL__sampling__BITNR 20
#define R_SERIAL3_CTRL__sampling__WIDTH 1
#define R_SERIAL3_CTRL__sampling__middle 0
#define R_SERIAL3_CTRL__sampling__majority 1
#define R_SERIAL3_CTRL__rec_stick_par__BITNR 19
#define R_SERIAL3_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL3_CTRL__rec_stick_par__normal 0
#define R_SERIAL3_CTRL__rec_stick_par__stick 1
#define R_SERIAL3_CTRL__rec_par__BITNR 18
#define R_SERIAL3_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_CTRL__rec_par__even 0
#define R_SERIAL3_CTRL__rec_par__odd 1
#define R_SERIAL3_CTRL__rec_par_en__BITNR 17
#define R_SERIAL3_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL3_CTRL__rec_par_en__disable 0
#define R_SERIAL3_CTRL__rec_par_en__enable 1
#define R_SERIAL3_CTRL__rec_bitnr__BITNR 16
#define R_SERIAL3_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL3_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL3_CTRL__rec_bitnr__rec_7bit 1
#define R_SERIAL3_CTRL__txd__BITNR 15
#define R_SERIAL3_CTRL__txd__WIDTH 1
#define R_SERIAL3_CTRL__tr_enable__BITNR 14
#define R_SERIAL3_CTRL__tr_enable__WIDTH 1
#define R_SERIAL3_CTRL__tr_enable__disable 0
#define R_SERIAL3_CTRL__tr_enable__enable 1
#define R_SERIAL3_CTRL__auto_cts__BITNR 13
#define R_SERIAL3_CTRL__auto_cts__WIDTH 1
#define R_SERIAL3_CTRL__auto_cts__disabled 0
#define R_SERIAL3_CTRL__auto_cts__active 1
#define R_SERIAL3_CTRL__stop_bits__BITNR 12
#define R_SERIAL3_CTRL__stop_bits__WIDTH 1
#define R_SERIAL3_CTRL__stop_bits__one_bit 0
#define R_SERIAL3_CTRL__stop_bits__two_bits 1
#define R_SERIAL3_CTRL__tr_stick_par__BITNR 11
#define R_SERIAL3_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL3_CTRL__tr_stick_par__normal 0
#define R_SERIAL3_CTRL__tr_stick_par__stick 1
#define R_SERIAL3_CTRL__tr_par__BITNR 10
#define R_SERIAL3_CTRL__tr_par__WIDTH 1
#define R_SERIAL3_CTRL__tr_par__even 0
#define R_SERIAL3_CTRL__tr_par__odd 1
#define R_SERIAL3_CTRL__tr_par_en__BITNR 9
#define R_SERIAL3_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL3_CTRL__tr_par_en__disable 0
#define R_SERIAL3_CTRL__tr_par_en__enable 1
#define R_SERIAL3_CTRL__tr_bitnr__BITNR 8
#define R_SERIAL3_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL3_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL3_CTRL__tr_bitnr__tr_7bit 1
#define R_SERIAL3_CTRL__data_out__BITNR 0
#define R_SERIAL3_CTRL__data_out__WIDTH 8

#define R_SERIAL3_BAUD (IO_TYPECAST_BYTE 0xb000007b)
#define R_SERIAL3_BAUD__tr_baud__BITNR 4
#define R_SERIAL3_BAUD__tr_baud__WIDTH 4
#define R_SERIAL3_BAUD__tr_baud__c300Hz 0
#define R_SERIAL3_BAUD__tr_baud__c600Hz 1
#define R_SERIAL3_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL3_BAUD__tr_baud__c2400Hz 3
#define R_SERIAL3_BAUD__tr_baud__c4800Hz 4
#define R_SERIAL3_BAUD__tr_baud__c9600Hz 5
#define R_SERIAL3_BAUD__tr_baud__c19k2Hz 6
#define R_SERIAL3_BAUD__tr_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__tr_baud__c57k6Hz 8
#define R_SERIAL3_BAUD__tr_baud__c115k2Hz 9
#define R_SERIAL3_BAUD__tr_baud__c230k4Hz 10
#define R_SERIAL3_BAUD__tr_baud__c460k8Hz 11
#define R_SERIAL3_BAUD__tr_baud__c921k6Hz 12
#define R_SERIAL3_BAUD__tr_baud__c1843k2Hz 13
#define R_SERIAL3_BAUD__tr_baud__c6250kHz 14
#define R_SERIAL3_BAUD__tr_baud__reserved 15
#define R_SERIAL3_BAUD__rec_baud__BITNR 0
#define R_SERIAL3_BAUD__rec_baud__WIDTH 4
#define R_SERIAL3_BAUD__rec_baud__c300Hz 0
#define R_SERIAL3_BAUD__rec_baud__c600Hz 1
#define R_SERIAL3_BAUD__rec_baud__c1200Hz 2
#define R_SERIAL3_BAUD__rec_baud__c2400Hz 3
#define R_SERIAL3_BAUD__rec_baud__c4800Hz 4
#define R_SERIAL3_BAUD__rec_baud__c9600Hz 5
#define R_SERIAL3_BAUD__rec_baud__c19k2Hz 6
#define R_SERIAL3_BAUD__rec_baud__c38k4Hz 7
#define R_SERIAL3_BAUD__rec_baud__c57k6Hz 8
#define R_SERIAL3_BAUD__rec_baud__c115k2Hz 9
#define R_SERIAL3_BAUD__rec_baud__c230k4Hz 10
#define R_SERIAL3_BAUD__rec_baud__c460k8Hz 11
#define R_SERIAL3_BAUD__rec_baud__c921k6Hz 12
#define R_SERIAL3_BAUD__rec_baud__c1843k2Hz 13
#define R_SERIAL3_BAUD__rec_baud__c6250kHz 14
#define R_SERIAL3_BAUD__rec_baud__reserved 15

#define R_SERIAL3_REC_CTRL (IO_TYPECAST_BYTE 0xb000007a)
#define R_SERIAL3_REC_CTRL__dma_err__BITNR 7
#define R_SERIAL3_REC_CTRL__dma_err__WIDTH 1
#define R_SERIAL3_REC_CTRL__dma_err__stop 0
#define R_SERIAL3_REC_CTRL__dma_err__ignore 1
#define R_SERIAL3_REC_CTRL__rec_enable__BITNR 6
#define R_SERIAL3_REC_CTRL__rec_enable__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_enable__disable 0
#define R_SERIAL3_REC_CTRL__rec_enable__enable 1
#define R_SERIAL3_REC_CTRL__rts___BITNR 5
#define R_SERIAL3_REC_CTRL__rts___WIDTH 1
#define R_SERIAL3_REC_CTRL__rts___active 0
#define R_SERIAL3_REC_CTRL__rts___inactive 1
#define R_SERIAL3_REC_CTRL__sampling__BITNR 4
#define R_SERIAL3_REC_CTRL__sampling__WIDTH 1
#define R_SERIAL3_REC_CTRL__sampling__middle 0
#define R_SERIAL3_REC_CTRL__sampling__majority 1
#define R_SERIAL3_REC_CTRL__rec_stick_par__BITNR 3
#define R_SERIAL3_REC_CTRL__rec_stick_par__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_stick_par__normal 0
#define R_SERIAL3_REC_CTRL__rec_stick_par__stick 1
#define R_SERIAL3_REC_CTRL__rec_par__BITNR 2
#define R_SERIAL3_REC_CTRL__rec_par__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_par__even 0
#define R_SERIAL3_REC_CTRL__rec_par__odd 1
#define R_SERIAL3_REC_CTRL__rec_par_en__BITNR 1
#define R_SERIAL3_REC_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_par_en__disable 0
#define R_SERIAL3_REC_CTRL__rec_par_en__enable 1
#define R_SERIAL3_REC_CTRL__rec_bitnr__BITNR 0
#define R_SERIAL3_REC_CTRL__rec_bitnr__WIDTH 1
#define R_SERIAL3_REC_CTRL__rec_bitnr__rec_8bit 0
#define R_SERIAL3_REC_CTRL__rec_bitnr__rec_7bit 1

#define R_SERIAL3_TR_CTRL (IO_TYPECAST_BYTE 0xb0000079)
#define R_SERIAL3_TR_CTRL__txd__BITNR 7
#define R_SERIAL3_TR_CTRL__txd__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_enable__BITNR 6
#define R_SERIAL3_TR_CTRL__tr_enable__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_enable__disable 0
#define R_SERIAL3_TR_CTRL__tr_enable__enable 1
#define R_SERIAL3_TR_CTRL__auto_cts__BITNR 5
#define R_SERIAL3_TR_CTRL__auto_cts__WIDTH 1
#define R_SERIAL3_TR_CTRL__auto_cts__disabled 0
#define R_SERIAL3_TR_CTRL__auto_cts__active 1
#define R_SERIAL3_TR_CTRL__stop_bits__BITNR 4
#define R_SERIAL3_TR_CTRL__stop_bits__WIDTH 1
#define R_SERIAL3_TR_CTRL__stop_bits__one_bit 0
#define R_SERIAL3_TR_CTRL__stop_bits__two_bits 1
#define R_SERIAL3_TR_CTRL__tr_stick_par__BITNR 3
#define R_SERIAL3_TR_CTRL__tr_stick_par__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_stick_par__normal 0
#define R_SERIAL3_TR_CTRL__tr_stick_par__stick 1
#define R_SERIAL3_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL3_TR_CTRL__tr_par__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_par__even 0
#define R_SERIAL3_TR_CTRL__tr_par__odd 1
#define R_SERIAL3_TR_CTRL__tr_par_en__BITNR 1
#define R_SERIAL3_TR_CTRL__tr_par_en__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_par_en__disable 0
#define R_SERIAL3_TR_CTRL__tr_par_en__enable 1
#define R_SERIAL3_TR_CTRL__tr_bitnr__BITNR 0
#define R_SERIAL3_TR_CTRL__tr_bitnr__WIDTH 1
#define R_SERIAL3_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIAL3_TR_CTRL__tr_bitnr__tr_7bit 1

#define R_SERIAL3_TR_DATA (IO_TYPECAST_BYTE 0xb0000078)
#define R_SERIAL3_TR_DATA__data_out__BITNR 0
#define R_SERIAL3_TR_DATA__data_out__WIDTH 8

#define R_SERIAL3_READ (IO_TYPECAST_RO_UDWORD 0xb0000078)
#define R_SERIAL3_READ__xoff_detect__BITNR 15
#define R_SERIAL3_READ__xoff_detect__WIDTH 1
#define R_SERIAL3_READ__xoff_detect__no_xoff 0
#define R_SERIAL3_READ__xoff_detect__xoff 1
#define R_SERIAL3_READ__cts___BITNR 14
#define R_SERIAL3_READ__cts___WIDTH 1
#define R_SERIAL3_READ__cts___active 0
#define R_SERIAL3_READ__cts___inactive 1
#define R_SERIAL3_READ__tr_ready__BITNR 13
#define R_SERIAL3_READ__tr_ready__WIDTH 1
#define R_SERIAL3_READ__tr_ready__full 0
#define R_SERIAL3_READ__tr_ready__ready 1
#define R_SERIAL3_READ__rxd__BITNR 12
#define R_SERIAL3_READ__rxd__WIDTH 1
#define R_SERIAL3_READ__overrun__BITNR 11
#define R_SERIAL3_READ__overrun__WIDTH 1
#define R_SERIAL3_READ__overrun__no 0
#define R_SERIAL3_READ__overrun__yes 1
#define R_SERIAL3_READ__par_err__BITNR 10
#define R_SERIAL3_READ__par_err__WIDTH 1
#define R_SERIAL3_READ__par_err__no 0
#define R_SERIAL3_READ__par_err__yes 1
#define R_SERIAL3_READ__framing_err__BITNR 9
#define R_SERIAL3_READ__framing_err__WIDTH 1
#define R_SERIAL3_READ__framing_err__no 0
#define R_SERIAL3_READ__framing_err__yes 1
#define R_SERIAL3_READ__data_avail__BITNR 8
#define R_SERIAL3_READ__data_avail__WIDTH 1
#define R_SERIAL3_READ__data_avail__no 0
#define R_SERIAL3_READ__data_avail__yes 1
#define R_SERIAL3_READ__data_in__BITNR 0
#define R_SERIAL3_READ__data_in__WIDTH 8

#define R_SERIAL3_STATUS (IO_TYPECAST_RO_BYTE 0xb0000079)
#define R_SERIAL3_STATUS__xoff_detect__BITNR 7
#define R_SERIAL3_STATUS__xoff_detect__WIDTH 1
#define R_SERIAL3_STATUS__xoff_detect__no_xoff 0
#define R_SERIAL3_STATUS__xoff_detect__xoff 1
#define R_SERIAL3_STATUS__cts___BITNR 6
#define R_SERIAL3_STATUS__cts___WIDTH 1
#define R_SERIAL3_STATUS__cts___active 0
#define R_SERIAL3_STATUS__cts___inactive 1
#define R_SERIAL3_STATUS__tr_ready__BITNR 5
#define R_SERIAL3_STATUS__tr_ready__WIDTH 1
#define R_SERIAL3_STATUS__tr_ready__full 0
#define R_SERIAL3_STATUS__tr_ready__ready 1
#define R_SERIAL3_STATUS__rxd__BITNR 4
#define R_SERIAL3_STATUS__rxd__WIDTH 1
#define R_SERIAL3_STATUS__overrun__BITNR 3
#define R_SERIAL3_STATUS__overrun__WIDTH 1
#define R_SERIAL3_STATUS__overrun__no 0
#define R_SERIAL3_STATUS__overrun__yes 1
#define R_SERIAL3_STATUS__par_err__BITNR 2
#define R_SERIAL3_STATUS__par_err__WIDTH 1
#define R_SERIAL3_STATUS__par_err__no 0
#define R_SERIAL3_STATUS__par_err__yes 1
#define R_SERIAL3_STATUS__framing_err__BITNR 1
#define R_SERIAL3_STATUS__framing_err__WIDTH 1
#define R_SERIAL3_STATUS__framing_err__no 0
#define R_SERIAL3_STATUS__framing_err__yes 1
#define R_SERIAL3_STATUS__data_avail__BITNR 0
#define R_SERIAL3_STATUS__data_avail__WIDTH 1
#define R_SERIAL3_STATUS__data_avail__no 0
#define R_SERIAL3_STATUS__data_avail__yes 1

#define R_SERIAL3_REC_DATA (IO_TYPECAST_RO_BYTE 0xb0000078)
#define R_SERIAL3_REC_DATA__data_in__BITNR 0
#define R_SERIAL3_REC_DATA__data_in__WIDTH 8

#define R_SERIAL3_XOFF (IO_TYPECAST_UDWORD 0xb000007c)
#define R_SERIAL3_XOFF__tx_stop__BITNR 9
#define R_SERIAL3_XOFF__tx_stop__WIDTH 1
#define R_SERIAL3_XOFF__tx_stop__enable 0
#define R_SERIAL3_XOFF__tx_stop__stop 1
#define R_SERIAL3_XOFF__auto_xoff__BITNR 8
#define R_SERIAL3_XOFF__auto_xoff__WIDTH 1
#define R_SERIAL3_XOFF__auto_xoff__disable 0
#define R_SERIAL3_XOFF__auto_xoff__enable 1
#define R_SERIAL3_XOFF__xoff_char__BITNR 0
#define R_SERIAL3_XOFF__xoff_char__WIDTH 8

#define R_ALT_SER_BAUDRATE (IO_TYPECAST_UDWORD 0xb000005c)
#define R_ALT_SER_BAUDRATE__ser3_tr__BITNR 28
#define R_ALT_SER_BAUDRATE__ser3_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser3_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser3_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser3_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser3_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser3_rec__BITNR 24
#define R_ALT_SER_BAUDRATE__ser3_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser3_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser3_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser3_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser3_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser2_tr__BITNR 20
#define R_ALT_SER_BAUDRATE__ser2_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser2_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser2_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser2_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser2_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser2_rec__BITNR 16
#define R_ALT_SER_BAUDRATE__ser2_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser2_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser2_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser2_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser2_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser1_tr__BITNR 12
#define R_ALT_SER_BAUDRATE__ser1_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser1_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser1_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser1_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser1_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser1_rec__BITNR 8
#define R_ALT_SER_BAUDRATE__ser1_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser1_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser1_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser1_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser1_rec__timer 3
#define R_ALT_SER_BAUDRATE__ser0_tr__BITNR 4
#define R_ALT_SER_BAUDRATE__ser0_tr__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_tr__normal 0
#define R_ALT_SER_BAUDRATE__ser0_tr__prescale 1
#define R_ALT_SER_BAUDRATE__ser0_tr__extern 2
#define R_ALT_SER_BAUDRATE__ser0_tr__timer 3
#define R_ALT_SER_BAUDRATE__ser0_rec__BITNR 0
#define R_ALT_SER_BAUDRATE__ser0_rec__WIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_rec__normal 0
#define R_ALT_SER_BAUDRATE__ser0_rec__prescale 1
#define R_ALT_SER_BAUDRATE__ser0_rec__extern 2
#define R_ALT_SER_BAUDRATE__ser0_rec__timer 3

/*
!* Network interface registers
!*/

#define R_NETWORK_SA_0 (IO_TYPECAST_UDWORD 0xb0000080)
#define R_NETWORK_SA_0__ma0_low__BITNR 0
#define R_NETWORK_SA_0__ma0_low__WIDTH 32

#define R_NETWORK_SA_1 (IO_TYPECAST_UDWORD 0xb0000084)
#define R_NETWORK_SA_1__ma1_low__BITNR 16
#define R_NETWORK_SA_1__ma1_low__WIDTH 16
#define R_NETWORK_SA_1__ma0_high__BITNR 0
#define R_NETWORK_SA_1__ma0_high__WIDTH 16

#define R_NETWORK_SA_2 (IO_TYPECAST_UDWORD 0xb0000088)
#define R_NETWORK_SA_2__ma1_high__BITNR 0
#define R_NETWORK_SA_2__ma1_high__WIDTH 32

#define R_NETWORK_GA_0 (IO_TYPECAST_UDWORD 0xb000008c)
#define R_NETWORK_GA_0__ga_low__BITNR 0
#define R_NETWORK_GA_0__ga_low__WIDTH 32

#define R_NETWORK_GA_1 (IO_TYPECAST_UDWORD 0xb0000090)
#define R_NETWORK_GA_1__ga_high__BITNR 0
#define R_NETWORK_GA_1__ga_high__WIDTH 32

#define R_NETWORK_REC_CONFIG (IO_TYPECAST_UDWORD 0xb0000094)
#define R_NETWORK_REC_CONFIG__max_size__BITNR 10
#define R_NETWORK_REC_CONFIG__max_size__WIDTH 1
#define R_NETWORK_REC_CONFIG__max_size__size1518 0
#define R_NETWORK_REC_CONFIG__max_size__size1522 1
#define R_NETWORK_REC_CONFIG__duplex__BITNR 9
#define R_NETWORK_REC_CONFIG__duplex__WIDTH 1
#define R_NETWORK_REC_CONFIG__duplex__full 1
#define R_NETWORK_REC_CONFIG__duplex__half 0
#define R_NETWORK_REC_CONFIG__bad_crc__BITNR 8
#define R_NETWORK_REC_CONFIG__bad_crc__WIDTH 1
#define R_NETWORK_REC_CONFIG__bad_crc__receive 1
#define R_NETWORK_REC_CONFIG__bad_crc__discard 0
#define R_NETWORK_REC_CONFIG__oversize__BITNR 7
#define R_NETWORK_REC_CONFIG__oversize__WIDTH 1
#define R_NETWORK_REC_CONFIG__oversize__receive 1
#define R_NETWORK_REC_CONFIG__oversize__discard 0
#define R_NETWORK_REC_CONFIG__undersize__BITNR 6
#define R_NETWORK_REC_CONFIG__undersize__WIDTH 1
#define R_NETWORK_REC_CONFIG__undersize__receive 1
#define R_NETWORK_REC_CONFIG__undersize__discard 0
#define R_NETWORK_REC_CONFIG__all_roots__BITNR 5
#define R_NETWORK_REC_CONFIG__all_roots__WIDTH 1
#define R_NETWORK_REC_CONFIG__all_roots__receive 1
#define R_NETWORK_REC_CONFIG__all_roots__discard 0
#define R_NETWORK_REC_CONFIG__tr_broadcast__BITNR 4
#define R_NETWORK_REC_CONFIG__tr_broadcast__WIDTH 1
#define R_NETWORK_REC_CONFIG__tr_broadcast__receive 1
#define R_NETWORK_REC_CONFIG__tr_broadcast__discard 0
#define R_NETWORK_REC_CONFIG__broadcast__BITNR 3
#define R_NETWORK_REC_CONFIG__broadcast__WIDTH 1
#define R_NETWORK_REC_CONFIG__broadcast__receive 1
#define R_NETWORK_REC_CONFIG__broadcast__discard 0
#define R_NETWORK_REC_CONFIG__individual__BITNR 2
#define R_NETWORK_REC_CONFIG__individual__WIDTH 1
#define R_NETWORK_REC_CONFIG__individual__receive 1
#define R_NETWORK_REC_CONFIG__individual__discard 0
#define R_NETWORK_REC_CONFIG__ma1__BITNR 1
#define R_NETWORK_REC_CONFIG__ma1__WIDTH 1
#define R_NETWORK_REC_CONFIG__ma1__enable 1
#define R_NETWORK_REC_CONFIG__ma1__disable 0
#define R_NETWORK_REC_CONFIG__ma0__BITNR 0
#define R_NETWORK_REC_CONFIG__ma0__WIDTH 1
#define R_NETWORK_REC_CONFIG__ma0__enable 1
#define R_NETWORK_REC_CONFIG__ma0__disable 0

#define R_NETWORK_GEN_CONFIG (IO_TYPECAST_UDWORD 0xb0000098)
#define R_NETWORK_GEN_CONFIG__loopback__BITNR 5
#define R_NETWORK_GEN_CONFIG__loopback__WIDTH 1
#define R_NETWORK_GEN_CONFIG__loopback__on 1
#define R_NETWORK_GEN_CONFIG__loopback__off 0
#define R_NETWORK_GEN_CONFIG__frame__BITNR 4
#define R_NETWORK_GEN_CONFIG__frame__WIDTH 1
#define R_NETWORK_GEN_CONFIG__frame__tokenr 1
#define R_NETWORK_GEN_CONFIG__frame__ether 0
#define R_NETWORK_GEN_CONFIG__vg__BITNR 3
#define R_NETWORK_GEN_CONFIG__vg__WIDTH 1
#define R_NETWORK_GEN_CONFIG__vg__on 1
#define R_NETWORK_GEN_CONFIG__vg__off 0
#define R_NETWORK_GEN_CONFIG__phy__BITNR 1
#define R_NETWORK_GEN_CONFIG__phy__WIDTH 2
#define R_NETWORK_GEN_CONFIG__phy__sni 0
#define R_NETWORK_GEN_CONFIG__phy__mii_clk 1
#define R_NETWORK_GEN_CONFIG__phy__mii_err 2
#define R_NETWORK_GEN_CONFIG__phy__mii_req 3
#define R_NETWORK_GEN_CONFIG__enable__BITNR 0
#define R_NETWORK_GEN_CONFIG__enable__WIDTH 1
#define R_NETWORK_GEN_CONFIG__enable__on 1
#define R_NETWORK_GEN_CONFIG__enable__off 0

#define R_NETWORK_TR_CTRL (IO_TYPECAST_UDWORD 0xb000009c)
#define R_NETWORK_TR_CTRL__clr_error__BITNR 8
#define R_NETWORK_TR_CTRL__clr_error__WIDTH 1
#define R_NETWORK_TR_CTRL__clr_error__clr 1
#define R_NETWORK_TR_CTRL__clr_error__nop 0
#define R_NETWORK_TR_CTRL__delay__BITNR 5
#define R_NETWORK_TR_CTRL__delay__WIDTH 1
#define R_NETWORK_TR_CTRL__delay__d2us 1
#define R_NETWORK_TR_CTRL__delay__none 0
#define R_NETWORK_TR_CTRL__cancel__BITNR 4
#define R_NETWORK_TR_CTRL__cancel__WIDTH 1
#define R_NETWORK_TR_CTRL__cancel__do 1
#define R_NETWORK_TR_CTRL__cancel__dont 0
#define R_NETWORK_TR_CTRL__cd__BITNR 3
#define R_NETWORK_TR_CTRL__cd__WIDTH 1
#define R_NETWORK_TR_CTRL__cd__enable 0
#define R_NETWORK_TR_CTRL__cd__disable 1
#define R_NETWORK_TR_CTRL__cd__ack_col 0
#define R_NETWORK_TR_CTRL__cd__ack_crs 1
#define R_NETWORK_TR_CTRL__retry__BITNR 2
#define R_NETWORK_TR_CTRL__retry__WIDTH 1
#define R_NETWORK_TR_CTRL__retry__enable 0
#define R_NETWORK_TR_CTRL__retry__disable 1
#define R_NETWORK_TR_CTRL__pad__BITNR 1
#define R_NETWORK_TR_CTRL__pad__WIDTH 1
#define R_NETWORK_TR_CTRL__pad__enable 1
#define R_NETWORK_TR_CTRL__pad__disable 0
#define R_NETWORK_TR_CTRL__crc__BITNR 0
#define R_NETWORK_TR_CTRL__crc__WIDTH 1
#define R_NETWORK_TR_CTRL__crc__enable 0
#define R_NETWORK_TR_CTRL__crc__disable 1

#define R_NETWORK_MGM_CTRL (IO_TYPECAST_UDWORD 0xb00000a0)
#define R_NETWORK_MGM_CTRL__txd_pins__BITNR 4
#define R_NETWORK_MGM_CTRL__txd_pins__WIDTH 4
#define R_NETWORK_MGM_CTRL__txer_pin__BITNR 3
#define R_NETWORK_MGM_CTRL__txer_pin__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdck__BITNR 2
#define R_NETWORK_MGM_CTRL__mdck__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdoe__BITNR 1
#define R_NETWORK_MGM_CTRL__mdoe__WIDTH 1
#define R_NETWORK_MGM_CTRL__mdoe__enable 1
#define R_NETWORK_MGM_CTRL__mdoe__disable 0
#define R_NETWORK_MGM_CTRL__mdio__BITNR 0
#define R_NETWORK_MGM_CTRL__mdio__WIDTH 1

#define R_NETWORK_STAT (IO_TYPECAST_RO_UDWORD 0xb00000a0)
#define R_NETWORK_STAT__rxd_pins__BITNR 4
#define R_NETWORK_STAT__rxd_pins__WIDTH 4
#define R_NETWORK_STAT__rxer__BITNR 3
#define R_NETWORK_STAT__rxer__WIDTH 1
#define R_NETWORK_STAT__underrun__BITNR 2
#define R_NETWORK_STAT__underrun__WIDTH 1
#define R_NETWORK_STAT__underrun__yes 1
#define R_NETWORK_STAT__underrun__no 0
#define R_NETWORK_STAT__exc_col__BITNR 1
#define R_NETWORK_STAT__exc_col__WIDTH 1
#define R_NETWORK_STAT__exc_col__yes 1
#define R_NETWORK_STAT__exc_col__no 0
#define R_NETWORK_STAT__mdio__BITNR 0
#define R_NETWORK_STAT__mdio__WIDTH 1

#define R_REC_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000a4)
#define R_REC_COUNTERS__congestion__BITNR 24
#define R_REC_COUNTERS__congestion__WIDTH 8
#define R_REC_COUNTERS__oversize__BITNR 16
#define R_REC_COUNTERS__oversize__WIDTH 8
#define R_REC_COUNTERS__alignment_error__BITNR 8
#define R_REC_COUNTERS__alignment_error__WIDTH 8
#define R_REC_COUNTERS__crc_error__BITNR 0
#define R_REC_COUNTERS__crc_error__WIDTH 8

#define R_TR_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000a8)
#define R_TR_COUNTERS__deferred__BITNR 24
#define R_TR_COUNTERS__deferred__WIDTH 8
#define R_TR_COUNTERS__late_col__BITNR 16
#define R_TR_COUNTERS__late_col__WIDTH 8
#define R_TR_COUNTERS__multiple_col__BITNR 8
#define R_TR_COUNTERS__multiple_col__WIDTH 8
#define R_TR_COUNTERS__single_col__BITNR 0
#define R_TR_COUNTERS__single_col__WIDTH 8

#define R_PHY_COUNTERS (IO_TYPECAST_RO_UDWORD 0xb00000ac)
#define R_PHY_COUNTERS__sqe_test_error__BITNR 8
#define R_PHY_COUNTERS__sqe_test_error__WIDTH 8
#define R_PHY_COUNTERS__carrier_loss__BITNR 0
#define R_PHY_COUNTERS__carrier_loss__WIDTH 8

/*
!* Parallel printer port registers
!*/

#define R_PAR0_CTRL_DATA (IO_TYPECAST_UDWORD 0xb0000040)
#define R_PAR0_CTRL_DATA__peri_int__BITNR 24
#define R_PAR0_CTRL_DATA__peri_int__WIDTH 1
#define R_PAR0_CTRL_DATA__peri_int__ack 1
#define R_PAR0_CTRL_DATA__peri_int__nop 0
#define R_PAR0_CTRL_DATA__oe__BITNR 20
#define R_PAR0_CTRL_DATA__oe__WIDTH 1
#define R_PAR0_CTRL_DATA__oe__enable 1
#define R_PAR0_CTRL_DATA__oe__disable 0
#define R_PAR0_CTRL_DATA__seli__BITNR 19
#define R_PAR0_CTRL_DATA__seli__WIDTH 1
#define R_PAR0_CTRL_DATA__seli__active 1
#define R_PAR0_CTRL_DATA__seli__inactive 0
#define R_PAR0_CTRL_DATA__autofd__BITNR 18
#define R_PAR0_CTRL_DATA__autofd__WIDTH 1
#define R_PAR0_CTRL_DATA__autofd__active 1
#define R_PAR0_CTR/*
!* This file inwas aut0matically generated by /n/astrb__BITNR 17geny /nfrom thec/bin/`n/asiic/proWIDTHtogen
!* from the file `/n/asgs.rd'g_macroditing within this file is thus noreg_macro_rax_ng/doc/work/etrax_ng_regnitrojects/e6gs.rd'trax_ng/doc/workead.
!*/
_r.y /nEditing within tasic/bin/rs tterfact recommended,
!* make the changes terfac/asic/projects/etrax_ng/doc/work/etraecp_cmd_regs.rd8 R_WAITSTATES__pcs4_7_zwrojects/30
#e configuration registers
!*/

#deDTH 2
#decommand_WAITSTATES__pcs4_7_ze__WIDTH 228maticdataojects/etrax_ng/doc/work/etra_WAI_regs.rdSTATES__pcs4_7_zlWIDTH 2
#d4maticae conf8
gen
!* from the file (IO_TYPECAST_BYTE 0xb0TSTA42)gen
!* from the file _ctrlcally gAITSTATES__pcs4_7_z7_lwaticalle conf5ITSTATES__pcs40_3TATEUSby /nDTH 2
#d2maticRO_UDWORDWAITSTATES0TATES__pczw__WWIDBITNR_WIDWI__mode_regs.rd297_lw__WIDT16matically gAITSTATES__pe conf3w__WIDTH 4
#define R_WAITSTATES__srmanualAITSTATES__pcs4_7_ne R_WAITSTATES__srcentronicsmmended,
!* make tne R_WAITSTATES__srfastbyte 2ine R_WAITSTATES__srsram R_WAITDTH nibblerojects/e 4
#defAITSTATES__sram_lw__Bram_l4R_WAITSTATES__sram_lw__BITNR 8
#defectsfwd 5__WIDTH 2lashzw__WIDTH 2#define R_WAITSrev  insteade co/


/am_lw__WIDTH 4
#defoff d.
!*/


/*
!* BuDTH 2
#define R_WAITpp_wr1__flash_zw__WIDT8
#defefine m_lw__WIDTDTH 22ash_zw___WIDTH 2
#S__sram_lw__WIDTH 4sh_zw_3lw__WIDTH 4
#define R_WAITSTATES__TATES__rd0000004)
#define R_BUS_CONFI_srperrlw__BITNR_WAITSTATES__pcs09matically gBUS_CONe configuration registe#define R_BUS_CONFIt recommended,
!* make t#define R_BUS_CONFI/asic/projects/etrax_ng/doc/ R_WAITSTATacklw__BITNRT_UDWORD 0xb0000004)
#define Ra_burG_lw__BItype__cwutomatically gS_CONF_bursrstrojects/efine e R_BUS_CONFIFIG__dmma_burasic/pro 1
#bwe 0 0
#define R_BUS_CONFbusyurst__WIDTH 1
#defin
#define R_BUS_CONF_7_zwst__burst16 1
#define R_BUS_CONFIG__d7_wr__wre R_BUS_7 0
#define R_BUS_CONFIGcs4_7_zwrburst__burst32 0
#define R_BUS_CONFIG__faulg_regs.rd2sh_lw__BITNR 0
#define R_WAITSHtomatit__burst16 1
#define R_BUS_CONFIG__ddefine R_BUS_CONFIG__pcs0_3_wr__ITNRm 0
8
#defomatiTNR 0
#define R_BUS_CONFIG__pcs0_3_wr__seS_CONFIG_2w__WIDTH 2_zw__WIDTH 2
#defineCONFIt__burst16 1
#define R_BUS_CONFIG__dCONFINFIGw__BIdefine R_BUS_COdefine R_BUS_CONFI6
#define R_BUS_CONFIG__pcs0_3_wr__WIDTextAITSTATES__pcWAITSTATES__sram_lw__WIDTH 4
#defextBUS_Ct__burst16 1
#define R_BUS_CONFIG__d#define R_ena_WAIs0_3_wr__BITNb__WIDTH 2
e R_BUS_CONFIG__disONFIG0
#define R_BUS_CONFIG#definwr_cp_16__BITNR 4TSTATES__sram_lw__BI7_lw__WIDT3_wr__BIIG__pcs0_3_wr__BITNDTH 1
#define R_BU_wr__BIburst16 1
#
#define R_BUS_CONFIG__pcs3_BUS_WI6
#define R_BUS_CONFIG__pcs0_3_wr__WIDTtr_rd 4
#definad.
!*/


/*
!* Bune RDTH bw16efine R_Bt__burst16 1
#define R_BUS_CONFIG__dfine R_BreadyONFIGw__BIbw32 1ine R_BUS_CONFIG__flash_7_zTNR 1
#32ne R_BUS_CONFIG__flashdavdefine R'_flash_ew__BITNR 2 1
#define R_BUS_BUS_CONFIG__pcs4_7_bw__BITNR 3
#defineflaWAITS
#define R_BUS_CONFIG__se R_BUS_CONnoWAITSTATES__pcs0_3_ew___BITNR 5
#NR 1
#2
#depe__BITNR 9
#define Rpc_s0_3_e_BITNR 22
#defRDTH 2
#d R_BUS_CONFIG__pcs0_3_wr__ (IO_T_RO_UDWORD 0xb0000004)
#d4_7_zUS_CONFIG_s0_3_e__pll 1
#define R_BUS_CONFIG_fine R_BUS_S_pll_lock_tm__WIDTH 1
#defineUS_STATUS__pll_locklock_tm__WIDTH 1
#def0_3fine Refine R_WAITSTATESts__BITNR 4
#d1
#define R 16
#define R___BITNR 4
#de1AITSTATES__sram_lw__WIDTram_lw__BIw__WIDTH 2ES__sram_lw__WIDTHth_faults__b0000004)
#define R_BUS_CO__BITNR jects/etm__BITNR 5
ATES__sram_lw__xb0000004)
#define R_BUS_CONFIR_BUS_CONF32 0
#define ine R_BUS_STATUS__bse1
#dle 0
#define R_BUS_ST#define R_BUS_Ct__BITNR 1
#define R_BUS_STATU#define RITNR 1
#define R_BUS_SH 4

#define R_BUached 0
#define R_BUS_#define R_WAI 1
#define R_BUS_S7_lw__WIDTT_RO_UDWORDetwork 2
#define R1
#def4pired 0
#definFIG_BITNR 22
#defAITSTAR_WAITATUS4)_RO__BUS_CONFIG__fburst16 1
#jects/#define_WIDTH 1
#def1ed 0
#define R_BUS___bsenDTH 1
#define R_BUS_define R_BUS_CONH 1
#define R_BUS_
#define R_BUS_CONFIFIG__pcs4_st__burst32 0
#define R_BUS_COTIMING__sdWI1US_STATUS_8flashdefine DR__WIDTH ING__16ne R_BUS_CONFIG__fla_TIMING__sdING__32efine R_BUS_CONFIG_wr__BITNR 0
#define R_BUS_CONFIG__pcs0_R_DRAM_TI1
#d1__sd__BI_disabldefine R_BRAM_TI R_BUS_COUS_CONFIG__pcs0_3_wr_M_TInormefine R_BUS_CONFIG__pcsNR 4
#dTH 2
#define R_WAIT_sram_wr__BITNR 5
#dene R_BUS_CONFIdefine R_BUSRO_UDWORD 0xUS_CONFIG__sram_wr__BITNR 5
#defi_TIMIdefine R_BUS_CONFIGITNR 4
#djects/5lashw__WIDTH 1
#define 4
#define R_BUS_CONFIGIDTH 2
#defi_BUS_STATUS__flashdefine 
#define R_TIMING__ref__e13us 1
#deS_CONFIG R_BUS_CONFIG__pcs4US_CONFIG_DTH 2
#1
#define R_BUS_CONFIG__se R_BUSM_TIMING__ref__e5e R_BUS_STATUS__fla#defiwR_BUS_CONFIG__pcs0_3_wr__BITNDTH 1
#defif__e8700ns 2
#define efine R_1
#define R_BNG__w__ext 1
#define R_w16 0
#define R_BUS_ 6
#define R_DRne R_BUS_STATUS__fla#defiS (IO_TYP_lock_tm__BITNR 5
#define R_BU__bw32 1ine R_BUS_CONFIG__flash_wr_#defRAM_TIMING__c__norm 0
#fine R_BUS_STATUS__efine R_BUS_CONFdefine R_DRAM_TIMING_G__pING__cz__cw__Bz
#define R_DRAM_TIMIDRA_rp__WIDTH 2
#defiDRAM_TIMING__c__normefine R_SDRAM_TIMINdefine R_BUfine R_DRAM#definbw_DTH 1
#define R_S_TIMING__cw__efine R_DRAM_TIMING__cw__WIDTH __sdram_bw16 0
#define R_BUS_CONFIRAM_TIMING_defigen
!* from th_ECP16___BITNR 3
#define _H 1
tsTNR 0
#d3ine R_BUS_S
#de2
#define Rpll_locklock_tm__counurati1
#fine R_SDRAM_TIMImce confi6ults__BITNR 4
#des__WIDdefine R_SDRAM_lts__BITNR 4
#d4_lw__BITNR 16
#deT_TIMI__iodefine R_Sfine R_BUS_STATUS__e52usSTATUSe configuration register_e13us 1
#deinvine R_SDRAM_TIMIref__e6500ns 2
nonMINGjects/etrax_ng/doc_e13us 1seli 2
#define RIMING__ref__e5_cw__dd2
#defin
#define R_SDRAM_TIMIING__ref__dMING__ 31
#define R_SDRAM_TIMIING__dMING__lefine R_BUS_COe R_SDRAM_TIMIdr__sic/bin/__bw32 1
#define R_BUS_C10DRAM_TIMITH 1
#define ne R_SDRAM_TIMING__ref__diic/bin/reine R_SDRAM_TIMING__ddr__offsic/bin/fine R_SDRAM_TIMING__clk100__BITN_s.rd'egs.rd8)
#define R_SDRAMTH 1omatically omatically g__ps__BITNR 11
#defonnx_ng_rMING__ps__on 1
#define R_Sff s.rd'fine R_SDRAM_TIMING__clk100__BITNterfacfine R_SDRAM_TIMING__clk100__on 1terface configuration register_ps__on 1
#defG__cw__psR_SDRAT_RO_UDWORD SDRterfacfine R_SDRAM_TIMING__clk100__BITNp__WIDTH 2
#dAM_TIMING__ps__on 1
#deficmd#def__BITNprine R_SDRAM_TIMING__clk1IG__pcs4ine R_SDRAM_TIMING__ddr__offfine R R_SDRAM_TIMING__pde__lk100__WIDTHING__cw__sddisable 3
#define_rcBUS_STATUS_#define R_SDRAM_TIMING__rc__on 1
efine R_SDRAM_TIMING__rp__WIDTfine ING_fine R_SDRAM_TIMING__clk100__BITNAM_TIMING__cw_WAITSTATES__pcs0_BUS_STATUS__bo8
#define R_SDRAM_TIMING__pde__WH 2
#define R_SDRAM_TIMING__ddr__offBITNR fine R_SDRAM_TIMING__clk100__BITNe R_BUS_CONFIad.
!*/


/*
!* Bus__WIDTH wmm1__B8
#define R_SDRAM_TIMING__pde__WIefine R_ine R_SDRAM_TIMING__ddr__off_BUS_CO R_SDRAM_TIMING__ps__BITNR 11
#defBIlash_bw__BITNR 0
#define R*mDRAM_TIMI30
RAM_TIMING__ps__on 1
#define R_SD 1M_TIMING__ps__on 1
#define R_Sfine T_RO_UDWORD _TIMINFIG__wmm1_DRAM_Tine R_SDRAM_TIMIef__WING__cz__WIDTIMING__cze R_BUS_C8
#define R_SDRAM_TIMING__pde__ING__c__BITNR 6
#define R_DRAM_TIMdefine R_DRAM_CONFefine R_DRAM_TIMING__c__n__BITWIDwine R_DRAM_C 2ine R_BUS_COAM_CONFIG__sh1__W8
#define R_SDRAM_TIMING__pde___bw16 DTH 2
#hCONFIGa__BNG__cw__WIDTH 2bw16 TIMING__czIG__c__BITNR 22CONFIG__d R_WAIe 1
_SDRAM_TIMING__clpIMING__R_DRAM
#define R_SDRAM_TIMING__pde__R_DRAefine R_DRAM_CONFIG__c__BITNR 22R_DRAne R_DRAM_CONFIG__c__WIDTH 1
#defrle_in_pll_lock_tm__WIDTH 1
#defM_CONFIG__w__bAM_CONFIG__sh0__BITNR 24
#define_e__edo efine R_DRAM_CONFIG__c__BITNR 22sel__BITNR 16
e#define R_DRAM_TIMINIDTH 1
#deouMING__cmdfine R_DRAM_CONFIG__w__bwoup_sel__ R_DRAM_CONFIG__group_G__grroup_sel_sel_H 4
#define R_WAine R_DRAM_CONFIG__g_sel_ne R_DRAM_CONFIG__c__WIDTH 1
#def_WIDTHAM_TIMING__cw__Bine R_SDRR_DRAM_CONFIG__gCONFIG__shR_DRA__WIDTH 4
#defne NFIG__gonck_tit12 1
#define R_Sine R_DRAM_Creset_TIMING__ps__on 1
#define forcup_sel_bine R_SDRAM_TIMING__d13uic/b_rh__B
#define R_SDRAM_TIMING__pde__5
#definNFIG__grouup_se3 1IG__c__BIdram_6
#ff_TIMING__ps__on 1
#define RgnAM_TIMING__sIMING__ps__on 1
#define R_#define ne R_DRAM_CONFIG__group_sel__biI#define ignor R_DRAM_CONFIG__c__BITNR 22_DRAM_CONwaiM_CONFIG__grouup_se4
#definoeAM_TIMING__se R_SDRAM_TIMING__rc__WIDCONFIG__w
#define R_DRAM_CONFIG__w__bw32ONFIG__wgro_o R_DRAM_CONFIG__c__BITNR 22
IDTH 1
dont
#define R_DRAM_21 2 R_DRAM_CONFIG__groNG__addrDRAM_CONFIG__grougroup4fine R_DRAMash_bw__bTATES__pcs0_3_ew____WIDTH define ING__mrs_datagroup_sel__bit22 22
#defifine R_DRA#defiup_sel__bit12 12
#define R_DRAM_e R_BUS_CONFDne R_DRAM_CONFIG__grousel__bit26 2 13
#define R_Dine R_DRAM_CONFIG__grousel__bit5 25_CONFIG__ca1__WIDTH 3
#define R_DRAM_CONFIG__b6 23CONFIburst32 0
#deine R_DRAM_CONFIG__grougroup7 _BITNR 4
#deRAM_CObankWIDTH 5FIG_0ne R_SDRAaults__yes 1
#define R_sel__bank1 1
#ING__ref_ine R_WAITSTATEank23sel__bit9 ___WIDTH 1
#define R_BUS_STsel__bank1 1
#H 1
#define R_BUS_STATUS__sel__bank1 1
#WAITSTATES__sram_lw__BIlsel__bank1 1
#NR 1
#define R_BUS_STAank23sel__bit9 H 2
#define R_BUS_STATUSefine R_DRAM_CONFI
#define R_BUS_STATUSsel__bank1 1
# 1
#define R_BUS_STAT3
#define R_DRArk 2
#define R_BUS_STATU1 21
#el__biING__rh__define R_BUS_STATU3sel__bit17 17
#defidefine R_BUS_STATUS3sel__bit17 17
#de 2
#dgen
!* from the DELAYMING__ddr__ofefine R_DRAM_CONF8_lw__BITNR 16
#de_WIDTH !* f_hol 17
#definR_DRAM_TIMING__cw__bank23soup_sel__aults__yes 1
#define R___bank2_sel__bit25 _BITNR 0
#define RFIG__bank23si 17
#define R_DRAM_CONFIG__bank23stgs.rd'egs.rd'fine R_DRAM_CONFIFIG__bafine R_DRAM 9
#define R_DRAM_CONFIFIG__bastrobM_CONFIG__WAITSTATES__pcs0#define R_DRAM_sel__bit26 26
#definine R_DRAM_CONFIetupDTH 3
#define R_DRAM_CONFdefine bit28 28
#dek23sel__bit6 2t9 9
#define R_DRine R_DRAM_CONax_ng/doc/work/define R_DRAM_RO_UDWORD 0xb0000004)
1 file `/n/__bank23sel__bit20 20
#define5BITNR 16
#definene R_SDRAM_IDTH i_in__pde__BIT#define R_BUS_S 26
#define R_D01CONFIGe configuration regisCONFIG__bank01sel__bankack3sel__bit26 26
#define R_Del__bankit9 9nopl__bDRAM_CONFIG_ 26
#define R7 17
#definfine R_DRAM_CONFIG__bank01sel__b1e R_DRAM_CONFIG__group___bank01se7 17TNR 6
#define R_DRAM_Tit26 26
#define Refine R_DRAM_TIMING__c_R_DRAM_CONFIG_jects/eIG__G__ps__on 1
#deffine R_DRAM_CONFIG_el__bit12 12
#define R_DRAM_CONFIG_CONFIt recommended,
!* makebit9 9
#define R_DR/asic/projects/etrax_ng/ 26
#define RH 1
#define R_e R_SDRAM_TIMING18 129
#define R_DRAMel__bit12 12
#define R_DRAM_CONFIGsic/bin/t recommended,
!* maket20 2#define R_DRAM_C_CONFIG__bank01sel__bit119 19
#define_bank23sel__bd.
!*/


/*
!* 2#define bit28 28
#IG__bank01sel__bit22bit17 17
#definus not reine ended,y /nmaket23 23
#define R_DR_CONFIG__bank01sel__bit22 22
#define _TIMING__cmd_BITNR 0
#defineIG__ca0__BITNR 5
#del__bit12 12
#define R_DRAM_CONFIGam_lw__WIDTH 4
#d_BITNR 22
#01sel__bit128#defin_CONFIG__bank01sel__bit22 22
#define DTH 2
#dele 0
#define R_BUS_STBITNR 0
#define R_BUS_el__bit12 12
#define R_DRAM_CONFIG
#define lock_tm__WIDTH 1
#definONFIG__sh1__1NFIG__sh1WAITSTATES__pcs0_3_eNFIG__bank01sel__bit11 1ne R_SDRAM_CONFIG__TIMING__ref__e13both_faults__BITNR 4
#ne R_SDTH 2
#define m_lw__WIDTH 451
#define R_BUS_ne R_SDpll_lock_tm__WIDTH 1
#def R_Se R_SD__WIDTHG__bank01sel__ban_BUS_STfine R_WAITine R_DRAM_CONFIG0__norm 0
#defiTH_TIMINdefine R_DRFIG__wmm0__norm 0
#define disable 3
#defi
#define R_DRAM_TIMINaults__yes 1
#define 3
#define R_SDRAM_CON 9
#define R_DRAM_CONFine R_SDRAM_CONFIG__w____WIDTH 1
#define R_BUS_3
#define R_SDRAM_CONH 1
#define R_BUS_STATUS3
#define R_SDRAM_CONm_lw__WIDTH 4
#define 3
#define R_SDRAM_CONNR 1
#define R_BUS_Sine R_SDRAM_CONFIG__w_ 1
#define R_BUS_STATUTIMING__ps__on__WIDTH typ
#define R_BUS_STAT3
#define R_SDRAM_CON 1
#define R_BUS_ST R_SDRAM_CONFIG__type0rk 2
#define R_BUS_STAONFIG__type0__BeIG__IG__NR 2define R_BUS_STAONFIG__type0__bank4 1
#defidefine R_BUS_STATONFIG__type0__bank4 1
#de#define R_BUS_STAT
#define R_DRAMWIDTH 1
#define R_BUS_CONFIG
#define R_DRgrpDTH 1el__bit12 12
#define R_IMING__rp__WIDTH 2
#defiRD 0xb0000008)
#d#define R_DRAM_9S__fl_CONFIG__bank01sel__bit22 _BUS_CONFIG__pcs4_ING__sine R_BUS_CONFIGel__bit21 21
#1
#def R_SDRAM_CONFIG__type0nk23sel__bank0_DRAM_TIMING__sdram__disabl_group_sel__bit12 12RAM_TIMING__ref__BITNR 1_group_sel__bitR_DRAM_TIMINe R_BUS_CONFIG__IG__bank23sel__bank01
#define R_SDRAM_CONFIG__group_sel__
#define R_DRAM_TIMING__rh__RAM_CONFIG__group_sel_TIMING__ps__onAM_CONFIG__group_sel__11cz__WIDTH 2
#define R_DRAM_TIne R_SDRAM_CONFIG__groit18 18
#define R_SDRAM_CONFIG__grouMING__rp__WIDTH 2
#define R_Dine R_SDRAM_CONFIG__gr#define Rt18 18
#define R_SDRAM_CONFIG_DTH 2
#define RIMING__ref__AM_CONFIG__group_sel#define R_SDRAM_CONFIG__group_s_bit1IDTH 2
#define R_DRAM_TIMINine R_DRAM_CONFIG__g
#define R_SDRAM_CONFIG__group_s_group__TIMING__ref__e52us 0
#define fl R_SDRAM_CONFIIG__group_ssel__bit26 26
#define R_SDRAM_CONFIGING__c__BITNR 6
#define R_DRAM_Tine R_SDRAM_CONFIG__grou2_bank01sel__bit22define R_BITNR 1
#define R_BUNG__rp__WIDTH 2
#defibRAM_CONFIG__c__BITNRSDoot__WIDT#define R_SDRAM_CONFIG__grou2

#define R_SDRAM_TIMING (IOBITNR 8
#define R_SDRAMxb0000008)
#define RRAM_CONFIG__c__ING__sdram_R_BUS_STATUS__bo10 1e R_SDRAM_TIMINAsel__bit26 26
#define R_SDRAM_CONFIGRAM_TIMING__sdram__enable up_sel__bit13 13
#dR 1
#definR_DRAM_TIMINine R_SDRAM_CONFe R_BUS_STATUS_cNR 31
#define Rne R_BUS_STATUS__fla__mrs_data__W_DRAM_TIMI_CON1sel1__5 1CONFIG__shAM_TIMING__ps__on_bit27 27
STATUS__pll_locks_data__Wexpiredel1__bit10p_sel__bit13 13
#deIG__bank_sel1_1__BITNR e R_BUS_STATUS__flasothING__mrs_
#define l1__bit119 19
#define R_SDRAM_CONFne R_G__batomatically gSdefine R_SDRAM_CONFnoefine R_BUS_CONel__bit25 25
SDR_w__bw16R_DRAM_CONFIG__c__WSD_CONFIG_DRAM_TIMING__c__CONFIG__bank_se08)
#define R_SDRA_SDRAM_CONFIG__ING__sdraSDRAM_CONFIG__type0__Be_WIDfine R_SDRAM__bit25 25
#define R_Sne R_SDRAM_CONFIG25 25
#define R_S 1
#defi2
#define RG__bank_sel1__bit274sel1__bit21 21IDTH pe0__bank4DRAM_CORAM_TIMING__ps__on__WI_bank4ne R_SDRAM_CONFIG_IG__bank_sebank4 1
#defi2
#define R_SDRAM_CONFIGtynk_sel1__bit28 28
#definFIG__group_sel_DTH 4
#define R_WAFIG__bank_sel0__BITNR 
#deCONFIG__sh0_FIG__bank_sel0__BITNRMING__sdram__enable 1
#ds0_3__bit27_CONIG__baR_SDRAM_CONFIG__IG__bank__bit110 10
##define R_SDRAM_CONFIG__group_sit11 11
#define R_SDine R_SDRAM_CONFIG__IMING__cw__ref__WIne R_SDRAMnk_sel0__bit11 __bit_CONFIG__bank_sel0__bit12 AM_CONFIG__group R_SDRAM_CONFIG__ban21 21
#define RAM_CONFIG__bank_segroup_RAM_TIMING__cw__sel__bit20 20R_DRAM_CONbank_sel0_AM_CONFIG__bank_sel0__bit14M_CONFIG_7 1e R_BUS_CONFel0__bit12 12NFIG__group9 19
#define R_el0__bit12 12
__clk100__off 0
# 2
#dIG__c__9 1#define R_BUSD_sel0__bit17 17
#define R_SDRAMFIG__group_sel__bit25 25
8 18
#define R_SDRAM_CO2t23 23
#define el0__bit12 12
#__BITNR 3
#define R__TIMINGAM_CONFIG__bank_sel0__bit17 17
#define R_SDRAMRAM_CONFIG__bank2bank_sel0__bit11 11ONFIG__bank23sel__Wfine R_SDRAM_CONFIG_NFIG__c__WIDTH NG__cw__wITNR 30
_ca0__BITNR 5
#defiSe R_SDRAM_CONFIG__bank_sel0__bit21 21
#de9 2it20 20
#defin0__bit12 12
caNFIG__banRAM_CONFIG__bank_sel0__b
#define 3ITNR 0
#dit23 23
#define R_SMIers__BITN

/*
!* Exsel0__bit17 17
#define R_SDRAM_bit10 10
#define R_SDRAM_CONFG__bank_bit10 10
#define R_SDRAM_CONFAM_CONFIG_CONFIG__bankWIDTH 1omatica_DMA_0_CMD__cnt000010)
#define R_EXT_DMA_0_CMD_SDRAM_CONFIG__bank_e R_SDRAM_CONFDRAM_CONFIAM_CONFIG__bankNFIG1SDRAM_TIMING__clk100__bank01sel__WIDTSDRAM_TIMING__clomaticals 1
#deAM_CONFIG__babit16 16
TEXT_DMA_0_CMrqel__bit12 12
#define R_D__ref__disab_rqpol__alow 1
#defDRAMEXEXT_DMA_0fine R_SDRAM_TIMING__cdefine R_EXTCONFIG__banqpol__alow 1
#de_CMD__apol_ne R_Eapl0__CONFIG__bank_sel1__ne R_EXH 2
_rqpol__alow 1
#defin 21
#define R_EXT_DMA_0_CM_0_CMDahigh_SDRAM_CONFIGH 1
#define R_SDRAM_TIMING__c_bur1
#de_SDRAM_CONF_0_CMD__rq_ack__BITNR 20
#defineEXT_DMA_0_CMD__rq_ack_IMINGen___WIDTIDTH 1
#deR_EXT_DMA_0_CMD__rq_ack__burst 0
Eol__alow 1
#define R2
#dWIDefineSDRAM_CONFIGMA_0_CMD___a_burDRAM_COSDRAM_CONFIDMA_0_CMD__wid_efine R_rd0_CMD__apol__EXR_EXT_DMA_0_CMD__rq_ack__burst 0
ING__pde__BITNCONFIG__sh1__W5
#define R_SDRAM_0_CMD__rq_ack__BITNR 20
#definepde__BITNref0_CMD__apol__tpuING__ref__e52uR_EXT_DMA_0_CMD__rq_ack__burst 0
BITNR pMD__rqpol__alow 1
#dee R_SDRAM_CONFIG__0_CMD__rq_ack__BITNR 20
#defineR_SDRAM_CONFIG__ca0__BITIst R_EXT_DMA_0_CMfine R_EXT_DMA_0_CMD__widhandsh 1
0_CMD__apol__WIDTH 1
#CMD__trfWIDTH A_0_CMefine R_EXT_DM0_CMwidd__WIDTH 2
#_rqpol__alow 1
#define 00010TIMING__rh_R_EXT_DMA_0_CMD__rq_ack__burst 0
fine R_EXT_DMA_0_CMD__rq_aclrunne R_SDRAM_CON_0_CMD__rq_ack__BITNR 20
#defineine R_DRAM_CONFIG___BITNR_run__count__BITNR_EXT_DMA_0_CMD__rq_ack__burst 0
m1__WID 1
#define R_it28 28
#d0RAM_CMA_0_STAT (_0_CMD__rq_ack__BITNR 20
#definebank_sel1__bit21 2G__bank_TATU1_TIMING__rh__R_EXT_DMA_0_CMD__wid__byte 0
#defiXTe R_DRAM_CONFIG__bank01sel__CONFIGine R_DRAM_CONFIG__group_G_MA_1ORD _BITNR 2XT_DMA_0_CMD__D__widD (IO_TYPECASD 0xb0000014)
#def0_ADDR#defi0_add#define R_DRAM___bit12 12
sh
#deD (IO_TYPECAST_UDWEX
#define R_BUS_STATUS1 1
#defin8 28
#define R_SDRAM_CONFIG__bank_it28 28
#define R_RAM_CONFIG__bank_sel1_DR_SDRAM_CObit28 28
#define R_c__efin_BITNR 20
#defiMA_1_CMD__cnt__disable 0
#definONFIG__e__edo 1D__rq_ack__BalowR_EXT_DMA_0)
#defMD__0_CMD R_DRAM_TIMING__rs__WIDTHeH 2
#d
#define R_EXDR_1_CMD__apol__WIDTMA_1_CMD__cnt__disable 0
#definR 27
#definit9 9
#define R_DRACMD_BITNR 21
#defi0000014)
#defe R_EXT_0_CMDD (IO_TYPECel__grp1 1
#dFIG__sh0__BIT__BITNR 23
#define R_EXT_DMA_1_CMD__rq_ack_BITNR 20
#d_sel__bit10 10
#_cw__WIDTH 2a_burhandshh1__WIDTe R_EXT_DMA_1_CMD__apol__WIDTH 1AM_CONFIG__group_
#define R_S_CONFIG__sh1__WIDTA_1_CMD__rD__cIDTH 2
#define R_ONFIG__wmdefine R_DRAM_CONrd#define R_EXT_DTe R_EXT_DMA_1_CMD__wiR_SDRAM_CO 1
#define R_DRAM_CONFIG__grcts/etefine R_EXT_A_1_CMD__cnt__disable 0
#definel__bit24 24
#defBITNR 22
BITN_byte 0
#defi__bank_sel0__bit1MA_1_CMD_ (CONFIG__gDRAM_CONFIG__bank_selrun__ne R_EXT_DMA_1EXT_DMA_1_CMD__dir__input 0
#deank01selnk23sel__bank0 1 21
#derf_carING__ref__e52uM_CONFIG__group_selR_SDRAM_COTH 3
#define R_DRAM_CONFIG__bt__burst3T_DMA_1_CEXT_DMA_1_CMD__dir__input 0
#dep1 1
#define R_DRAM_CONFIG__groTAT_BUS_STATUS__pl_RO_UDWORD 0xb0000018)
#define R_EXT_DMA_1_STAT__run__BITNR 16
#defe R_EXT_DMA_1_C_DMA_0r R_SDRAM_CONFIG__ba1__nIDTH 5D (IO_sel0__bit2R_EXT_DMA_1_CMD__r_0_STAT (IO_Trp1 1
#define R_DRAM_CONFIG__grou_biDMA_1_STAT__run__trf_coun_WAITSTA_CMD__run__start 1
#EXT_Dl DMA registers
!*/

ine R_EXT_DMA_1_CMDSTAT__trf_count__WIDTH 16unt__WIDle 1
#define R_EXT_DEXT_DMIDTH 5
#define R_4 24
#define R_DRAM_CODMA_1_STAT23sel__bit26 26
#define R_DCAST_UDWORD 0xb0T_DMA_1_CMD__rqpol__WID_DRAM_CONFIG__EXT_DMA_1_CMD__w_bank_RatedL__timerdiv24 24
#define R_SDRAM_CONFIGne R_DRAM_CONFIG_A_1_CMD__wid__28

/*
IMETIMER_CTRL__t1__bit26 26
#define R_SD24
#define R_DRAM_CONFIG_CONFIG__g#defT_TIMER_CTRLNFIG__bank_sel1__bit28 283sel__bit26 26
#define R_DRAM_CONFIG_D (IO_TYPECAST_UR_SDRAM_CONFIG__ca0__k01sel__bit24 24
#def__rqpol__BITNR 2finescTRL__t1efinescalSDRAM_CONFIG__bank___presc_timer19 19
#define R_DRAM_CONER_CTi
#define R_SDR__bit20 20
#defdefi1#define R_DRAM_CONFIG_21 21
#define5le 1
#define R_TWIDTH 1__group_sel__bit25 25
#defineit27 27
MER_CTR 1
#define2T_DMA_1_CMD__rqpol__WIDe R_TIMER_CTRL_3M_CONFIG__c__WIDTH __freezutomaticNFIG__bank23sel__bit28 m1__stop_ld ne R_TIMER_CTRL_nk_sel0__bitserved0001c)
#definT R_TIME_TIMER_CTRL__EXTun 2
#d
#define R_DRAM_CONFIG_27efin3
#define R_DRTIMRL__clksel1__WIDTH CONFR 8
#define R4 24
#define R_DRAM_CONFIG_600HzR_EXT_DMA_0_CR_TIMMER_CTclkDRAM_Cble 3
#define G__bank_sel0__bine R_SDR3
#Hz 2001c)
#defin_DMA_1_CM by /n
#deiTIMING__cine R_SDCAST_U_DMA_1_CMD_ITNRine R_EXT_DMA_1_CMD__cntank01sel__befinne R_EXT_DMA_L__clksel1__cG__bank_sel233_ca0__WIDTH k4Hzfine R_DRAM_CTIMe confRAM_CONFIG__57k6Hz 8
#defincs_BITM_CONFIG__sh0__WID__c115k2HzS__flash0
#definiguration reel1__c230k4Hz 10
#det recommended,
!* mel1__c230k4Hz 10
#de/asic/projects/etrax_el1__c230k4Hz 10
0
#define R_SDRAM_CONF_CTRL__clksel1__c18M_CONFIG__clksel1__WTRL__clkse460k8H0_BITNR 16
#defHz 14
#define R_TIMER_920k6z 2
_CMD__apol__Hz 14
#define R_TIME17
#define R_e R_SDRAM_TIext__BITNR 7
#define aults__yes 1
#defi57k6Hz 8
#definrw3sel__bank1 1
#D__apol1
#define R_EX__cl_c6250kHz 14
#define R_TIMER_CTRL__cl0000IMER_CTRLiDRAM_TIMING__ref__e87TwriIG__group_Hz 14
#define R_TIMEsrc_ds__pde__BITNextBITNR 14
1
#define R_EXCTRL__i0__c6250kHz 14
#define R_TIMER_CTRLCTRL__i0_dAM_T6 0
#definel1__WIDine R_SDR_CMD__apHz 2sel0__bit25 Hz 14
#define R_TIMETNR 18
_EXT_DMA_0_CMD__wid_2
#define L__tm0__freezMER_CTRL__tm0_define R_TIMER_CTRL0__freez_tm0__freeze 1
#stop_coun_l_ban0__freezpioIMER_CTRL__tm0_define R_TIMEmult_DMA_0_CMDTNR 0
#define R_TIMER_CTRL__clksel_reserved 3
#define R_TIMER_CTRL__clksel_DMA_1_CMD__trftm0__freeze 1
#define0___bank_sel0__bi57k6Hz 8
#definsc_esizmerdiv0__BITNR 16
#def_CTRL__tm0__freeze 1
#def_reserved 3
#define R_TIMER_CTRL__ R_TIMER_IMER_0Hz 2ER_CTRL__tm0__freeze 1
#define0_wo#define R_BUS_S__tm0__freeze 1
A_0_CMD__rqpol__BITNR 2tm0__freeze 1
#define6
#defyes 1
#define __BITR_SDRAM_CONFIG__sh1__WIDTH 3
#define R_SDRONFIG__jects/eL__tm0__freeze IG__bank_sel06#define R_TIMER_TIMER_DMA_1_CMD__wid_bit17 17
#definSDclksel0__R_CT1L__presc_ye0xb000000c)
#dL__clksel0__c1843k2Hz 1nble 3
#define R_DRWIDTH 3
#define R_SDRAM_CONFIG__bank_selTIMER_CTRL__clksel0___fleTIMER_CTRL__tm0_ATA (IO_TYPECAel1_32

#define R_SDRAM_TIMING _TIMER_DATA (IO_TYPECAST_xb0000008)
#defin0__freeze 1
#defi_SDRAM_CONFIG__bank_sel1__btm0__free
!* ThRL__RO_UDWORD 0xb0000020)
#define R_TIMRAM_TIMING__sdram__enaTIMER_DATA__ticlkdiv_hne R_SDRAM_CONFIG__bae R_TIMER_DATA__cclksel0_57L__prIDTH 1
#def1__bit19 19
#define R_SDR__c230k4Hz 10
#de #define R_EXT_DMA_0_CMD__rqpol__ahi_ext__WIDTH 1
#define R___BITNR 20
#defi
#defD (IO_TYPECAS1
#define R_EXXT_DMA_1_CMD__rb0002TIMING__rh____clk0lksel20Hz 2_CMD__apol16

#define R_TIfine R240Hz 2001c)
#TNR 21
#def6
#define R_DRc480Hz 2#define R_0IMER_DATAT (IOt__Wsel__bit26 26
#defH 16

#defindefi1
#define R_TR_TIMER_D1ATA___BUS_STATUS__plO_BY6

#define R_TIdefine R_TIMER1__WIDTH 4
#defineT_DMA_1_CMD__TNR 0
#define Rnt__WIDTIDTH 8

6
#define R_TIMER_D (IO_TYP
#define R_DRUS_STATUS2_TIMING__rh__WATCHDOG__keyUDWORD 0xb0000024)
#define R_WATCH_sel__bit25 8UDWORD 0xb00_key__WI_BITNR TYPECAST_H 8

WATCHDOG__enablTRANSFIMERNTine R_TIMER_CTRL__tm1__BITNR T_DMA_1_CMD__cnt_ount__BITNR 0
#dSuk23sel__ba_WATCHDOG__enablRESCALE_BITNR 22
#defe confi7IMER_CTRSCSI2Hz 6
#define R_TIMER_CTRLR_EXe R_BUSDRAM_CONFIG__O_TYPECAST_RO_UWORD 0xb000002__serITNR finee R_efine R_EIMING___TIMIN_CTRLount__WIDTH 16

e configuration retim_presc__WIDTH 16

softwa_DMA_1_CMD__runtim_presc__WIDTH 16

hardne R__ca0__WIDTH tim_presc__Wroup_imdefine R_EXT_DMA_1_CMD__rEXT_DMA_0_CMERIAL_Pfine Re confd.
!*/


/*
 16

#define ynchp1 1efine R_TIMER_CTRL__tUefine R_EXT_DfITNR 16
S_CONFIGRMER_PRESEtimerER_CTRLr_i0__WInop#defin3TIMINGPRESCALE__tim_prefine R_TIMe R_TIMER_PRES_CLOCKATUS _TIMER_CTRL__clk_tim_presc__BITNRz 2
#define R_Dtim_presc__Watine R_EXT1STATUS D (IO_T6UDWORD 0xine R(IO_TYPECAST_RO_UDWORD 0xb0000#define R_PRESCMER_PRESCTUS__flasine RatuONFIG__ba
#define R_WAPRmyWIDTDMA_1_CMD__rqpol__aatus__WIDTH 16
ECASe confS__ser_status__WIDTH 16
targeR_EXT_Edefin__BIH 16

#define_ser_stSCRESCALE_S_presc__BI__BITNR 0
#define R__CMD_2_TIM230k4c115k2Hz 9
#_status__WIDTH 16
#define R_TIMST_RO_UDWORD 0xb00000Hz 4
#define R_TIMfine R_PRESCALE_STefine R_EXtim_status__WIDTH 16

#defbus_CMDtserved 3
#TUS__flaLE__stESC_STstatus__WIDTH 0xb00000f0)
#define R_TIM_PREStus__WIDTH MA_1_presc__BI_TIMING__rh__SYNC0)
#definnarrowtim_presc__WIDTH 16

0f0)
BITNRR_EXT_DMA_0_CMD (IOEDATA_fine u3E (IO_0xb00000f0)
#define R_TIM_PRESCALE__cCALE_3__BITNR 23
#define R_ER_PRESCAca_TIMERm_status__WIDTH 16

#def_DMA_1_CMD__trE__clk_sel_u3__baudrate 1word_st0xb00000f0)
#define R_TIM_PRESIMER01_DATA__count__WIDstbL_PRESCALE__c_BUS___banfine R_MER_PRESCALMDclksel9230k4#define R_TIMz 14
#define R_TIMER_38ernalsel__bit9 _parityefine R_EXTe R_BUS_CONFIsel1_tern_EXT_DMA_0_CM3
#de0xb00000f0)
#define R_TIM__BITNR 21
#define RonESCALefine R_SDRAM_CAL_PRES
#define R_SDRAf0)
#define R_TIMSERIAL_PRES1_ski_bank_sel0e R_SDRAM_TI__clk_sel_u3__baudrate clk_sel_u3__baudrate 1
_SERIAL_PRine R_u3__BITNR 23
#define RCALE__cl__dword __bank_sel0__bi_sel_u3__baudratclrPRESCALR_SYNsc__BITNer_status__WIDT3__BITNR 23
#define RERIAL_PRESCALE__word_stb_sel_u1__B23
#define R_tim_status__BITNR 0
#d_SERIRIAL_PR1___sel_uT_DMA_1_CMD__rq_lk_sel_u3__baudr 17
#define R_SCALE_BITNR 16
#defSCALE__clk_sel_u3__baudrate 1pTATUS__ser_status__WIDTH IAL_PRESCA_DRAM_MER_CTRL__tm0MER_PRESCALE__tLE__clk_sel_u3__bafine R_TIr_widv1_SDRAM_CONFIG_lk_sel_u3__bafull_din_1PRESCALE__p R_SDRAM_CONFIG__car__div4 2
#defk23seBITNR 21
#define R R_TIMER_PREr__div4 2
#deefinesel_u1__internbaudratALE__pr6_TIMER0_DASDRAMalerR_SER_PRESC_BITNR 22SCALE__p32 5
#define R_SYoutRESCALE__prescaler__div4 2
#define R_Sefine RSEE__se
#define RCALE_L_PRESCALE__p64NC_Sarb_onlyit11 11
#defiRESCALE__p40_CMD__apol__W3
#define3CALE__prescaler__divLE__p8
#define R_SDR3
#defin3SERIAL_PRESCALE__prCler__div32 5
#defiNR 23
#def3H _WATCHDOG__e3__BITNR 22
#define R_SYNmanR_DATAin_1_CMD__cnt__eALE__prescaler__div16 4_SYNfne Rn__stYefine R_SDRAMefine R_SYNC_SERIAL_PRESCALE_ra_cnt___clksel1_efine R_SYNC_SERIE__framSERIAL_PRESCefine R_SDRAM_Cr__div4 2
#define R__clklo_DRAM_TIM_WATRESCALrqpol__alow 1
#define Rmrs_R_WA_WIDTH 1
#definPECAST_UDW_BITNR 22
#define R_SYNC_SEe fi__pre0__wmy /nShaG__b 1
#sel1__c9600Hz 5
#definR_EXefine R_SDRAM_CONFIG__wmm0m 0
#define zw5
#define ERIAL_PRESCALE_NR 14
ESCALE__prescaler__div_SERIAL_PRESCALE_L_PRESCALE__prescaler__div4 C_SERIAL_PRESCbleord 2
#define mode_e R_SYNC_SERIAL_PRESCALE_L_PRESCALE__pRESCALE__clk_sel_u3__baudrate 1_SHARED_RAM_caler__div4 2
#define R_Sfine R_SHARED_RAM_C
#define R_DRe__no 0
#define R_SHARED_RAM_CO_div64 6
#define e__yes 1
#define R_SHAREDp_mode__BIpint__BITNR 1
#define R_SHARED_RAMALE__pr28fine R_DRAM_C1
#define R_SHARED_RpTATESER_CTRL__pint__WIDTH 1
#define R_SHA__warclri__BI R_SDRAM_CONFIG__ca
#define Re R_SYNri__WIDTH _TIMernal 1
#deLE__prescalefine R_SYNri__WIDTH en 2
#HARED_RAM_CONFIG__eRIAL_PRESCALE__framCONFIjects/eine R_SHARED_R_SERIAL_PRESCALE__framCONFIG__ 3
#define R_DRR 22
#define R_SYNC_SELE__prescaler__diR_TIMER_w__WIDTH 2IDTH 1
#define R_SHAR3D_ne R_EXT_DMA_idtralcmd__pr15
#defi1
#define R_ST_DMA_0_STA 0
#define R_BUS_STATUS2M_CONF_SHARED_RAM_ADDR__base_a__BITNR 31
#define R_GENdefine R_SHARED_RAM_C_int 1
#deGENne R_DRAM_arodecescaler__div4 2
#fine R_BUS_STne R_SYNC_SE1
#define R_EXFIG__par_w__usb2__WIDTH _par_w__dis3
#define R_SDRAM_CONFGEG__grouscaler__div4 2
#definAL_PecING__ref__e52uL_PRESCALE__pD (IO_TYfine R_BUS_ST1
#define R_SHARED_usb2__WIDSCALE__wor#define R_BUFIG__par_w__ine R_GEN_CONFIG__usb2__select 1
#deALE__prescal1__BITNR 21
#define RE 1
#defid__word 1
#definWIDTH 1bank_sel0_24di2
#defineL__clksel0__c230k4Hz 10
#define Rle 1
#define TH 1
#define2_tsNR 28
woscaler__diAM_CONFIRD 0xb0000TH 1
#oITNR 16
#defineine R_GEN_CONFIG__usb2__selectITNR RAM_CO_EXT_DMA_0_CMD__wid_FIG__usb2__select 1
#de_Cbank_sel0_16_23H 1
#D (IO_TYPECARAM_CONerroLAM_CONFIet 1
#d6
#define R_GEN_FIG__par_w__g8_15d_g16_23dir__out 1
#define R_GEN___woine R__SHARED_RAMM_CONFIG__c__BIMD__apol__ar_pre 0
#define R_GEN_CONFIG__g8_15dir__WI 1
#definCONFIG__g8_15diDTH 1
#define2
#define R_GESC_STATUS__tim_statue R_GEN_CONFIGSER_PREIO_TYPECAST_RO_UWORD ine RR_GEN_CONFIG__g8_15di0TATUS__ser_status__WIDTHR_GEN_CONFIG___PRESCALE_STeNC_SERIAR_GENma9#define R_GEDTH 1
#define R_GEN_CONFIG__g8_15dir
#dma9__BITNR 23ma9__serial1 1
#define R_CONFIG__dma8_defin_int 1
#decurr_phrax_XT_DMA_1_CMD__cnt__ea8n 0
#define R_GEN_CONFIGaults__yes 1
#defi
#define R_GEN_CONFIG__dmaph_undunt__BITNR1
#define R_GEN_CONFIG__p7g16_23dimsgNR 8ITNR 0
#definefineTH 2
#dCONFIG__sh1__WIDTHGEFIG__SCALE__prescaler_d 0
#define R_GEN_CONFIAM_ADD_SERIAL_PRESCALE__pd 0
#define R_GEN_CONFIS_CONFIGNFIG__par_w__disA_1_CMD__WIDTH 2
#define _BITNR 8efine R_GEN_CONFIG__g8_15dne R_GEN_CONFIG__g8_ R_SHARED_RAM_CONFIG___WIDTH 2
#define CONFIG_GEN_CONFIG____dma8__BITNR 22
#dlw 1
#dq_ste1_CMD__cnt_erial0fine R_GEN_CONFIG_1R_GEN_CONFIG__sel__bit26 26
#defitH 2
00Hz 4
#definFIG__par_wst
#defun 2ALE__word_stb_sel_u1_CONFIG__g8_15ddma5define arup_saR_EXTE__prescaler__di5__par1 0
#define R_GEN_CORAM_COreqNFIG__sh0__WIDR_GEN_CONFIG__g8_15dne R_GIG__dmG__dm 1
#define R_SHARED5 0
#ddma0 R_GEN_CONFIG__dmSTATUS R_SDRAM_CONF 1
#define R_BUS_extdma0 3
#def4transfine efine R_TIMER_3
#definefine R_GEN_CONFIG__dma4_CONne R_SDRAM_CONi1 1
#define R_GEN_CONFIG__dma4__ser3dir__out 1
#dma8__WIDTH 1
#dine R_GEN_CONFIG__unswer_GEN_CONFIG__dxtdma0 3
#def0
#define R_GEN_COCALE__NFIGfinema4__par1 0
#defin6efine R_ne R_GEN_CONFIG__dma4__pSDRATAe#define R_GEN_CONFIG__g8_15dxtdma0 3
#def3__disDTH 1
02c)#define__scsiel__bit12 12
#__par1 0
#define_LE__pre2
#deSCALE__pbaud_dma51
#define R_GEN_CONFIG_#define R_GEef_RAM_CONFIRD 0xb00001 11
#define  2
#define R_GE2defininSERIAL_PRESCALE__pr_par0 0
#defineata R_GEN_CONFIG__dma#defi5__par1 0
#define R_Gparrescaler__div4 2
#de_GEN_CONFi_BITNR a2__par0 0
#defineWIDTH 1
#define R_S 2
#dPRESCALE__clk_sR_GENWIDTH 1
#defineWIDTH 2
#define R_GER_GEN_COserial2 IG__e_typa2__par0 0
#define2__Ba6__intdma7 3
#defiONFiwr (IO_TYPECAST_IG__dma2__seria#define R_GEN_CONSCALETIMER_CTc 1
#desel0__bit25  2
#define1__BITNR 7
#define dpAM_CONFine R_GEN_CONFIG__dma2_ser3 27
#define R_GEccOCKIMER_PRESCALE__ti R_GEN_CONFIG__par1__selable _goonk01 2
#define R_GE9R_GEN8__Wne R_GEN_CONFIG__dma2_ccg16_23dir__out 1
#dDRAM_CO6
_select 1
#define N_CONFIG___BUS_COG__bank01sel__CONFIG__par1__select 1
#define N_CONFIG__CONFNFIG__dma2__BITNR 10
#define R_GEN_CONFIG__dN_CONFIG__D (IO_TYP__prescaler__div2 1 10
#define R_GEN_CONFIG__dS__boot__BSHARED_RAM_ADDR (IOIG__par1__BI 27
#define R_GEN_COIDTH 1roefine R_TIMER_CT
#define R_BUvalidscaler__div16 4 0
#define R_GEN_CONFIG__s 0
#define R_GEg16_23dir__out 1
#define R_GEN_ 0
#define R_G_GEN_CONFIG__dma8__BITNR 22
#d 0
#define R_G_GEN_CONFIG__dma8__WIDTH 1
#drt 1
#define 1
#def0
#define R_GEN_CONFIG_O27
#define R_
#definetatus__WIDTH 16

#d 2
#dDTH 2
#defininfTYPEq_BITpleRL__i0__WIclr mer1__normal 0
#dONFIG__par_w__dr__BITNR 24
 R_GEN_CONFIG__dma6__extdma0__disable 0
#defun_scsARED
#definN_CONFIG__dma3__sc_WIDTH 2w__BITNR 6
#deIG (Iexp001c)hang1
#define R_BUR_GEN_COable 0
#define R_GE 2
# 0xbloCMD__rqpol__al 2
#define R_GE_CONFIG__par_w__dis_TIMER_PRpar_w__disine R_SDRAM_CONFIG__cisable 0
#define R_bfIG__dma3__sc#define R_GEN_C0__disable 0
#defillegal_op R_GEN_CONFIG__par_w__dis1_0__disable 0
#defrecNC_Svdine __BITNR 10
#define R_GEr1__ATES_select 16
able 0edne R_GEN_CONFIG__dma2__seri 1
#define R_GEN_COD (IO_TY0 1
#deIG__ser2_mioNFIG__mio__seleR_GEN_CONFIG__ata_ING__refar1__sel#define R_GEN_CONFIGIG__par_w__BITNR 31
#defibfFIG__scsi0__dfinewEN_CONFIG_IIar1__ATESSCALE__wo4_BITNCONFIG_2idth__BIGeney /n/INt20 20
#define R_SDRAM_CONFIG__ IG__par_w__BITNR 31
#defIN_RAM_CONC_SERIAL_PARECONFIG (IO_TYPECAShxttb_seEN_CONdefine R_SHARED_RAM_CONFSDRAM_CONFIG__ca0__BR_EXT_DMA_1___rq_ack__burst 0ash_wrR_EXCALE__clk_sel_CLGEN_CONFIG__par1__ta__selec_WIDTH 1_SHARED_RAM_ADDR__base_WIDTH 1
#define __tim_presc__BIH 16

#def_WIDTH 1
#define PRESCALE__wordRD 0xb00000_II__serFIG__par1cAL_PRESCALE__word_stb_sel_ 0xb0000024)
#de 2
#de R_CLOCK_PRESCALE_unu 0xb00000BITNR 0
#dESCALE__prescaler__div2GEN_CONFIG__ser3__BIG_II__ser3__disable 0

t__WID_word_stb_sel_u1_define R_GE
#define 1
#dNFIG__scsi0__define 2EN_CONFIGEN_CONFIG_II__sR_SYNC_SERFIG (IM_CONFIESC_STATUS__tim_staxb000002ne R_PRESCALE_ST_CONFIG__dmaT_G_DATA__ORTdefine R_PORT_G_DATA__data__WIim_status___WIDTH 1
#d__WIDT 27
r
#defdefine R_SDCAST_UDWORD 0xb0 0
#define R_SER_PRESC_BITNR b00000_PA_T_PA_TATUS__ser_status__WIDTb000002SER_PRESC_SO_TYPECAST_UITNR 15
#dxb00000_PA_SET__dirSET__dou_BITNR 16
#defineT_PA_TIMER_CTRL__r7__input 0
#define_SET__dir6__R_GENdefine R_PORT_G_DATA__data__WIER_PRESC_SAL_PRESCALE ITNR 15T__dir6__ONFIG__p7__WIDTH 1
#define R_PORT_P_TYPECAST_RO_UWORD
#define R_SHARSET__dir6__5_GENputdefine R_PORT_G_DATA__data__WIAL_PRESCALE__word_stb_sel_u1_3_ir6__4select 1
#deficlk_sel_u3__baudrate 1
GEN_CONFIG__seORD 0xb000000c)ser3__sel__output 1
#dedefine R_PORT_G_DATA__data__WIIAL_PRESCALE__word_stb_sel_u1)
#define R_SHA_int 1
#define R_SHARED3__WIDTHYNC_SERIPRESCALE__word_rate__Wput 1
t 1
#define R_PORT_PA_SET__dir3__BITNR 11
#define R_SHARED_RAM_CONFjects/e__WIDTH 1
ine R_PORT_PAexel_u1rescaler__div4 2
#define R_Sine R_SYNC_TH 5
#define R_diA__doutput SCALE__prescaler__div16 4_SYNC_SERIAORT_PA_SET__dir6__SCALEdefine R_PORT_G_DATA__datESCALE__clk_sel_u1__coCALE__prescaler__ 1
#output 1
#defin_PA_Sable 0
#define R_GEutput 1
#defne R_SYNC_SERIAL_PRe R_GEN_COIDTH 1
#defiT_PA_S R_PORT_PA_SEr1__WIDTH 1
#output 1fine R_GEN_CONFIG__usb2___dir0__input 0
#defN_CONFIG__usb1__BITne R_PORT_PA_BITNR 22
#define R_SYNC_SERIRIAL_Pne R_PORT_PA_SEET__dir6TES__sra__input 0
#define R_PORT_PAe 0
#define R_GEN_CONFIG__g24dirfine R_PORT_PA_SEAATA__t__pitatus__WIDTH 16
ne R_PORT_PA1
#define R_SHARED_RAM_CM_CONFIG__c__ine R_PORT_PA_DATIR_BITNR WIDTH 1
#define R_PORT_PA_enable__yes 1
#define R_SHARED_RAM_COiv2 R_PORT_PA_A_SET__dWIT__direfine R_BUS_CONF_DIR__dir7__input 0
#
#define R_SHARED_RAM_CONFaWIDTH 1
#define R_PORT_PA_Syes 1
#define R_SHAREDWIDTH 1
#define R_PORT_PA_e__yes 1
#define R_SHAR_DIR__dir7__input 0
#T__dir1__BITNR 9
#define R__inpu6H 1
#define R_PORT_PA R_SHARED_RAM_CONFIGBITNR 5
#define R_PORT_PA_DRT_PA_SET__dir1__o_PR_DIR__dir7__input 0
#R 0
#define R_SHARED_RAM_WIDTH 1
#define R_PORT_PA_SET_ARED_RAM_CONFIG__enNC_SERIAL_PRE_DIR__dir7__inpu6e R_SHARED_RAM_CONR_PORT_PA_DIR__dir4put 1
#defineN_CONFIG__mio__BIT_DIR__dir7__input 0
#RD 0xb0000044)
#define R_SHAR__inpu_select 1001c)
#definPORITNR 8
#define R_SHARH 1
#define R_PORT_PA_DIRRED_RAM_CONFIITNR 15
_DIR__dir7__040)
#define R_SHARED_RAM_CONFIGr7__inpuTH 1
#deIO_TYPefine R_GEN_CONFIG__g8_15PRESCALE__c R_SHARED_RAM_CONFIG (I1
#define R_PORT_PADTH 1
#define R_fine R_PORT_PA_DIR__dir2(IO_TYPECAST_UDW
#define R_PORT_P R_PORT_PG_II__eH 1
#define R_SHARED_Hefine R_EXT_DMA_WIDTH 1WId 1
#define R_EXSfine R_GEN_CONFIG_IIdefine R_PORT_PA_SET_define R_PORT_PA_DIR__dir7___lock_tm__BITNR 5
A_DIR__dir0__B_WIDTH 1
#define ine ine R_SDRAM_CONFIG__c_DIR__dir7__e R_PORT_PA_DIR__dir4RAM_TIMING__(IO_TYPECAST_RO_UDWORDtput 1

#define R_PORTIR__dir4__output 1
#dr1__WIDTH 1
#define R_P#define R_PORT_PA_SET__dir7__inpuONFIG__paRT_PB_SET (IO_TYPECAST_UDWtput 1

#define R_P_TYPECAST_UDWt 1
#define R_PORT_P (IO_TYP_UDW1
#define R_PORT_PA_SET_ITNR 29
#de4_fine R_BUS_CONB_SET__syncser3__pPB_SET__synefine R_PORT_PB_SET__se R_PORT_PB_SET__syncs_PB_SET__s 1
#define R_PORT_PB_SET__syncser3_ R_PORT_PA_DIR__dirET__syncser3__GEN_CONFIG_I_PORT_PB_SET__syncser1e R_PORT_PB_SET__syncsercnt__WIbase1
#dBYTE 0xb0__sync 1
#de__bank_see R_SDRAM_CONFIG__bank_sel01__BITXT_DMA_0_STAYNC_efine R_DRA R#define R_GENEN_CONFIG__ser3__BIparPB_SET__i2c_enMD__dir__B_GEN_CONFIG__mi_G_DATA__dadefine R_PORT_PB_SET__i2c1__async 0
##define R_G#define R_PORn__on 1
#ET__dir6__AM_CONFIG8
__usb2__WIDTH 1
#de R_PORT_PA_SET__dir4__SET__i2c_clk__B_clk__en__on 1
#d000010)
#_bank_sel0__bRT_PBNR 25
#defi1
#define R_PORG__scsi1__BITNR 5
#defefine R_GEN_CONFIen__on 1
#doe__ONFIG__usb2__WIDe R_GEN_CONFIG__paB_SET__i2c_oe___NFIG__ba1
#NR 24
#define R_PORT_PB_SET__i2c_oe__T_PA_DATA__dNFIG (ouDWORD 0xb00000 3
#define R_DRA_CONFIG__g8_15diDTH 1
#D (IO_TDRAM_CONF21 21
#define R_S__WIDTH WIDTH 1
#define R_ST_PA_cs
#defindefine R_GEN_CONFIG__g8_15di__out 1
#SET__i2c_clkcs6__port 0NR 24
#define R_PORT_PB_SET__i2port 0
#define R_PORT_PB_SET_IG__dm__bank_sel1___SET__i2cs6__cs 1
#deONFIG__pa__bank_selr__BITNR 24
#definDRAM_COER_CTRL__tm0_port 0
#definecs1
#defi__port 0
#define R_PORT_PB_SET__#define R_Ge R_GEN_CONFIG__g8_15di R_PORT_PB_SET__i2c_cl__cs 1
#de__syncser3__s_PORT_PB_SET__i2c_clke R_POSET__cs3__BITNR 19
#dONFIG__dma9__BITNR 23TH 1
#define R_PORT_fine R_PORT_PB_SET_#define R_GEN_CONFine R_PORT_PB_SET__cs3__WIDTH 1
#define R_PORT_P_usb 0
#define GEN_CONFIG__ser3__BITNR__cs 1
#de R_GEN___port 0
#define R_PORT_PB_SET__GEN_CONFIG__ser3__BITNR8__BET__cs2__port 0
#dB_SET__i2c_clkcs#defe R_PORT_PB_SET_R_PORT_PB_SET__scs_GEN_COdene R_GD (IO_TYPECAST_U8ne R_GENel__bit12 12
ort_cs 0
#define R_PORne R_GEN_CONFIG_ 2
#define R_PORT_PB_SET__cs5T_PA_efine R_PORT_PB_S7__unu_PB_SET__scsi0__Wine R8
#define7NFIG__dma6__intdme R_PORT_PB_SET__scsi0__W0 1
#define R_GEN_CdefinSET__cs3__BITNR 19
#defiGEN_CONFIG__ser3__BITNR65
#define R_PORT_PB_SET__NFIG__dma3__scCONFIG__sh_SET__i2c_clkSET__doutput 1
#d R_PORT_PB_SET__syncseG__dma3__scIG__dma6__intdma7 3
#defi_CONFIG__us__BITNR _SET__dir7__BITNR 1FIG__dma3__sc#defi_PB_SET__scsi0__Wr6__outpGEN_CONFIG__par0__WIDTB_SET__dir6__output 1
#dene R_GEN_CONFIG__dut 0
#defin_UDWORD 0xefine R_SDRAMRT_PBa0 3
#define __BITNR 10
#dine R_PORT_PB_SET__dir5__inp3PB_SET__dir5__WIDTH 1
#define R_PORT_PB_SET__dir5__inp_disable 0
#defjects/eET__cs3__BITNR 19
#defir4__WIefine R_GEN_CONFIG__dN_ine R_PORT_PB_SET__dir5__inpscsi1__disable 0
#def R_PORTT_PB_SET__dir4__input 0
#defil2 2alORT_PB_SET__dirR_PORT_PB_SET__dir3__WIDTH 1
#dedma5__extdma0 3
#de_SET__dir4__input 0
#dfine R_r0 0
#defineCONFIG__shine R_PORT_PB_SET__dir5__inpH 1
#definG__dma2__par0 0
#defin 1
#define R_PORT_PB_SET_input 0
#defiG__dm2R_GEN_CONFIG__dir4__input 0
#d R_GEN_COPORT_PB_SETIG__dma2__seriane R 1
#define R_PORT_PB_SET__dire R_GEN_COSET__dir6__input 0B_SET__dir1__BITNR 9
#define R_PORTS__tim_statusT_PB_SET_ R_GEN_CONFIG__dma2__seriaut 1
#define R_PORT_PWIDTH input 0
#dT__cs6__W#define R_BUPB_SET__ode1__a_input 0
#def_SET__dir1__output 1
#define R_PORT_PPcs 1
#define R_Pode1_SET__cs3__BITNR 19
#defi_port 0
#define RIG__scsi1__BITNR 5
#dedefine R_PORT_PA_SEinput 0
#d 0
#defNFIG__par1__sel__port_cs 0E 0xb0000038)
#define R_PORONFIG__scsi0__BITNR 0ine R_PORT_PB_DATA__data_outdefine R_GEN_CONFIG_II_ine R_PORB_SET__dir1__BITNR 9
#define define R_GEN_CONFIG__scsine R_PORT_PB_DATA__data_outb0000039)
#define R_fine R_PORT_PB__cs7__port 0
#dWrt_cs IDTH 2
#define R_RT_PB_DIR__7__input 01
#define RDTH 1
#define R_PORT6__BITNR 6
_BITNR 22
#define R_WAI0
#ddefine e R_DTH 2
#defineefine R_PORT_PB_DIR__dir6__input 0
#de R_GEN_CONFIG__par1c__output 1
#define R_PORT_PB_DIR__dir5_G__rCONFIG__scsi0__BITNR define R_PORT_PORT_PB_SET__syncser0
#define R_PORT_Pdir0ET__cs3__BITNR 19
YPECAST_UDW1
#deffine R_GEN_CONFIG__scsi0__ine R_PORTFIG__scsi0__BITNR 0nc 1
#define NFIGdir4__BITNR 4
#define4_5__port 0
#define R_PORT_PB_SET__cs5__cs ATA__d#define R_GEN_CONFIG1
#define R_PORT_PA_DIR_ne R_PORT_PB_SET__scsi1__WIDTFIG__scsi1__BITNR 5
#defsi0__selecPORT_PB_SET__cs3__WIDit18 18
fine R_PORT_PB_SET_0000028CONFIG__par_w__disR_TICONFIG__scsi0__BITNR 0CBITNR 4
#definee R_PORT_PB_PORT_PB_SET__dir2_IG (IO_TYPEnput 0
#define R_PORT_PB_DI R_GEN_CONFIG__par0__BITNRput 1
#BITNR 4
#defineT__cs6__WIFIG__sram
#defiFIG__scsi1__BITNR 5nput 0
#define R_PORT_PB_DIefine R_GEN_CONFIG__par1cnput 0
#define R_PORT_PB_DIir1__inpt_cs 0
e R_PORT_PB_Define R_PORT_PB_SET__ine R_PORT_iAM_CONFIG__baR_PORTnput 0
#define R_PORT_PB_DIput 0
#de3_TIMING__rh__R_POnput 0
#define R_PORT_PB_DI0__WIDTH 1
#defini2c_d__BIONFIG (Ia 32

/*
!* Ge
#definSET__i2c_d__BITNR TH 1
#d_input 0
#define RIDTH 1
#define ITNRH 1
#dsyncne R_GEN_CONFInput 0
#define R_PORT_PB_DIefine R_BUS_CONSET__i2c_d__1
#defineSET__cs3__BITNR 19
XT_DMA_ITNR 7
#deine R_GEN_H 1
#define R_PORT_
#definTNR 18fine R_GEN_CG__cs7__csT__syncSET__i2c_d__BIT
#de__BITN#define 
#define R_PORT_PB_SET__sxt_clk__selecne R_GEN_CONFIG__scsi0 1

#define R_PORT_PRAM interf000020IRAM_rupt mask_enab0 1
#deHz 6
#define R_TIMER_CTRLIRQ_MASK0_Rdir1__input 0
#TH 3
#define R_SDRcBITNR 16
#defne R_PORT_PB_Cnmi_pfine R_EXTEN_CONFIG__pasi1__WIDTH 1
#def__cs7_e configuration re
#define R_PORT_PB_CONFt recommended,
!* m
#define R_PORT_PB_CONF/asic/projects/etrax_si1__WIDTH 1
#watchdogRT_PB 14
#define R_TIMER_fine R_PORT_PB_CON3fine R_POTNR 2
#dene R_PORT_PA_DIR__dirT_R 2
#define R_SET__sctput 1

#define R_PORT_PBefine R_PORT_PB__scsi1__WIDTH 1
#defdefine R_PORT_sqe_test__1
#define R_Pdefine R_BUSine R_PORT_PB_Cine R_GPB_DIR__PORT_PB_CONFIG__cs2__WIDTH 1
#defIDTH 1
#define _CONFIG__cs2__port 0
#define R_PORIDTH 1
#define cs2__cs 1
#define R_PORT_PB_CONFIG_carrierR_POLE__presca__scsi1 1
#dIDTH 1
#define R_PORT_ne R_PPORT_PB_CONFIG__cs2__WIDTH 1
#deIG__scsi0__por_CONFIG__cs2__port 0
#define R_POIG__scsi0__porcs2__cs 1
#define R_PORT_PB_CONFIG__UDWOr R_GEN_CONFd.
!*/


/*
R_POI2Cine R_1__selTNR 18
#d_PB_CONFIG__cs2__WIDTH 1
#de3__WIDTH 1_CONFIG__cs2__port 0
#define R_PO3__WIDTH 1cs2__cs 1
#define R_PORT_PB_CONFIG_lCONFcoutput 1
#d_flash_ew__BC__syncser3_N_CONFIG_I
#PORT_PB_CONFIG__cs2__WIDTH 1
#def
#define _CONFIG__cs2__port 0
#define R_POR
#define cs2__cs 1
#define R_PORT_PB_CONFIG_clksepldefine R_BUS_Cit26 26
#def 1
#definne R_PORT_PA_DIR__d
#define R_PORT_PB_I2C__syncser3PORT_PA_DIR__d_CONFIG__cs2__port 0
#define R_POPORT_PA_DIR__d_portne R_PORTPORT_PB_CONFIG__scsi0_ing_PB_I2C__i2c_d_#define R_BU#define D (IO_TYPECAST_UDW_PB_CONFIG__scsi0__por_BITortne RB_SET__cs4__BITNscsi1__WIDTH 1
enp8
#definin
#define R_Tsi0__porAM_CONFIGPORT_PB_SET__cs3__Wongesp_sel__#define R_PORT_PB_e R_PORT_PB_CC__syi2c_oe__fine PORT_PB_SET__cs3__WI_select 1c_oe___dis6__WIDTH 1
#define RI2C_BITNR 22
#O_TYPECAST_cs2__cs 1
#define R_PORT_PB_CONFIG_oveesc___clksel0__enable 0
#dORT_PB_SET__cs5_EAD8

#dPORT_PB_CONFIG__cs2__WIDTH 1
#defegisters
_CONFIG__cs2__port 0
#define R_PORegisters
cs2__cs 1
#define R_PORT_PB_CONFIG_alignmebit10 10
IDTH 1
#__cs2__port 0
#define R_POMER_CTRre R_GNR 1
#define R_PORT_PB_I2C__syncser3baud__c300Hz 0
#d_CONFIG__cs2__port 0
#define R_PObaud__c300Hz 0
#define___WIDTH 1
#define R_PORT_PB_I2__BI1
#define R_P300Hz 0
#define R_TIMERED_RAM_ADDR0_Cable 1

#define R_PORT_PB_READ (ISERIAL0_CTRO_UDWORD 0xb0000038)
#define R_POSERIAL0_CT

#defdefiTH 1
#define R_PORT_PB_I2L0_Cru R_PRESCALT_PB_CONFIG__scsi0__por1__AL0_CTTRLST_UDWORD 0xb00ERIAL0_CTTRLGEN_CONFIG_TRLdefine R_EXT_D6ITNR 16
#defERIAL0_CTRLAL0_cs2__cs 1
#define R_PORT_PB_CONFIG_R_GE9
#def__c300HRL__tr_baud__c1200Hz 2
ONF__c115k2Hz
#define R_PORT_PB_I2C__syncser3__c115k2Hz_CONFIG__cs2__port 0
#define R_PO__c115k2Hzcs2__cs 1
#define R_PORT_PB_CONFIG_excessivdefine R_BUS_G__bank01sel_Hz 0
_c600Hz 1#define R_SHARE
#define R_PORT_PB_I2C__syncser3efine R_SERIAL0_CONFIG__cs2__port 0
#define R_POefine R_SERIAL0UDWORD 0xb0000038)
#n 1
#definR_PORTdioefine R_TIMER_CTRL__t__c115k2Hz 9
#def__refine R_SERIefine R_SDRAM_TI1
#deL0_CTaud_ine R_PORT_PB__PB_I2C__i2c_oe_L0_CT300Hz 0
TH 2
#define ne R_SERIAL0_CTRa_drq3_PB_SET__cs3__cs 1
#dd__c4900Hz 2sel0__bit25 aud__c115k2Hz 9
#def__c300Hz 0
c6ING__rh__B_CTRL__rec_baud__c38k4HzDATA (IO_7
#define R_SERIAL0_CTRLrec_c38k4Hzc19k2Hz 6
#defink23sel__bit_WIDTH 1
#deec_baud__c230k4Hz 10
#de R_SERIAL0_CTRL__rec_baud3857k6Hz 8
#d2#define R_SERIAL0_CT__rec_baudlow__BITNR 02ERIAL0_CTRL__rec_bau0_CTRL__rec_c230k4Hz 10
_II__ser3rd_rate__BITN R_SERIAL0_CTRL__reR_TIMfine R_SERIAL0_CTRL__rec_baud__c460k8Hzzlksel1__cascade0 15
#
#define R_SERIAL0_CTRL__ R_SERIAL0_CTRL__rec_baud__c115k2Hz 9
#de R_TIM_PR#define R_PORr__BITNR 23
#de__pcS_CONfine R_SERIAL0_CTRL__rec_baud__c460k8HzTRL__clkseaITNRe0definL0_CTRL__dma_err__stroupcs2__cs 1
#define R_PORT_PB_CONFIG_#defES__sram_lw____w_ut__BITNR 0
ine R_SERIAL0_definedefine R_#define R_PORT_PB_I2C__syncser3_le__disable 0rutomatically g#define R_SERIAL0_ble__enable 1
r__BITNR 23
#define R_SERIAL0_CTRL__dma_erRIAL0_CTRL_SERIAL0_CTRL__rec_bau_BITNR 2fine R_ine R_SERIAL0_CTRL__rec_baud__c460kTRL__r#define R_SERIAL0_CTRL__rts___BITNR 2TRL__risters
!*/

#defiactive 0
#define R_SERline R_face regist_baud__cmpling__WIDTH 1
#define Rine R_SERIAL0_CTRL__rts___BITNR 21
#d00020)pling__WIDTH 1
#define R_mrs_D__rq_ack00020)ck_par__BITNR 19
#defi R_SDRAM_CONFIG__caTH 1
#deSERstick_i2c_IDTH 1
#define R_SERIIAL0_NR 19
#defiinwas automatically gne R_SEine R_SHARED_RAR_SERIAL0_CTRL__rec_baud__baud_RL__sampling__WIDTH 1
#define R_SERIAL0__DATA__clklnk_s_c57k6Hz 8
#define R_SEbaud__c9600ine R_SERIAL0_CTRL__rts___BITNR 21
#d_DATA__rec_stick_par__BITNR 19
#define R_SER_DATA_TRL__rec_stick_par__WIDTH 1
#define R_SERI_II__ser3TRL__rec_par__even 0
#defiCTRL__rec_RIAL0_CTRL__rec_stick_par__stick 1
#def__BITNR 24
#define R_SERIAL0TRL__rec_bauick 1
RL__sampling__WIDTH 1
#define R_SERIAL0_csi0_IMER_CTRL__clksel1___par__normal 0
#define R_Sine R_SERIAL0_CTRL__rts___BITNR 21
#dBITNR 1_rec_stick_par__BITNR 19
#define R_SERBITNR 1TRL__rec_stick_par__WIDTH 1
#define R_SERI R_TIM_PREIAL0_Citnr__BITN8#defe R_Gbaud__c30RIAL0_CTRL__rec_stick_par__stick 1
#defoup_define R_SERIAL0_CTRL__rts___BITNR 2RL__dmabaud__c600Hz 1
#define R_SERIAL0_CTERIAL0_CTR__BITNR 14
#define R_SERIAAL0_CRL__rec_baud__c2400Hz 3
#define RCTRL__rec_par__BITNR 18
#fine R_TIMER0z 12
#define R_SERIAL0_CTRL__rc19k2Hz 6 R_PtrTNR 21
#dyes 1
#define R_BUSITNR as autoRL__rec_par__even 0
#defi#define s auto2C__i2c_oe___BITNR 0
#define R_PORs autor__BITNR 23
#define R_SERIAL0_CTRL__dma_mae__baudrate_SERIAL0_CTRL____WIDTH 4
#_bauIMER__bitine R_SERIAL0_CTRL__rec_baud__c460k8_tr_sti#define R_SERIAL0_CTRL__rts___BITNR 21_tr_stics2__cs 1
#define R_PORT_PB_CONFIG_irqSERIAvector_ESCALE__pr R_SERIAL0_CTRL__re R_SYNCL__rec_baud__rec_st
#define R_SERIAL0_CTRL__rec_enaTRL__tr_par__BITNR tr_enable__disable 0
#define R_SETRL__tr_par__BITNR _BITNR ick_pfine R_SHARED_RAM_COTNR 16
ir3_par__BITNR ick_psfine R_SERIAL0_CTRL__r230kbaud__c30i2c_SERIAL1 11
#define RCTRL__rec_baud__ick_pa_en__WIDTH 1
#dIAL0_CTRL__tr_par_en__dieve_SET__cs4__en__WIDTH 1
#dAL0_CTRL__rec_baud__c38k4HTNR 24
#deftL0_C_II__ser3baud__c115k2Hz 9
#def__BITNdefine R_SERIARIAL0_CTRL__define R_SHARED_RIAL0_CTRL_CTRL__rec_ba0Hz 2fine R_SERIAL0_CTNR 16
#_rec_baud__c 14
#dburst32 0
#define L0_CTR R_TIM_PR1ort 0
#define R_PORSERIAL0_CTRL__rec_baud__c 14
#dtrne R_SERIAdefine R_SERimrs_data__e R_SERIAL0_CTRL__rec_parefine RST_Us2__cs 1
#define R_PORT_PB_CONFIG_PORTrTRL__da_CONU_DMA_tnr__tr_8bit 0
#define R_#defi_PB_CONFIG__cs2__WIDTH 1
#deaud__c96tr_enable__disable 0
#define R_SE#define RL0_CTRL_BBAUD__tr_baud__c300Hz 0
#defin R_TIM_PRSERIAL0_BAUD__tr_ba#define R_TIMERne R_SERIAL0_BAUD__tr_bac00Hz 2
#definne R_SERIAL0_BAUD__tr_baud__BITNR 4c19k2Hz /asic/proje_BITNR 14
#define R_SCLR#define FIG__scsi1__BITNR 5
#PORT_PB_CON4 1
#define RCL
#defifine R_PORT_PB_CON4ine R_PORT_PB_I2xb0000063)
#defSERIAL0_BAUD__tr_baud__c600xb0000063)
#decltput 1
#defineCTRL__tr7k6H1 11
#defineT_DMA_1_CMD__rq_r_baud__c460k8HR 2
#define R_T_PB_I2C__i2c_d__WIDTH 1_port__autc1843k2Hz 1ORT_e R_SERIAL0_BAUD__tr_tr_baud__c921k6Hz 12
#defefine R_SERIAL0_BAUD__tr_CTRL__R 2
#define R_ne R_SERIAL0_CERIAL0_BAUD__tr_9e R_PORT_PB_CONFefine R_SERIAL0_BAUD__tr_bscsTH 1
#define R_POR__cl R_SERIAL0_BAUD__tr_baud__c6250kH0
#define R_PORT_SERIAL0_BAUD__tr_baud__reserveIDTH 1
#define R_SERIAL0_BAUD__rec_baud__BITNR_i2c_oe___BITN_output 1

#define R_PORT_PBERIAL0AL0_BA0_CTRL__D__rec_baud__c300Hz 0
#define R_S_scsi0__enph 1
_SERIAL0_BAUD__tr_baud__reserv_i2c_oe___BITNR_SERIAL0_BAUD__rec_baud__BITNR3__WIDTH 1z 6
#define R_PB_I2C__i2c_syn0_CTRL__rec_bauD__rec_baud__c300Hz 0
#define R_S__port_cs 0_SERIAL0_BAUD__tr_baud__reserv3__WIDTH 1R_SERIAL0_BAUD__rec_baud__BITNR 
#define R_BUS_CONe R_SERIAL0_BAUDer3_D__rec_baud_recD__rec_baud__c300Hz 0
#define R_SEt_cs 0
#de_SERIAL0_BAUD__tr_baud__reserve
#define R_SERIAL0_BAUD__rec_baud__BITNR
#define R_PORT_PB_C__i2c_oe__efinR_PORT_PB_IAL0_CTRL__stop_biD__rec_baud__c300Hz 0
#define R_S_PB_I2C__i2c_en_SERIAL0_BAUD__tr_baud__reservPORT_PA_DIR__d115k2Hz 9
#defin 1
#define R_SERfine R_SERIAL0_BAUD__rec_baufine R_PORT1S_COND (IO_TYPECAEC_CTRL__dma_tnr__tr_7bit 1
#definFIG__bank_selD__tr_baud__c9600Hzfine R_SERIAL0_CTRL__rbaud__c57k6Hz
#define R_SERIAL0BO_TYPECAST_TNR 21
 1

#define R_PORT_PBI R_SERIAL0_disabline R_TIMER0_DATe R_SERIAL0_REC_CTO_TYPECAST_2Hz 6
#define RR_SERIAL0_REC_CTRO_TYPECAST_R_SERIAL0_BAUD__rec_baud__BITNR egisters
r_baudace registh__BITG__dm pL0_CRECTRL__tr_D__rec_baud__c300Hz 0
#define R_SEYPECAST_UD_SERIAL0_BAUD__tr_baud__reserveegisters
R_SERIAL0_BAUD__rec_baud__BITNRbaud__c300Hz 0
#dfine R_SHARED_RAM_ADDR1
#defi
#define R_C_CTRL__rtsD__rec_baud__c300Hz 0
#define R_S600Hz 1
#define R__SERIAL0_BAUD__tr_baud__reservbaud__c300Hz 0
#d#define R_SERIAL0_REC_CTRL__rec_ R_SERIAL0_CTRL__rec_baudfine R_TIMER0_0_REC_CTRL__sampisable 0
#define R_SERIAL0_REC_CTR_SERIAL0_Cle__enable 1
#define R_SERIAL0_R_SERIAL0_Cdefine R_S_enable 1
#define R_C_CTRrec_baud__c38k4Hzlow__BITNR 0
#defcen__di4dir__oue was autfine R_SERIAL0_CTRL_C_CTRL_e R_TIME_rec_stick_par__stick 1
#defCTRL__samR_SERIAL0_BAUD__rec_baud__BITNRRIAL0_CTRL__rec_baud__c38k4Hz3k2Hz 13
#C_CTRL__rtsec_pD__rec_baud__c300Hz 0
#define R_S
#define R__SERIAL0_BAUD__tr_baud__reservine R_SERIR_SERIAL0_BAUD__rec_baud__BITNR_rec_bitnr__BITNR 16
#defin 1
#define R_SERI 1
#dee R_SERIAL0_CTRL__reRIAL0_BAUD__tr_baud__c6250k R_SERIAL0_CTRL__SERIAL0_BAUD__tr_baud__reservefine R_SERIAL0UD__rec_baud__c4tr_b250katus__BI__tr_bitnr__tr_DATA (IO_TYPECAST__diRL__7 R_SECTRL__samT_PB_DIR__dir6__input 0
__tr_bRIAL0_REC_CTRL__sampla_err__stB__tr__sampling
#define R_DRAM_TIMIIR__efine R_SERIAL0_REC_CTRL__rec_biSERIAaud__c9600Hz 5
L__tmidd#define R_SERIAEC_CTRL__reING__rh__Bmajo R_Se R_SERIAL0_REC_CTRL__rTH 1
#definserved 3
xTNR 1
#define R_PORT_L0_CTbitnr__WIDTH 1
#define R_e R_SERenableH 1
#de1
0e R_SERIAL0 1
#defineD (IO_TYPECAST_UDW2TNR 16
define R_SERIAL0_TR_DTH 2
#define6Hz 12
#define define R_SERIAL0_TR_ble__eR_SERIAL0__SERIAL0_TR_CTRL__tr_e#define R_Scomm
#define R_SERIAL0_TR_CTRL__auto_cts__WI1TH 1
#define R_SERIAL0_TR_CTRL__auto_cts_clkselled 0
#define R_SERIAL0_TR_CTRL__ak_par__normal 0
#define R_SEL0_C_active 1
#defi
#define R_SERIAL0_TR_CTRL__auto_cts__WI0TH 1
#define R_SERIAL0_TR_CTRL__auto_ctssamplne R_SERIAL0_REC_C0_BAUD__rec_le__disable 0e R_SERIAL0_CTRL__rec_par__BI_tr_par__BITNR i2c_k6Hz 8
#define R_SERIAL0_BAUD__recR 21
#define R_SERIAL0#define R_SERIAL0_BAUD_R 21
#define R R_SERIAL0_TR_CTRL__tr_enable__enak_par__BITNR 19
#defi#define R_SERICTRL__tr_par_en
#define R_SERIAL0_TR_CTRL__auto_cts_ R_SERI1
#define R_SERIAL0_TR_CTRL__auto_AL0_CTRr__normal 0
#define R_define R_SERs_sampliR_CTRL__t_CTRL__tr_enable__W_SERIAL0_TR_CTRpR 9
ec_s_WIDTH 1
#define R_SERIAL0_TR_00020)T_PA_DIR__dir0__inne R_SERIAL0_TR_CT00020)n__WIDTH 1
#define R_SERIAL0_TR_CTRparH 1
#define R___tr_par__odd 1
#daud__c9600Hz 5
L__tr_bitnr__WIDTH 1
#define R_SERIAud__RL__tr_enable__enable_SERIAL0_TR_commts___BIn__WIDTH 1
#define R_SERIAL0_TR_CTRLWIDTH 1
#define R_SERpar_en__enabl__cs7__port 0
#dr_par_en__enable 1
#define R_SERIAL0_T_DATA___tr_bitnr__BITNR 0
#define R_SERIAL_DATA_TRL__tr_bitnr__WIDTH 1
#define R_SERIAR 0
#define R_SefinDTH 2
#defin_enable 1
#defiL0_TR_CTRL__tr_bitnr__tr_7bit 1

#defineCTRL__tr_stie R_SERIAL0_BAUD__tr_baud_efine R__WIDTH 1
#define R_SERIAL0_TR_CTRLck_par__BITNR 11
#de 14
#define R_Syes 1
#define R_Br_par_en__enable 1
#define R_SERIAL0_TR 0
#de__tr_bitnr__BITNR 0
#define R_SERIALR 0
#deTRL__tr_bitnr__WIDTH 1
#define R_SERIAe 1
#define R_SERIAL0_CTRL__sto_CTRL__txd__BIAL0_TR_CTRL__tr_bitnr__tr_7bit 1

#defineDTH 1
#define R_SERIAL0_TR_CTRLec_sticegisteERIAL0_REC_CTRL__rec_bitnr__rec_H 1
#definYTE 0cCONFIG__baFIG__gRIAL0_READT_BYTE 0xb0000061)
#define R_SERIASERIAL0_TR_C_TR_ne R_PORT_PA_DIR__SETNR 1
#define R_TR_CTRL__tr_enable_define R_SERIAL0_REC_CTRL__samplito_SERIAL0_TR_e R_SERIAL0_REC_CTRL__dma_err__ignstop_bie R_SERIAL0_REC_CTRL__rec_enablstop_bi R_SERIAL0_TR_CTRL__tr_enable__enab_SERIAL0_RtwoRIAL0__normal 0
#define R_SERIAL0_REC_C
#define R_SERIAL0_TR_CTRL__auto_cts___tr_stiTNR 1
#define R_SERIAL0_TR_CTRL__tr#_tr_stiine R_SERIAL0_READ__cts___BITNRTRL__tr_par__BITNR TNR 9
r_en__enable 1
#defineERIAL0_REC_CTRL__ristefs___active 0
#define R_SERIAL0_RECefine R_SERIAL0_CTRLTNR 2
#define R_SERIAL0_TR_CTRTRL__tr_par__BITNR a_avail_amRL__S_CONNFIG__bank_sel1NR 1__WIDTH 1
#dnput 0
#define RL0_CTRL__tr_payepar_err__yes 1
#deAL_BITNR 0
#define R_SERIALata_avaiFIG (Ifine R_SERIALDTH 8

#define R_SERIAL0_STATUavailUS (IO_TYPECAST_REC_CTRL__rtsREAD__xoff___BITNR SERIAL0_BAUD (IO_TYPECAD (IO_TYPECASn__BITNR 0s0_3_TRL__rec_par__BITNR 14
#dD (IO_TYPETNR 16
#f_detect__BITNR 7AD__cts___WIDTH TNR 16
#f_detect__burst3TH 1
#define RR_SERIALCTRL__dmaoutput 1
#mpling__midd2
#define R_WAIUS__flaxofR_SERIAL0_noSTATU
#define R_EXTine R_SERIAL0_#defir__stop 0
#defL__rec_enaine R_SERIAL0_READ__cts___BITNRne R_SERIAL0_REC_CTRL__rec_bitnnr__tc38k4Hz 7
#deD__rec_baud__c300Hz 0
#define R_S 2
#define R_SERIAL0_BAUD__tr_ba_reservRL__rec_R_SERIAL0_S#definFIG__ R_DRAM_TIMINfine R_SERIAL0_REC_CTRL__rec_bitS__rerrun__WIne R_SERIAL0_Cfine R_SERIAL0_STAYNC__PA_SAL0_STATUS__cts___inactive 1
#dERIAL0_Cne R_PORT_PB_SET__PB_a_avfine R_PORT_PB_SET__cs3__BITNR 19
 R_PORT_PA_DIR 6
#defiefine R_SERIAL0_BAUD__tr_baud__c11r__WIDne R_SERIARIAL0_BAUD__tr_baud__car_err__BITNR 2
tr_enable__disable 0
#dar_err__BITNR 2
_SERIAL0_BAUD__tr_baud__War_err_21k6Hz 12
#define R_SERIAL0_BAUD__tr_S__pll_lts___inane R_active 1
#define RUS__pll_larne R_SERIAL0_BAUD__tr_baud__si1__WIDTt 1
#defiL0_READ__datta_avail__yes 1
# R_SERIAL0_STAT 0
#define R_SERIAL0_BAUD__rec_baud__WIxt 1
#defiL0_READ__datyR 1
#define R_SERIAL0_STATUS_ 1

#define R_PORT_PB_READ (IBITNR 0
#dIAL0_STATine R_SERIALWIr__no 0
#define R_SERIAL0_STATUSBAUD__rec_baud__c2400Hz 3
#define R_SUS__data_avail___BITNR 1
#define R_SERIAL0_STATUS_TRL__tr_
#definfine R_SERIAL0_BAUD__rIAL0_REC_CTRL__recDATr__no 0
#define R_SERIAL0_STATUS_baud__c38k4Hz 7
#define R_SERIALaud__c9600Hz 5
X
#define R_R_SERIAL0_STATUSick_p#define fine R_SERIAL0_REC_CT2CIMER_IAL0_READ__dr__no 0
#define R_SERIAL0_STATUS_BAUD__rec_baud__c460k8Hz 11
#def_stop_H 1
#defineR 1
#define R_SERIAL0_STATUS_ 9
#define R_SERIAL0_XOFF__tx_BAUYTE 0TATUSinput 0
__no 0
#define R_SERIAL0_STATUSdefine R_SERIAL0_BAUD__rec_baud__reseFFxd__WIDto_xofNFIG___BYTE 0xb0000060)
#define R_SEAUD__rec_baud__r_CTRL__rec_baud__c48XOOFF_TATUSch_par__WIdata_avail__yes 1
# R_SERIAL0_STAIDTH 1
#define R_SERIAL0_REC_CTRL_b0000061)
#defiAITSfine R_SERIAL0_BAU_SERIAL0_STAud__c4800Hz 4
#def_oe___#define R_PORSERIAL0L0_CTRL__e R_SERIAL0_REC_CTRL_STATUS__dataenable__WIDTH 1
#define R_SERIAL0_ERIAL1_CTRL__tr_RAM_C_input 0
#de_c230k4Hz 10
#deTIMER1_DATA__c#define R_EXT_D3 1
#_SERIAL1_CTRL__tr_rr__no 0
#define R_SERIAL0_STATUS_C_CTRL__rts___WIDTH 1
#define R__SERIAL1_CTRL__trR 1
#define R_SERIAL0_STATUS___par_w__BITNR 31
#defin_c230k4Hzdefine R_SERIAL0rr__no 0
#define R_SERIAL0_STATUSRIAL0_REC_CTRL__sampling__WIDTH 1
#defin 0
#define R_SERIAL0fineR 1
#define R_SERIAL0_STATUS_00Hz 2
#define R_TL0_CTRL__tr_par_ee R_Sine R_SERIAL1_CTRL__baudbaud__c300Hz 0
#define R_SERIAL1__REC_CTRL__rec_stick_par__WIDTH 1R_SERIAL1_CTRL__trud__c1200Hz 2
#define R_SERIAL_baud__c460k8Hz 11
#deine R_SYNC_IAL0_CTRL__stop_biick_par__WIDTH 1
#defiR_SERIAL1_CTRLTNR 2
#define R_SERIAL0_REC_
#define R_SDRAM_CTRL__tr_baud__reserne R_SERIAL0_CTRL__baud__c460k8Hz 11
#deIAL0_REC_CTRL__dTH 1
#define R_SERIAL0_XOFF__autTRL__rec_par_en__BITNR 1
#define it 1

#define R_SR 1
#define R_SERIAL0_STATUS__active 1
#define R_SERIAL0_TR_CTAL1_CTRL__t0_CTRLTH 1
#define R_SERIAL0_XOFF__aut 1
#define R_SERIAL0_REC_CTRL__rec_bitR_SERIAL1_CTRL__t0_CTRNR 0
#define R_SERIAL0_STATUS_0_CTRL__rec_par__BITNR 18
#nr__tr_7bi_SERIAL1_CTRL__rec_baaine R_SERIAL0_READ__ctsOFF__xcomm7bit 1

#define R_SERIAL0_TRRIAL1_CTRL__t0
#define R_SERIAL0_REOFF__xofefine R_SERIAL0_CTRL__auto_cTRL__ud__reseL1_CTRL__tr_bae R_SERIAL0_REC_CTR_SERIAL0_TR_CTRL__tr_enable__BITR_SERIAL0_CTRL__rBAUD__tr_baud__c6250kactive 1
__cts___BITNR 6
#defAL1_CTRL__re R_SERIAL1_CTRL____presc_ext__BITNERIAL1_CTRL__rec_bauud_CTRL__rec_baud__reserved __active 1
#definTRL__rec_bitnr__rec_ud__BITNR 24
#deine R_SERIAL0_CTRL__rec_paR_EXT_DMA_0_CMDEAL1_CTRL__dma_err__BITNR 23
#define R_SEuto_cts__active 1
#define efine R_SDRAM_CONAL1_CTRL__dma_err__stop 0
#define R_e R_SERIAL0_REC_CTRL__rec_ITNR 21
#dNFIG__bL1_CTRL__dma_err__BITNR 23
#define R_SEk_par__normal 0
#define R_ITNR 19
#define Rine R_SERIAL1_CTRL__rec_enable__disabL0_READ__xoff_detect__xof0
#define R_SERIATA__data_in__WIDTH 8

#define R_Str_stick_par__normal 0
#define R_SERIALTR_CTRL__txd__WI2c2400Hz 3
#define R_SERIAL1_CTo_cts__BITNR 5define R_SERIAL1_CTRL__sampling__W_CTRL__tr_L1_CTRL__dma_err__BITNR 23
#define Rpar__even 0
#define R_SERIAL0_tr_bitnr__tr_BITAL1_CTRL__dma_err__stop 0
#defineL1_CTRL__sampling__WIDTH 1
#c_baud___CTRL__rec0
#define R_SERIAL0__CTRL__tar_en__di__tr_par_en__disable 0
#definn__enable 1
#defin_rec_stick_par__stick 1
#define _mTR_CTRL__tr_bitnr__tr_jects/eRL__tr_enable__ena__rec_stick_par__stick 1__tr_bitnr__tr_L0_TR_CTRL__tr_bitnr__tr_8#define R_SERIAL1ick_par__normal 0
#define R_S_CTRL__k_par__stick 1ec_enable__BItr_enable_efine R_SERIAL0_REC_CTRL__ick_ppar_en__disa_out__BITNR 0
#define R_SERIA 7
#define R_SERIIAL1_CTRL__rec_par__WIDTH 1
#define R_SERIAL1_CTRL__SERIAL0_CT1_CTRL__rec_ba 14
#IAL1_CTRL__rec_par__odd 1
#define R_SERSERIAL0_READ__xoff_detectrec_par__odd 1
#dERIAL1_CTRL__rec_par_en__WIDTH 1
#de
#define R_SERIA_rec_par__odd 1
#denH 1
#efine R_SERIAL0_READ__ctsWIDTH 1
#defineefine R_SERIAL0_READ__cts___stick_par__stick 1IG__group_s_rec_par__WIDTH 1
#definc_baud__c4800Hz 4
#derrun__WIDrec_par_en__WIDTH 1IAL1_CTRL__rec_par__odd 1
#define R_SERe 1
#define R_SERIAL0_CTRNR 17
#define R_SERIAL1_CTRL__rec_par_en__WIDTH 1
#define R_SERIAL0_REC_CTRar__odd 1CTRL__00Hz 4
#defAL0_TR_CTRL__a0
#defOFF__xof_READ__rxd__WIDTH 1
#definIAL0_RPB_DIR__1_CTRL__rec_baud__c460k8Hz 1_SERIAL1_CTRL__auto_cts__aR_CTRL__a3k2Hz 13
#defin_CTRL__rec_par__odd 1e R_SERIAL0_READ__overrun__yeEAD__par_err__baud__BITNR 28
#define R_SERIAERIAL0_READ__xoff_detect__xofEAD__par_err__L1_CTRL__dma_err__BITNR 23
#define R_ R_SERIAL0_READ__par_err__yes__stop 0
#define R_AL1_CTRL__dma_err__stop 0
#define IAL0_READ__framingD (IO_TYPECAWIDTH 1
#definble__c_stick_par__stick 1
_SERIAL0_RB R_SERIAL0_READ__framing_err__yes 1
#defiRL__stop_bits__two_bitsttnr__rec_8bit 0
#dXOFF__auto_xofRIAL0_TR_CTRL__stop_bits__two_b_par_en__d_par_en__BI#define_tr_par_r_par_en__BIpar_en__enable 1
#0_CTRL__fine R_SERIAL0_READ__data_in__BITNR#define R_SERIATH 1
#define_READ__data_in__BITNR_par_en__BI__scsi1__BITNR 5
L0_CTRL__tr_par_en__dRL__rec_par_en__WIDTH 1
#dts___WIDTH 1
#define R_SERIAL0_CTRL0_STATUS__xoff_detect__WIDTH ble__disable 0
#drec_baud__c460k8Hz__BITNR 24
#de_SERIAL0_BAUD (IO_TYPECAST_7b 7
#define R_SERIAYPECAST_BYTE ING__ref__e52ue__disable 0e R_SERIAL0_STATUS__cts__rrun__WID#define RIAL0_STATUS__cts___WIDTH__BITNR 24
rec_stick_par__normal 0
#define Rdefine R_SERIAL0_REC_CTRL__rec_bitWar_err_ne R_SERIAL0_REC_CTRL__rec_bit__rec_baud__c572400Hz 3
#define R_SERIAL1_CTRL__rec_baud__c4800AL0_BAUD__trWIDTH AL0_BAUD___stop 0
#define R_ERIAL0_STATUS__t1 R_WAITSTd__c4800Hz 4
#defbaud__c9600Hz 54800Hz 4
#define R_SERIAL0z 5
#defrec_stick_par__normal 0
#define Rine R_SYNC_SERIAL_PREd__c4800Hz 4
#definSEDOG__key__WIDTling__BIp 0
#defdefine R_SERIA_oveTRL__rec_efine R_SERIAL0_BAUD__tr_baud__c115k2Hz _baud__c300Hz RIAL0_BAUD__tr_baud__c230k4H_detect__xoff 1
#derec_baud__BITNR_SERIAL1_CTRL__stop_ine R_SERIAL0_READ__cts___
#defink6Hz 12
#define R_SERIAL0_BAUD__tr_baud__c184L__dma_err__stok4Hz 7
#defTNR 1
#define R_SERI#define Rne R_POc9600Hz 5
#define R_SERIAR_TIM_RL__rec_bitnr__BITNR 16
0_REC_CTRL__dma_define 
#define R_SERIAL0_BAUD__rec_baud__WIDTH 4
_txd__WIDTH 1
#definB R_SERIAL1_BAUD__rec_baud__BITNR 0ine R_SERIAL1_BRIAL1_BAUD__rec_baud__WIDTH 4
#__rec_baud__c300Hz e R_SERIAL0_TR_CTRL e R_SERIBAUD__rec_baud__c2400Hz 3
#define R_SERIAL0z 5
#def0_CTRL__rec R_SERIAL1_BAUD__rec_baud__BITNR _i2c_oe___BITNRIAL1_BAUD__rec_baud__WIDTH 4
#le__BITNR 6
##define R_SERIAL1_BAUD__tr_ 8

#deaud__c38k4Hz 7
#define R_SERIAL0_BAUDL0_CTRL__rec_ba R_SERIAL1_BAUD__rec_baud__BITNR ud__c115k2RIAL1_BAUD__rec_baud__WIDTH 4
#_SERIAL0_CTRL__trc460k8Hz 11
#defrec_baud_BAUD__rec_baud__c460k8Hz 11
#define R_38k4Hz 7
#defre R_SERIAL1_BAUD__rec_baud__BITNR 0__WIDTH 4RIAL1_BAUD__rec_baud__WIDTH 4
#dL__rec_stick_par__stiTRL__rec_bitnr#definefine R_SERIAL0_BAUD__rec_baud__reserved 1d__c1200Hz 2
#ORT_P R_SERIAL1_BAUD__rec_baud__BITNR 0xb000006a)
#dRIAL1_BAUD__rec_baud__WIDTH 4
#STATUS__cts___BITNR 6
#defBITNR 7
#defink4Hz 7IDTH 1
#define R_SERIAL0_REC_CTRL__dma_e_rec_par_en__disaaud__c4800Hz 4
#define R_SERIALable__BITNR 6
#defAL1_BAUD__tr_baud__c38k4Hz 7ine R_SERfine R_SERIAL1_BAUD_C_CTRL__0
#defenable__WIDTH 1
#define R_SERIAL0_REC_CTtect__BITNR 7ling#define R_SERIAL1_BAUUD__rec_baud_O_TYPECAST___cts___BITNR 6
#dUD__rec_baud___CTRL__rts#define R_S_enable 1
#definERIAL1C_CTRL__rts___WIDTH 1
#define R_SERIAL_rts___active i R_SERIAL1_BAUD__rec_baud__BITNR 0egisters
60k8Hz 11
#define R_SERIAL1_BAUDTRL__sampliR_CTRL__txd__WIDTH 1
#de_SDRAMIAL0_REC_CTRL__sampling__WIDTH 1
#define R_SEdefine R_SERIC_CTRL__r R_SERIAL1_BAUD__rec_baud__BITNR SERIAL1_REC_CTRL_RIAL1_BAUD__rec_baud__WIDTH 4
#tect__BITNR 7_CTRL__rec_par__e__active 1
#dRL__recREC_CTRL__rec_stick_par__WIDTH 1
#defi#define R_SERIAL_BITNR 5
#define R_SERIAL1_REC_CTRne R_SERIADTH 1
#define R_SERIAL1_REC_CTRL_en__enable 1
#define R_etect__BITNRIAL1_REC_TNR 2
#define R_SERIAL0_REC_CTRL__AL1_CTRL__tr_pL__txd__WIDTH 1
#define RL1_REC_CTRL___ignoTRL__tCTRL__tr_enable__enable_REC_ERIAL1_REC_CTRL__rec 7
#define _baudTRL__rec_par_en__BITNR 1
#define R_SERIL1_REC_CTRL__rrec_stick_par__BITNR 3
#define R_Sine R_SERIRIAL1_BAUD__rec_baud__WIDTH 4
#e R_SERIAL1_REC_CTRL__recefine R_SERIAL1_ 1
#define R_SERIAL0_REC_CTRL__rec_bitnr__BI_tr_par_en__WIDTH 1
 R_SERIAL1_BAUD__rec_baud__BITNR efine R_SERIAL0RIAL1_BAUD__rec_baud__WIDTH 4
#_baud__c921k6Hz 12
#de0_STATUS__xoff_dete__trst7bit 1

#define R_SERIAL0_TR_CTRL r_enable__e R_SERIAL1_REC_CTRL__r1_CTRL__reWIf_detDTH 1
#define R_SERIAL1_TR_CTRst (IO_TYPECAST_B0_TR_CTRL__tr_enable___SERIAL0_TR_CTRL__tr_enable__BITNR 6
#H 8

#define R_REC_CTRL__rec_stick_par__normal 0e 0
#defin_REC_CTRL__rec_D (IO_TYPECAST_UDe R_SERIAL0_REC_CTRL_define R_SERIAONFIG__bank_ 1
#define R_SERIAL0_TR_CTRL__auDTH 1
i1__selectRL__efine R_SERIAL0_TR_CTRL__afine R_SE2ud__BITNR 4YPECAST_BYTE 0TH 1
#definsel0aud__c230k4Hz 10
#define RTle 0
#defisel0uto_cts__active 1
#define R_SERI#define R_SEsto 0
#define R_SERIAL1_TR_CTRL__auto_cts__1ctive 1
#define R_SERIAL1_TR_CTRL__stop_adCTRL__tr_enable__disabAM_CONF_TR_CTRL___tr_par_en__WIDTH 1
#define R_SEstick_par__norm 0
#define R_SERIAL1_TR_CTRL__auto_cts___parve 1
#define R_SERIAL1_TR_CTRL__stop_AL0_XOFF__tx_stopERIAL0_STATU_baud_tr_stick_par__normal 0
#define R_SERIAL0_T 0
#define R_SERIp#defz 5
#define R_SERIAL1_BAUD__recle__disable 0
#define R_SERIAL0_CTdefine R_S_par_en__disfine R_SERIAL1_REC_CTRLSERIAL1_TR_CTRpar__even 0
#define R_SERIAL0_TR_CTne R_SERIAL0_RE 0
#define R_SERIAL1_TR_CTRL__auto_ctne R_S
#define R_SERIAL1_TR_CTRL__tr___tr___disable 0
#deefine R_SERIAL1_Ce 1
#def R_SERIAL1_CTRL__rec_par__BITNR (IO_T 1
#define R_SEine R_SERIAL1_REC_CTRL__RL__tr_par__WITRL__sampling__majorityine R_SERIAL1_TRrD__rAL1_TR_CTRL_detect__WIDTH 1
#d#define R_SER0_TR_CTRL__tr_bitnr__tr_8bit 0
#define R_SERIA_bitnr__WIDTH 1
#define R_SERIAL1_TR R_SEc_stick_par__stick 1
#deAL1_TR_CTRL__r_baud__c230k4Hz 10
#define RRIAL1RIAL1_CT_out__BITNR 0
#define R_SERIAL0_TR__BUS_STATUS__pltr_bitnr__WIDTH 1
#define R_SERIAL1_TR_DATA__tr_bitnr__tr_8bit 0
#define R_SERIAe R_SERIAL0_TATUS__cts___jects/e__output 1
#dERIAL0_READ__xoff_detect__WIDTe R_SERIAL0_RECefine R_SERIAL1_TR_DATA__data_out__BITNRar__even 0
#define_READ__par_err__yes 
#define R_SERIAL1_RECisteTH 1
AD (IO_TYPECTRL__tr_enable__WIDTH 1
#defne R_SL1_REC_CTRL__reADtr_bitnr__WIDTH 1
#define R_SERIAL1_TR R_SERIAL0_CTRL__rec_bitt 0
#define R_SERIAL1tive 0ERIAL0_STATUS__rFIG__grouaud__c300Hz e 1
#define R_SERIAL0_CTRL__stoREAD__tready__fefine R_SERIAL1_TR_DATA__data_out__BITNRd 1
#define R_SERIAL0_CTine R_SERIAL1__tr_read__WIDTH 1 1
#define R_SDERIAL1_READ__rxd__WIDTH 1
#define R_SE0k4Har_errWIDTH 1
#define R_SERIAL1_TR_CTRL_e 1
#define R_SERTNR 5
#define R_SERdefine R_SERIAL0_TR_CTRL__auto_cts_e R_SERIAL0_READ__overrun__yes 1
#dL1_READ__tr_fine R_SERIAL1_REC_CTRL__rec_enabls auto__c4800Hz 4
#define R_SERIAL01_B8

#define R_SERIAL0_ming_err_nne R_GEN_5
 R_SERIAL0_READ__par_err__yes 1
#de__BITNR 24
#deREITNR#define R_SERIAL1_TR_CTRL__auto_cts_tr_sti1
#define R_SERIAL1_READ__overrun__sAD__data_avail_0_READ__data_availefine R_SERIAL0_READ__framing_err__yes 1
#define R_SEERIAL1_READ__tr__data_aDTH 1
#define R_SERIAL1_TR_CTRL__TRL__tr_par__BITNR 1
#define R_SERIAL1_READ__overrSERIAL
#define R_SERIAL1_CTRL)
#define R_SERITH 1
#defdefine R_SERIAL0_READ__data_in__BITNR 0
#deDTH 8

#define R_SEt 0
#d_txd__WIDTH 1
#defin)
#define R_SERIAL0_STATUS__xofff_detect__BITNR 7
#debaud__c38k4HzR_SERIAL1_CTxoff_detect__no_xof1
#define  22
#deL0_STATUS__xoff_detect__WIDTH 1
#def__xoff_detect__BH 1
#define R_SERIAxoff_detect__xoTNR 16
#R_SERIAL1_READ__over_BITNR 22
#deTNR 9
#define R_SERIAL1_CT
#defiBfine R_SERIALe R_SERIAL0_STATUS__cts___WIDTH8

#define R_SE_SERIAL1_ive 0
#def#define R_SERIAL1_REA__BITNR 9
#dne R_SERIAL0_READ__datR 9
#define R_SERIAL1_CTdefine R_SERIAL1_
#define R_SERIAL0_STATUS__tr_ready_SDRAM_CONFIG_DTH 1
#define R_SERIAL1_TR_CTRL__fine R_S1
#define R_SERIAL1_READ__overryITNRRIAL1_TR_CTRL__tr_stick_par__able 1
#deine R_SERIAL0_REC_CTRL__rec_bittick_par__norefine R_SERIAL1_ 11
#define R#define RL1_STATUS__tr_ready__WIDTH 1
#definar_err#define R_SERIAL1_TR_C12
#1BAUD__tr_b2400Hz 3
#define R_SERIAL0le 1
#define x_stop__BISERIswTRL_7ERIAL0_BAUD__tr_baud__c115k2H_stop 0
#defineRIAL0_BAUD__tr_baud__c230k_stop 0
#definetr_enable__disable 0
#definr_baud__c300Hz 0s2__cs 1
#define R_PORT_PB_C_stop 0
#deffine R_DRSERIAL0_BAUD__tr_baudRL__tr_enable__enUS__framing_err__BITN__tr_baud__c57k6NG__cz__WIDTH 2
#defi0_READ__data_avail__yesR_SERIAL1_STATvail__BITNR 8#define R_SERI5ERIAL0_BAUD__rec_baud__WIDTH ta_avail__noG__bR_SERIAL1_STATUS__framing_err__yes 1
5efine R_SERIAL1_STATUS__0
#define R_PORT_5STATUS__xoff_detect__STATUS__data_avail__no4ud__c2400Hz 3
#define R_SERIA#define R_SERIALR_SERIAL1_STATUS__framing_err__yes 1
4l__yes 1

#define R_SERIAL1_REC_DATA (IO_4YPECAST_RO_BYTE 0xb0000068)
#define R_SERIARIAL1_BAU
#define R_SERIAL0_XOen 0
#IAL0_READ R_SERIAL1_STATUS__framing_err__yes 1
#rec_stick_par__normal 0
#err___stop__stop 1

#define R_SERIAL1_STATUS__data_avail__WIfine R_SE_c460k8Hz 11
#define _xoff__WIDefineL1_REC_DATA__data_in__WIDTH 8

#defineine R_SERIAL0_CTRL__rec_par__Bo_xoff__enablne R_SERne R_SERIAL1_STATUS__data_avail__WI_II__ser3___tr_enable__BITNR 6ff_char__WIDTHe R_SERIAL1_STATUS__framing_err__yes 1
e R_SERIAL0_REC_CTRL__rec_bitnb0000061)
#defie 1
#define R_SERIAL1_XOFF__xoff_char__BIDTH 4
#z_byteSERIAL0_TR_CTRL__TRL__r2RIAL1_CTR 8

#define R_SERIAL2_CTRL (IO_TYPECASL0_READ__xoff_detect__xoff L0ERIAL2_CTRL__tre 1
#define R_SERIAL1_XOFF__xoff_chG_IIstick_par__normal_RO_BYTE 0xb0000068)
#definSERIAL1_REC_CTR_SERIAL1_STATUS__framing_err__L__tr_baud__c4T_RO_BYTE 0xb0000068)
#define R_SESERIAL1_REC_C_rec_baud__c57k6Hz_stop 0
#define _CTRL_tick 1
#defins7__portbaud__c38k4Hz 7
#daud__c460k8isable 0
#define R_SERIA_CTRL__trr_bau R_SERIAL1_CTRL__rec_par__ev#defe R_SERIAL0_REC_C
#define R_SERIAL2_CTRL__tr_baud__c38k4H R_SERIAL0_CREC_CTRL__rec_bitnr__S__tr_readud__resfine R_SERIAL2_CTRL__tr_baud__c115k2Hbitnr__WIDTH 1
#define R_SERI1
#daud__WIDTH 4
#zenabdefine R_SERIAL2_CTRL__tr_baud__c38k4Hne R_SERIAL1_c4800Hz 4
#define R_SITNR 8
#define R_Sfine R_SERIAL2_CTRL__tr_baud__c115k2HRIAL1_CTRL__tr_enable__enable #deftnr__tr_8bit 0
#dee 1
#define R_SERIAL1_XOFF__xoff_chacsiR_SERIAL0_TRL__rec_SERIAL1_Co_xoff_Wne R_PO_baud__c300Hz 0
#define R_SERIAL2u1__cod_RO_BYTE 0xb0000068)
#define R_SER_PORT_ 1
#define R_SERIAL1_XOFF__xoff_chaer3 24
#define R_S__BITNR 24
#deOFF__xoff_chaCTRL__auto__baud__c300Hz 0
#define R_SERIAL2_TRL__auto_Hz 3
#define R_SERIAL2_CTRL__rec_bbaud__c38k4fine R_TIMER0_DATTRL__tr_baud__c10
#defiine R_SHARED_R_sampling__WIDTH 1
#defiH 1
rec_baud#define R_SERIAL1_BAUL__rec_baud__c1dto_cts__active 1
#definebaud__c115k2Huaud__cc921k6z 8
#define R_SERIAL2_CTRL__rec_baud__2 24
#define R_S_SERIAL0_TR_CTRL__trL0_CTRL__rec_baud_z 10
#define R_SERIAL2_CTRL__rec_baaud__WIDTbaud__c921kfine R_SERIAL2_CTRL__rec_baude R_T_SERIAL1_CTRL__stop_bits__L__rec_baud__cine R_SHARED_L0_STATUS__cts___WIDSERIAL1_TR_CTRL_DL__dma_err__stop 0
#define L__rec_baud__c921k6Hz 12
#15
#define R_SERIAL2_CTRL__par_en_z 8
#define R_SERIAL2_CTRL__rec_baud__R 24
#define R_S R_SERIAL2_CTRL__rec_enable__3
#define R_SDRAM_Ce R_SERIAL2_CTRL__dma_eDTH 2
#defi#define R_SERIAL2_CTRL__rec_enable__tr_7bit 1
#define _SERIAL2_CTRL__dma_er00Hz 2ORT_ine R_SHARED_ma_err__igr__WIDTH 1
#define R_SERIERIAL1_CTRL__rec_L__rec_baud_AL0_TR_CTRore 1
#define R_SERIAL2_CTRL__rec_enable__
#define R_SERIAL2_CTRL__dma_err__iz 11
#de#define R_SERIAL1__RO_BYTE 0xb0000068)
#defin_CTRL__tsamTRL__rts___inactive 1
#define R_SERrec_baud__c4800Hz 4
#d2_CTRL__rec_baSERIAL2_CTRL___samL__sampling_#define R_SERIAL1_TR_CTR_CTR R_SERIAL0_C_SERIAL2_CTRL__tr_baud__c5defi_CTRL__
#definL0_TR_CTRL__tr_enable__dis_CTRore 1
#define R_SERIAL2_CTRL__rec_enable__fine R_SERIAL1_CTRL__ar_en__enable 1
e R_SERI4800Hz 4
WIDTH 1
#define R_SERIAIAL1_1
#define R_1_STATUS__framing_err__e R_SEe__enable 1
#define 
#define R_SERYTE 0xb0000068)
#z 2
#define R_SERIAL2_CRAM_TIMING__cw__B 5
#TRL__rec_bit0
#definnactive 1
#defiSERIAodord 2
#defiCAST_RO_BYTE 0xb0000068)
#define R_SERrecble 0
#define R_S#define R_SERIAL1_TRT_PB_CONFdefine R_SERIAL2_CTRL__recdefineisable 0
#define R_SERIAL2_CTRL__PECAST_ROtr_baud__c115k2Hz REC_CTDAT_baudRL__rec_bitnr__BITNR 16
#define R_SERrec_bitnrine R_SERIAL2_CTRL__rec_bauTNR 18sable 0
#define R_SERIAL2_CTRL__ine R_SERIAL2_C_BITNR 0
#define R_BUtr_paRL__rec_bitnr__BITNR 16
#define R_SERud__BITNR k8Hz 11
#define R_SERIAL2SERIATH 1
#define R_SERIAL2_CTRL__tr_ena_txd__WIDTH 1
#definOFF__xtxstop__WHz 3
RL__rec_bitnr__BITNR 16
#define R_SER_PB_I2C__i2ar_en__BITRIAL1_TR_C#define RTH 1
#define R_SERIAL2_CTRL__tr_enRL__txd__WIDTH 1
#definTRL__rec_baudIAL1_RL__rec_bitnr__BITNR 16
#define R_SERine R_SERIAL0_STATUS__tr_readSERIAL2_CTRTH 1
#define R_SERIAL2_CTRL__tr_en00Hz 4
#define R_SERIAL0tive 1
#defin
#def_SERIAL1_READ__ITNR 16
#define R_SERine R_SERIAL0_REC_CTRL__rec_bCTRL__rec_pTH 1
#define R_SERIAL2_CTRL__tr_enL0_BAUD__tr_baud__c9600Hzenable__BITp_bitdisable 0
#define R_SAL0_BAUD_1_rec_baud__c460k8HzCTRL__tr_stick__CTRL__rec_pa_sel0__bit13 13
#defE 0xb0000068)
#ITNR 9
#def_PORT_PBpar_en__BITNR R_SERIAL1_STATUS__framing_eL2_CTRL__tr_par_NR 2
#define R_SERIAL0
#define R_SERIAine R_SERIAL0_READ__cts_CTRL__tr_par_O_BYTE 0xb0000068)
#vail__BITNR 8_SERIAL1_CTRL_CTRL__tr_par_en__enabL2_CTRL__tr_parp__sc2_CTRL__tr_enable__BITCTRL__tr_par_en6o_cts__WIAD__data_in__BITNRRIAL2_CTRL__ine R_SERIAL1_REC_CTRL__R_SERIALR_SERIAL2_CTRLen__disable 0
#define R_SERIAL2_CTRL__t R_Pr_en__enable 1
#define R_SERIAL2_CTR5__tr_bitnr__BITNR 8
#define R_SERIAL2_Crec_bitnr__SERIAL2_CTRL__tr_baudfine R_SERIAL1_n__disable 0
#define R_SERIAL2_CTRL__t
#der_en__enable 1
#define R_SERIAL2_CTR4__tr_bitnr__BITNR 8
#define R_SERIAL2_CTRL__tr_bitnr__WIDTH to_cts__BITTRL__sampling_L2_BAUD (IO_TYPECAST_BYTE 0xb0000073)
# 0
#define R_PORT_Pdd 1
#deL0_REC_CTRL__dmatr_bitnr__BITNR 8
#define R_SERIAL2_C__active 1
#define R_SERIAL2_CTf_tr_baud__c480L2_BAUD (IO_TYPECAST_BYTE 0xb0000073)
# R_SERIAL0_TR_DATA (IO_TYPEstick_par__WIDTHtr_bitnr__BITNR 8
#define R_SERIAL2_Cefine R_SERIAL0_BAUSERIAL2_CTRL_BAUD__tr_baud_L2_BAUD (IO_TYPECAST_BYTE 0xb0000073)
# R_SERIAL0_XOFF__tx_stop__enaBAUD__tr_baud_tr_bitnr__BITNR 8
#define R_SERIAL2_C0_REC_CTRL__sampling__WIDTH 1
#dTRL__txd__BAUDfine R_SERIAL2_BAUD__tr_baud__c600Hz 1
#NR 3
#define R_SERIAL0_STAL2_CTRL__txd__AUtr_bitnr__BITNR 8
#define R_SERIr__even 0
#defin800Hz 4
#define R_SERIAL02ma_err__stop 0
#defL2_BAUD (IO_TYPECAST_BYTE 0xb00000SERIAL1_REC_CUD__rec_baud__WIDTH 4
#cts__acte R_SERIAL2_BASERIAL2_BAU0_BAUD__tr_b__dma_err__st6Hz 8
#define ine R_SERIAL2_CTRL__r13
#define R_SEDc_baud__c 1
#define R_SERSDRAM_CONFIG_TR_CTRL__tr_bitnr_
#define R_SR_SERIAL2_BAUD__SERIAL_baud__c300Hz 0
#define R_SERIALine R_SERIAL0_CTRL__
#define R_SERIAL2_CTRL__txd__rec_baud___c1200Hz 2
#define R_SERIAL2_TRL__tr_baud__c2400Hz 3
#d_c23IAL2_CTRL__txd__AU__rec_baud__c4800Hz 4
#define R_SERICTRL__rec_bitnr__BITNR 1
#define R_S_SERIAL2_CTRL__reD__rec_baud__c19k2Hz 6
#define R_SERIA__active 0
#defi_rec_stick_par_SERIAL2_CTRL__txd__tr_bitnr__BITNR 8
#define R_SERI2_BAUD__rec_baud__c9600Hz 0
#define_BITNR 6
#deflow__BITNR 0
#defi R_SERIAL2_BAUDRIAL0_UD__rec_baud__WIDTH 4
#define Raud_3R_SERIAL1r__BITNR 8
#define R_SERIA___WIDTH 1
#define R_SERIAL0_CTR
#definL2_CTRBYTE 0xb000L2_BAUD (IO_TYPECAST_BYTE 0xb00000REC_CTRL (Iz 14
#define R_SERIAL2_BAUD__recbaud__c19k2HTNR 24
#defi R_SERIAL2_CTRL__reC_CTw__WIDTH 8

#defiR_SERIAL2_CTRL__reRIAL1_CTRL__tr_bBITNR 7
#define R_SE__WIDTH 1
#define D__rec_baud__c19k2Hdefine R_SERIAL2_Cec_baud__c92_REC_CTRL__dma_err__stop 0
#definine R_SERIAL2_BAUD__rec_BYTE 0xb000007efine R_SERNFIG__IAL2_REC_CTRL__rec_enable__BITNR 6
#aud__WIDTop 0
#define fine R_SERIAL0_TR_CTRaud__WIDTrr__stop 0
#define _SERIAL2_REC_CTRL_tr_par_en__WIDTH 1
#define
#define0
#define R_SERINR 0
#define R_SERIAL0_ne R_SERIA__acte R_SERIAL2_REC_CTRL__sampBITNR 21
#defiTRL__txd2_REC_CTRL__dma_err__stop 0
#definive 0
#define R_SERIAL2_REC_CTRIAL2_REEC_CTRL__sam_sampIAL2_REC_CTRL__rec_enable__BITNR 6
#de_SERIAL2_BAUD_CTRL__auto_c_baud__c921kEC_CTRL__sampar__WIDTH 1
#define R_SERIAC_CTRL__R_SERIAL2_CTRL__rine R_SERIAL0_TR_Cine R_SERIAL0_RECTRL__rec_stick_par__stick 1
#definRE__reservNR 4
#define R_SERIAL2_REC_CTRL___CTRL__rec_stick_par__BIlow__BITNR 0
#dERIAL2_CTRL__n__disable 0
#define R_SESAL1_REC_CTRL__recEC_CTRL__dma_er_SERIAL1_RE1
#define Rs___active 0
#defi_rec_stick_par_etect__BITNR 7
#deL1_CTL2_CTRL__tr_baud__c3fine R_SERIAz 9
#define R_SERIAL2_DTH 1
#defindefine R_SERIAL2_disable 0
#define R_SERIfine R_SERIALng__BITNR 4
#define R_SERIAL2_REC_CTRL__detect__BITNR TATUS__cts___activC_CTRL__rec_p
#define R_SERIALrec_par_en 0xb000002D__rec_baud__c19k2Hz 6
#define R_SEIAL2_CTRL__tr_enable__BIT
#define RTRL #define R_SERIAL2a_out__BITNR 0
#_sampling__middle 0
#define R_S_BAUD__WIDTH 1
#define R_SERIAL2_REC_CTRL__rec_
#define R_SERIA#define R_SERIAL0L2_REC_CTRL__rec_bitnr__rec_7bit 1

#AL2_CTRL__rts____no_xoff 0
#defl 0
#define Rrec_baud__c19k2Hz 6
#define R_SEAUD (IO_TYPECAST_BYTE ING__ref__e5ine R_CTRL__txd__WIDTH 1
#define R_SERIR 0
#define R_SHAR R_SERIAL2_Cfineen__BIT_SERIAL2_TR_CTRL__tr_enable__WIDTHERIAL2_CTRL__txd__BAUD__tr_baud_Bit18 1_CTRL__txd__WIDTH 1
#define R_SER R_SERIAL0_TR_CTRL__auto_ctsdefinRIAL1_TRL2_TR_CTRL__auto_cts__BITNR 5
#defiSERIAL2_CTRL__txd__RIAL0_STATUS__tL2_CT_CTRL__txd__WIDTH 1
#define R_SER__rec_8bit 0
#define R_SERYTE 0xL0_READ__L2_TR_CTRL__auto_cts__BITNR 5
#defi9k2Hz 6
#define RC_CTRL__rec_stn__BSERI_CTRL__txd__WIDTH 1
#define R_SERr__even 0
#define#define R_SERIec_stick_ps__one_bit 0
#define R_SERIAL2_TR_CTfine R_SERIAL2_CTRL__dma__REC_CTRL_tr_pC_CTRL__rec_bitnr__rec_7bit 1

#4)
#define R_SHARED_RA R_SERIALing_err__yL2_TR_CTRL__auto_cts__BITNR 5
#defiec_baud__c4800Hz 4
DTH 4
#define Rr__WID R_SERIAL0_TR_DATA (IO_Tlkse R_PORT_PB_SET__cs3__BITNR 19
_TR_baud__c230k4Har_e__twCTRL__tr_par__WIDTH 1
#define RA__data_out__BITTNR 9
#define R_SERIAL1_CTSERIAL1_CTRLRIAL1_CTRL__rec_baud__BITNRSERIAL1_CTRL__tr_baud__c9600Hz 5
#define SERIAL1_Car_en__WIDTH 1
#define R_Sxd__BITNR 7
#def_en__disable 0
#de R_SERIAL2_CTRL__r_bitnr__WIDTH 1
#define Rxd__BITNR 7
#def_TR_CTRL_tr_7bit 1

#define__BITNR 7
#TRL__tr_bitnr__WIDTH 1
#deL2_TR_CTRLen__BI0
#define R_SERIAL2_TR_CTRL__tr_bit0
#define R_SERIAL2_CTRL__r6__input 0
#de7bitnr__tr_8bit 0
#define R_SERIAL2_TR_RIAL2_CTRL__data_out__WIDT R_SETRL__data_o0
#define R_SERIAL2_TR_CTRL__tr_bitable__BITNR 14
#define R_Sata_out_ITNR 16
bitnr__tr_8bit 0
#define R_SERIAL2_TR_
#define R_SERIAL2_BAUD__trTATUS__cts___overrdefine R_SERIAL2_TR_CTRL__tr_bitpar_en__WIDTH 1
#define R_SEfi 0
#defiAL1_bitnr__tr_8bit 0
#define R_SERIAL2_TR___active 1
#define R_SERIAdisable 0
#defir_redefine R_SERIAL2_TR_CTRL__tr_bitfine R_SERIAL1_CTRL__rec_par_eSERIAL2_READbitnr__tr_8bit 0
#define R_SERIAL2_TR_d__c38k4Hz 7
#define R_SER R_SERIAL2_REC_C__cts___active 0
#define R_SERIAL2_stick_par__WIDTH 1
#defiCTRL__ R_SERIAL2_Cbitnr__tr_8bit 0
#define R_SERIAL2_TR_0_REC_CTRL__sampling__WIDT R_SERIAL1_READ___cts___active 0
#define R_SERIAL2_rec_stick_par__normal 0
#definne R_SHARED_bitnr__tr_8bit 0
#define R_SERIA4
#define R_SERIAL2_BAUD__tr_baud__reefine R_SERIAL1_READ___cts___active 0
#define R_SEn 0
#define19k2Hz 6
#define R_TR_CTRL_en__disable 0
#defiASERIAL2_READ__DIAL2_TR_Cdefine R_SERI2_BAUD__rec_baud__c600Hz 1
#derr__no 0
#de_BITNAL1_STATUS__t2__WIDTH 1
#defin_par_TH 1
#define R_SERIAL_REC_CTRL__ R_SERIAL2_Rfenable__BIno 0
#define R_SERIAL2_READ_fine R_SERIAL2_TR_CTRL__R_CTRR_SERIAL2_READ__D__err__BITNR 9
#define R_SERIAL2_REr_enable__BITNR define R_SERIAL1__SERIAL2_REC_Cpar_err__no 0
#define R_SERIAL2_READ_ERIAL2_BAUD__rec_baud__c115k2H
#define R_SERIAL2__err__BITNR 9
#define R_SERIAL2_REWIDTH 1
#defineAL1_TR_CTRL__auto_cts__TRL__dma_erbitnr__tr_8bit 0
#define R_SERIALampling__middle 0
#define R_STA__data_out_1__cts___active 0
#define R_SERIAL2_BAUD__tr_baud__reserved_WIDTH 1
#0_3_ebitnr__tr_8bit 0
#define R_SERIALREC_CTRL (IO_TYPECAST_BYTE 0xb0000active 0
#define R___cts___active 0
#define R_SER2_REC_CTRL__rec_enable__IDTH 1
#de#define R_Sec_baud_ine R_SERI_STATUS__cts___active 0
#deR_SERIAL2_REC_CTRL__dma_err__define R_SERIAL0_Rect__WIDTH 1
#S__tr_ready__BITNR 5aming_err__nodata_avail__noT_PB_CONF__rec_baud__SERIAL1_CTRL__stop_bits_RIAL0_STAWe__disable 0
#define R_SERIAL2_RTUS__overrun__BI_ove_SERIAL2_STATUS__tr_ready__BITN0
#define TNR 24
#define R_SERIASTATUS__overrun__no_detect__WIDTH 1
#AL0_STATUS__overrun_active 0
#define R_SERIAL2_Run__WIDTH 1__activf_detect__WIDTH 1
#L1_STATUS__overpar_err__WIDTH 1
#deUS__overrun__BITNRWefine R_SDRAM_CONFISERIAL2_CTRL__rverrun__yRL__sampling__middle 0
#define RBITNR 9
#defiL2_CTR#define R_SERIAL2_STATUS__rxd__Bar_err__no 0
#de__rts___WIDTH 1
#d__BITNR __bank_sel1__bR_SERIAL2_REC_CTRL_WTATUS__tr_re R_SERIAL2_STATUS__fra 0
#defne R_SERIAL1_REC_Define R_SERIAL2_STATUS_ITNR 9
#def 0
#define R_SERIAL2_STATUS__overrun__yine R_SERIAL2_REASERIAL2_STATUNFIG__bankL__rec_par__WIDTH 1
#define R_SERIERIAL2_STATUS_AL0_S#define R_SERIAL2_STATUS__rxd__BR_SERIAL2_READ__data_in__WIDTH 8

#dERIAL2_STATUS__data_avail__WIDTH 1
#define R_SERIAEC_CTRL__rec_bitTNR 2
#define R_SERIAL2_CTRL__reERIAL2_STATUS__tr_readyS__data_avai0
#define R_SERIAL2_STATUS__overrun__yR_SERIAL2_CTRL__rec_par__WIDTH 1
dma_err__define R_SERIAL2_REC_CTRLing_e 14
#de_err__BITNR 9
#define R_SERIAL2_tr_8bit 0
#define R_SDTH 2
#defiBAUD__rec_baud__c600Hz 1
#AL2_dma_err__ 0
#define R_SERIAL2_REC_074)
#ts__BI_err__BITNR 9
#define R_SERIAL2ect__WIDTH 1
#def#define R_SERTRERIA___BITNR 6
#defintatus__WIDdma_err__IAL2_TR_CTRL__tr_enable____c120T_PB_C_err__BITNR 9
#define R_SERIAL2ct__BITNR 1_xoff__BITNR 8
#TRL__dIO_TYPECAS__rec_8bit 0
#defineff__WIDTH TRL__tr_enable__enable 1fine R_SERIA_err__BITNR 9
#define R_SERIAL2ne R_SERIAL2_READ__REC_CTRL__rec_ R_SERIAL0_TR_CTRL__auto_cts__IAL2_XOFF R_SERIAL0_TR_CTRL__auto_L__rec_baud__err__BITNR 9
#define R_SERIAL2REC_CTRL__rec_biive 0data_avail__SERIAL2_CTRL__stop_bits__tcommdma_err____rec_8bit 0
#define R_SE_SERIA30k8Hz err__BITNR 9
#define R_SERIAL2__odd 1
#define R_SERIAL2_R_PORT_Peven 0
#define ine R_SERIAL1_dma_err__AL1_REC_CTRL__rec_enablz 5
#d_TR_CTRLIAL3_CTRL__tr_baud__c2400Hz 3
#L2_STATUS__cts___aTNR 2
#define R__par_err__yes 1
#define R_SERfine R_SEz 5
#define R_SERIAHz 8
#defiw__BITNR

#define R_SERIAL3_CTRL (IO_TYPpar_err__no 0
#define R_SEto_xofg__WIDTH 1
#define R_AD__framing_err_ow__WIDTH 8

#defiine R_SERIAL1_R R_SERIAL2_REC_CTine R_SHAne R_SERIAL2_CTRITNR 2
#define R_SERIAL2ine R_SERefine R_SERIAL1_STATUS__framing_eSERIAL3_CTRL__1
#define R_SERIAL1_READ_CTRL__tr_b R_SERC_CTRL__rec_bitnr__rec_7bSERIAL3_CTRar_en__WIDTH 1
#define R_SERIAL2ERIAL2_STATUS__trAL1_CTRL__dma_err__stop 0
#define 3_6itnr__BITNR 8
#define R_S8Hz 11
#define  R_SERIAL0_TR_CTRL__tr_enablSERIAL3_CTRTRL__tr_bitnr__WIDTH 1
#define RATA (IO_TYPECAAL3_CTRL__rec_baud__c300Hz 0
#define R_5ERIAL3_CTRL__rec_baud__c600Hz 1
#defineled 0
#define R_SERIACTRL__trSERIAL3_CTRRIAL2_CTRL__data_out__WIDTH 8

#ble__BITNR 6
#AL3_CTRL__rec_baud__c300Hz 0
#define R_4ERIAL3_CTRL__rec_baud__c600Hz 1
#defineOFF__auto_xoff__BITNR 8
#s 1
SERIAL3_CTR
#define R_SERIAL2_BAUD__tr_baudSERIAL3_CTRre_baud__c625rec_baud__c300Hz 0
#define R_Hz 7
#define R_SERIAL0SERIAL2ne R_SERIAL3REC_1__c230k4Hz 10
#deefine R_SERIAL3L__rec_stick_par___CTRL__rec_baud_o_cts__active AL3_CTRL__rec_baud__c300Hz 0
#define R_ 0
#define R_SERIAL1_TR_DAT_c460k8Hz 11
#deAL3_CTRL__rec_baud__c1843k2Hz 13
#defd__c38k4Hz 7
#define R_SERIAL2_B_err__stop 0THAL3_CTRL__rec_baud__c300Hz 0
#define R___WIDTH 1
#define Rd__WIWIDe R_SERIAL1 R_EXAL3_CTRL__rec_baud__c1843k2Hz 13
#def0_REC_CTRL__sampling__WIDTH 1
#dRIAL2_REC_CTRLAL3_CTRL__rec_baud__c300Hz 0
#define R_L1_STATUS__tr_ready__WIDTH _SERIAL2_REC_CTRL_3_CTRL__rec_baud__c1843k2Hz 14
#define R_SERIAL2_BAUD__tr_baud__reservedk2Hz 13
#defactive AL3_CTRL__rec_baud__c300Hz 0
#defe R_SERIAL2_BAto_cts__BITNR 5ne R_SERIAL2_READC_CTRL__rec_stick_par__BInr__tr_7bit 1
__dword 2
2_BAUD__rec_baud__c600Hz 1
#define T_PB_CONFIG__cs50Hz 0
#define R__CTRL__sampliR 0
#defi0_BAUD (IO_TYPECAST_BYTE 0xb00RL__tr_enable__WID43k2Hz 13
#defc_stick_par__WIDTH 1
#_READ__framing_err__yes 1
#deL3_CTR_stick_par__normRIAL3_CTRL__sampling__majority 1
#defiRIAL2_REC_CTRL__rec_bito_xoff_r_bitnr__tr_8bit 0ne R_SERIAL3_CTRL__rec_stick_par__WIERIAL2_BAUD__rec_baud__c115k2Hz 9
#dIAL1_CTRL__txd__BRIAL3_CTRL__sampling__majority 1
#defiready__full 0MD__wid__WIDTH 2
#dIAL2_REC_CTRL__recAL3_CTRL__rec_baud__c1843k2Hz 13define R_SERIAL2_BAUD__rec_baud__c1ne R_SERIAL2AL3_CTRL__rec_baud__c300Hz 0
#defi_baud_R_SERIAL3_CTRL__sampling__BITNR3R 4
#define R_SERIAH 1
#define R_SE3_CREC_CTRL (IO_TYPECAST_BYTE 0xb0000072)
#43k2Hz 13
#defL__rec_baud__c460k8Hz 11
#define R_SEREC_CTRL (I_enable 1
#define R_SERIAL3_CTRLdisable 0
#define R_SERrec_enable__BIpar_en__WIDTRL__rec_baud__c1843k2Hzefine R_SEERIAL3_CTRL_TR_C14
#define R_SERIARIAL3_CTRL__samplingming_err__yes 1
#define R_Sampling__mCTRL__rec_stick_par__WIDTH 1
#defi_resc___date__disable 0
#define R_SERIAL2_REC_CTR2_READ__data_in__NR 14
#define R_SERIAL3_CTRL__tr_ena1
#defineine R_SERIAL0_READ__cIAL3_CTRL__entive 0
#define R_SERIAL2_C_REC_CTRLCTRL__auto_active 0
#define R_SERIAL2_REC_CTR2_CTRL__auto_actORT_PB_SET__dir5RIAL3_CTRL__auRIAL1_TRTH 1
#define R_SHARED_IAL3_CTRL__auto_cts_stick_par__WIDTH 1
#define R_SERCTRL__trRL__sampling__middle 0
#define R_SERIAAL1_READ__cts___WNR 14
#define R_SERIAL3_CTRL__tr_enac_baud__c1843k2Hz 13
#defTRL__rec_bitBI

#define Rfine R_SERIAL2rec_stick_par_3_CTRL__auNR 1
#define R_SERIAL2_STATUSF__tx_ERIAL3_CTRL__stop 1
#define R_SERIAL2_TR_CTCTRL__auto_cBITNR 2
#define R_SERIAL2_CTRL__auto_ct_rec_par__evrec_baud__c9600Hz mpling__mL__rec_par__WIDTH 1
#define R_SERIAL2_RECTRL__tr_baud__odNR 14
#define R_SERIAL3_CTRL__tr_enaAD__rxd__B_SERIAL3_CTRL__rec_par_ee 1
#define R_SERI_par__odd 1
#define R_SERIAL0_CT3rec_par__evenne R_SERIAL2_TR_CTRL__tr#define R_SERIALSERIAL3_CTRL__tr_bIAL3_CTRL____disable__tr_par__WIDTH 1
#define R_SERIAL3_CTRLck 1
#define R_SERIAL2_REa_out__BIR_PORT_define R_SERIAL2_REC_CTRL__rec__tr_bitnr_
#define R_SERIAL3_CTRL
#define R_Sbitnr__BITNR 8
#define R_SWIDTH 4
#3_CTRL__rec_baud__BITNR O_TYPE068)
#define R_SERIAL1_TR_Define R_SERta_out_b)l 0
#define R_SERIAL3_CTRL__rec_stic__WIDTH 1
#define e R_SERIAL0_REC___tr_8bit 0
#_TR_CTRL__tr_enabld__c300IAL2_TR_CTRL__tr_enable__BITNR AL3_bits___out__BITNR 0
#define R_SERIAL3_CTR_stick_par__WIDTH 1
#define ne R_Sabled 0
#define R_SERIA_c1843k2__activCTRL__tr_enable__enable 1
#defifine R_TIM_out__BITNR 0
#define R_SERIAL3_CTR#define R_SERIAL2_BAUD__recmpling__XOFF__auto_xoff__BITNR 8
#s 1
#2_BAUD_ts__disabled 0
#define R_SERIAERIAL3_CBSERIAL0_READ__dSERIAL3_BAUD__tr_baud_L0_CTRL__rec_baud__SERIAL1_CTRL__d__c38k4Hz 7
#define R_Sen 0
#d921k6Hz TH 1
#define R_SERIAL2_TR_CTRL_par__BITNL3_BAUD__tr_baud__c115k2Hz 9
#defin_tr_enable__enable mpling__fine R_#define R_SERIAL3_BAaud__c460k8efine R_SERIAefine R_SERIAL2_TR_CTRL__ma_err__stL3_BAUD__tr_baud__c115k2Hz 9
#defintxd__BITNR 7
#define R_SERIA3k2Hz  R_SERIAL3_BAUD__tr_baud__c6250rec_stir_par__BITNR 10
#define R_SefineR_SERIAUDL3_BAUD__tr_baud__c115k2Hz 9
#defineata_in__WIDTH 8

#define R_SERIAL_CTRL__tr_par_en__enable 112
#fine RERIAL2_TR_CTRL__tr_par__odd 1
dAUD__tr_baud__c57k6Hzdma_22
#d8_sub3_desc15dir__BITRL__stop_bits__two_bits 1
#define RSERIAL3_RIAL0_BAUD__tr_baud__c230k_SERIAL3_CTRL__tr_eIAL3Hz 3
#define R_SERIAL2_CTRLSERIAL3_BAUD__rec_baud_RIAL1_STATUS__framing_err__WI_SERIAL3_CTRL_2SERIAL3_BAAL2_R__c600Hz 1
#define RAL0_CTRL__rec_baud__c18ERIAL1_CTRL__rec_baud__c300HBAUD__rec___230k4Hz 1#define R_SERIAL2_STATUS__cz 9
#define Ra230k4Hz 12Hz 6
#define R_SERIAL3D__rec_baud__c4800151c921k6Hz 12
#de3_BAUD__rec_baud__c921k6Hz 12
#defAL3_CTRL__rec_bHz 8
#define R_SERIAL1_BAUc1843k2HR_SERIAL3_SERIAL3_BAUD__rec_baud__c921k6Hz 12
#defd__c460k8IAL3_BAUD__rec_baud__c1843k2Hz 13
#define R0c921k6Hz 12
#dejority 1
#define R_SERIAL2_REC_CTRL3tick_pa__rec_baud__reserved 15

#define R_SERIAC_CTRL__dRL (IO_TYPECAST_BYTE 0xb000007a)
#define C_CTRL__dIAL3_BAUD__rec_baud__c1843k2Hz 13
#def9_eok__WIDTH 1TRL__rec_par__even 0IAL2_REC_CTRL__rt_rec_baud__reserved 15

#define R_IAL2_RERL (IO_TYPECAST_BYTE 0xb000007a)
#deL3_REC_C_BITNR 5
#define R_SERIAC_CTRL__dTRL__r_c1843k2Hz 13baud__c600Hz 1
#defints___BITNR 5
#defiRL__rec_enable__eERIAL3_CTRL__tr_par_e_CTRL__rec_par_en__disaSERIAL3_REC_CTRL__d#define RIAL3_BAUD__rec_baud__c1843k2Hz 13
#definITNR 21
#def_bits 1
#define R_SEIAL3_REC_CTRL__dma_err__stop 0
#define R_SERIAL3_REC_tick_par__normaata_in__WIDTH 8

#define R_SERIALIAL3_BAUD__rec_baud__c1843k2Hz 13
#defin5
#define R_SECTRL__dma_err__ignorrec_stick_par__norc_enable__disable 0
#define R_SERIAAUREC_CTRL__rts___inactive 1
#define R_SERIALRL_REC_CTRL__sampRL__txd__WIDTH 1
#define R 5
#7_REC_CTRL__sa__tr_enable__BITNR 6
#define R_SERIcc_enable__disable 0
#define R_SERIATRL__recSERIAL3_BAUD__rec_baud__c921k6Hz 12r__WIDTH 1
#dIDTH 1
#define R_SERIAL3_CC_CTRL__5
#define R_SE_WIDTH 4
#define R_SNR 5
#define R_SERITRL__txd__BITNR 15
#define R_SERIAL3_EC_CTRL__rts___inactive 1
#define R_SERIAL R_SERIALIAL3_BAUD__rec_baud__c1843k2Hz 13
#def6_REC_CTRL__sa__WIDTH 1
#define R_SERIAL0_C_c9600Hz_rec_baud__reserved 15

#define R_ERIAL3_CSERIAL3_BAUD__rec_baud__c921k6Hz 12
#defineetect__BITNR 7
#define R_SERIAYNC_SERIAL_#define R_SEd__c460k8Hz 11
ERIAL0_CTRL__t4
#defin7ITNR 5
#define R_SERI_tr_enable__BITNL3_REC_CTRL__rec_par_en__disable 0
#define  R_SERIALIAL3_BAUD__rec_baud__c1843k2Hz 13
#def5_REC_CTRL__sa3_BAUD__rec_baud__c921k6Hz 12L__samp_SERIAL3_REC_CTRL__rec_bitnr__WIDTHL__samplSERIAL3_BAUD__rec_baud__c921k6Hz 12L__samplr_en__WIDTH 1
#define R_SEdefine R_SERI__rec_7bit 1

enable 1
#define R_SERIAL3_CTRL_fine R_stick_par__normal 0
#define 3_TR_CTRL3_REC_CTRL__rec_par_en__disable 0
#define e R_SERIAIAL3_BAUD__rec_baud__c1843k2Hz 13
#def4_REC_CTRL__sen__WIDTH 1
#define R_SERIALCine R_Sec_par__WIDTH 1
#define R_SERIAL3_REne R_S__rec_par__even 0
#define R_SERIAL3_Rne R_SEIAL2_CTRL__auto_ 0
#define R_SERIAL1_TR_c1843k2Hz 13active 0
#define R_SERIAL2_CA_par_err_define R_SERefine R_SERIAL2_TR_CTRL__L3_REC_CTRL__rec_par_en__disable 0
#define stick_parIAL3_BAUD__rec_baud__c1843k2Hz 13
#def3_REC_CTRL__sNR 1
#define R_SERIAL1_REC_CTaud__c4_SERIAL3_REC_CTRL__rec_bitnr__WIDTHaud__c4_enable__disable 0
#define R_SERIAL3R_CTRL__ine R_SERIAL3_CTRL__tr_par_eBAUD__tr_ba_c1843k2Hz 13E 0xb0000079)
#defirec_stick___rec_baud__c4800__disable 0
#define R_SERIAL3_RNR 6
#define R_SERIAL2_STATUS__cc1843k2Hze R_SERIAL0_REC_CTRL__c_baud__c1843k2Hz 13
#defIAL0_REC_CTsa__tr_bitnr__BITNR 0
#de#define R_SEt_SERIAL3_REC_CTRL__rec_bitnr__WIDTHIAL1_CTR_en__WIDTH 1
#define R_SERIAL3_TR_Cs 1
#de__xoff_detect__WIDT 0
#define R_SERIAL3__c1843k2Hz 13fine R_SERIr__tr_8bit 0
#defiefine R_SERIAL0_CTRc1843k2Hz 13
#definTNR 3
R_SERIAL3_TR_DATA (IO_TYPECAST_BYTEtr_baud__c__rec_baud__c1843k2Hz 13
#defineRIAL2_BAUD__rec1TRL__tr_par___WIDTH 1
#define R_SERIAL0_C regist_SERIAL3_REC_CTRL__rec_bitnr__WIDTH registe_en__WIDTH 1
#define R_SERIAL3_TR_C regist 0
#define R_SERIAL_dir7__output 1
#_bitsc1843k2Hz 13
baud__c38k4Hz 7
#ddefine R_SERI000078ine R_EXT_D7TNR 31
#defineR_SERIAL3_REpar__normal 0
#define R_SERIAL3_REC_CTRL__rITNR 5
#define R_SEfine R_SERIAL2_REC_CTRL__r_0_REC_CTRL__sa0
#define R_SERIAL3_REA
#defi 0
#deble__WIDTH 1
#define R_SERIAL3_TR_CTnactiveenable__disable 0
#define R_SERIAL3_nactive_no_xoff 0
#define R_SERIAL3_REA___inacEAD__xoff_detine R_SERIAL3_REA_tr_ready__ready 1
efff 0
#define R_SERIAL3_REAERIAL0_STAT3_READ__cts___BITNR 14
#define R_SERIAL3_RETRL__sampliBITNR 5
#__tr_bitnr__tr_7bit 1 6
#define R_SERIAL2_STATUS__c0c_en_CTRL__auto_cts__disa1843k2ble 0
#define R_SERIAL3_TR_L2_READ__par_err____overrunFIG__bank_sel_SERIAL3_REC_CTRL__rec_bitnr
#define R_SERIAL3_REAodd 1
#define R_SERIAL2_efine R_SERIAL3_REA_BITNine R_SERIAL0_READ__cts_efine R_SERIAL3RL__rec_baud__c1843k2Hz 1_SERIAL3_TR_C1_STATUS__framing_err_READ__data_in__BITNR 0
#define R_SERIRIALfine R_SE__tr_par_en__WIDTH 1
#define_par_err__noine R_SEerr__WIDTH 1
#define RAL1_STATUS__tr_re#define R_SERIAL3_TR_CTRL efine R_SERIno 0
#define R_SEAL0_SIAL3_READ__framing_err__WIDTH 1
#define Refine R_SREAD__framing_err__no 0
#define R_SERIAefine R_Sframing_err__yes 1
#define R_SERIAL3_RE___WIDTH 1
#define R_STNR 2
#define R_#define R_SERIAL0_BAUIIAL3_READ__framing_err__WIDTH 1
#define Re R_SERIALEAD__framing_err__no 0
#define R_SERIAefine R_SEng_err__no 0
#define R_SERIAL__inIAL2_REC_CTRL__ine R_SERIAL0_READ__cine R_DRAM_CONFIEAD__data_in__BITNR 0
#define R_SERIAL2_REL3_STATUS__xoff_detect__BITNR 7
#dIAL2_RE3ERIAL2_STATUS__cts___aL3_STATUS__xo5
#define R_SERr__WIDTH 1
#define R_EC_CTRL__rec_sticefine R_SERIARIAL2_STATUS__cts___aTATUAL3_STATUS__cts___inactive 1
#denable__BIdefine R_3_STATUS__xoff_detect__WIDTH 1
#de_y_stick_par__stick 1L3_STATUS__xoff_STATUS__xoff_dne R_SERIAL3_STATUS__xoff_detect__xoL3ming_err__no 0
#definTUS__tr_ready__BIT11
#define R_SERIALine R_SERIAL3RL__rec_parable 1
#define R_SERIAL3_TR_CERIAL3_r__tr_7bit 1

#deSERIAL3_STATUS__tr_ready__ready 1
#defe R_SERIAL3_STATUS__tr_ready__BITNR 5
#dedefine R_SERIS__rxd__BIine R_SERIAL3_CTRL___CTRL__rec_paRT_PA_DIR__dir0__inHz 12
#define TUS__ne R_SERIAL3_STATUS__xoff_detect__xoTRL__reL3_STATUS__xoff_detect__BITNR 7
#dTRL__reRIAL2_TR_C_tr_ready__WIDTH 1
#defiH 1
#define R_SERIAL3_Citnr__tr_7bit 1

#defidefine R_S__cts___inactive 1
#ddefine R_SERIAL3_e R_SERIAL3_STATUS__tr_ready__BITNR 5
#deAL3_STATU3_STATUS__xoff_detect__WIDTH 1
#deL3_STATUS__overrun__BITNR a_out__BITfine R_SERIAL3_ne R_SERIAL3_STATUS__xoff_detect__xor_err__L3_STATUS__xoff_detect__BITNR 7
#dr_err____data_avail__BITe R_SERIAL0_READ__dR_SERIAL2_XOFr__tr_8bit 0
#define R_efine R_SERIAL2_C000068)
#define R_SERIA_STATUS__xoff_de R_SERIAL3_STATUS__tr_ready__BITNR 5
#de2_CTRL__tRIAL3_STATUS__tr_ready__WIDTH 1
#deAL3_READ__overrun_tr_8bit 0
#define14
#define R_SEne R_SERIAL3_STATUS__xoff_detect__xoine R_SEEAD__framing_err__no 0
#define R_Str_parpling__middle 0
US__rxd__ 14
#defineefine R_SERIAL1_TR_CTRL__stop_a7__extdma1 ne R_SEts__B__BITNR 1AL0_READ__data_in__BITNRe R_e R_SERIAL3_STATUS__tr_ready__BITNR 5
#dec_baud__c3_STATUS__xoff_detect__WIDTH 1
#de R_SERIAL3_TR_CHz 4
#define R_SE4
#F__auto_xec_bau__par_err__WIDTH 1
#define R_SERIAL3_ne R_S__par_err__no 0
#define R_SERIAL3_Sne R_SESERIAL3_BAUD__tr_baud__cFF__auto_xas__WIDTH 1
#define R_SERIALtr_baud_0005M_CONFIG__ban_char__WIDTECAST_UDWORD 0xb000005c)
#de R_SERIAL3_STATUS__tr_ready__BITNR 5
#dez 11
#define R_SERIALS__rxd__WIDTH 1
#definaud__c460k8Hz 11
#dfine R_SERIAL2_CTRL__tne R_TIM#defD__data_in__BITNR 0
#define R_SERaud__c4x_stop__WIDTH 1
#define R_SERIAL3_aud__c42
#deLdefin__fraRAC_SE1__seser3_tr__ar_en__BITNR HARED_RAM_CONFISERIAL3_24
#define R_ALTnITNR 1
#definITNR 24
#define R_ALT_SEn__BITNR 0
#define R_SERIAL3_REC_DATA__dat__data_avail__yes 1
#f_detect__WIDTH 1
#debit 0
#define R_SERIAL2_TR_#define R_SERIAL1ITNR 2n 2
#define R_ALT_SER_BAUDRATE__ser3_ser3_trEAD__framing_err__no 0
#define R_CTRL__trne R_ALT_SdefiSET__di3_rec__normal  1
#define R_SERIALe R_SERIAL2_TR_C__tr_bane R_SHARET_SER_BAUDRATE__se2__tr_par__BR_GEN_CO_STATUS__framing_err__no 0
#define R_SERIAL3data_avail__BITNR 8ne R_SERIAL0_READ__da_stop__enable 0
#define defiDTH 1
#dLT_SER_BA_BAUDn 2
#define R_ALT_SER_BAUDRATE__ser3 registALT_SER_BAUDRATE__ser2_tr__WIDTH 2 regist_par__normal ITNR 24
#define R_ALT2_0000078)
#define__active 0
#define r2_rec__prescale BAUDCONFIG__sh1__WIDTHITNR 24
#define e R_SERIAL3_STATUS__tr_ready__BITNR 5
#deing_err__no 0
#define R_SE__tr_baud__c38k4HR_SERIAL0_TR_CTRIAL3_READ__tr_readyine R_DRAM_CONF_tx_stop__BITNR 9
#define R_SERIAL3_X 0
#dex_stop__WIDTH 1
#define R_SERIAL3_Xnactive_SER_BAUDRATE__ser2_tr_CONFIG__sh1_ERIAL3_CTRL__tr_par_en_WIDTH 1
#defne R_ALT_SER_BAtir5__ITNR 24
#define R_ALTr2_tr__tr__exe R_SERIAL3_STATUS__tr_ready__BITNR 5
#dee R_SERIAL3_STAfine R_SERIAL2_TR_C2IAL2_BAUD__tr_baud__reserveD__fra_tr_baud__c230k4H_ALT_ R_SERIAL2_READ_fine R_SERIAL3_READ__overrefine R_ALT_SER_BA_BAUDRTNR 9
#define R_SERIAL1_CTAUDRATE__ser1_rec__tdefine R_SERIAL2_STATUS_rxdAUDRATE__ser1_rec__tR_SERIAL3_CTRL__sdefine R_SERdefine R_AL1
#define R_SERIAL3_READ__framinfine R_ALT02_tr__prescalL__tE__ser2_rec__prescale 1
#define RR_SERIAL3_TR_DATA (IO_TYPECAST_BRATE__ser0_tr__prescale E__ser2_rec__timer 3
#define R_ser0_tr__pD__data_avail__BITNR 8
#define er0_rec__BAUDER_BAUDRATE1
#define R_ALT_SER_BAUDRATE__ser0_trD__tr_ready__fulyes 1
#define R__ser0_rec__W_prescale 1
#define R_ALT_SER_BAUDRATE__ser0_rec__BIne R_SERIAL3_READ__data_in__WIDT_ser0_rec__WRATE__ser2_t1
#define R_ALT_SER_BAUDRATE__ser0_trrec__extern 2
#define3_CTRL__ R_SDTH 1
#define R_PORT_P_#define R_ALT_SER_BAUDRATE__ser0_refine R_SERIAL3_STATUS__xoff_deinterfIDTH 2
#define R_ALT_SER_BAUDRATE__ser0_rec__overrun__BITNR AL0_TR_CTRL___SERIAL1_CTRL__tr#define NETWORK_SD__c_ma00_low__WIDTH
#define R_SERIAL3_STATUS__ctsow__BITNR 16
#1efinxb000007c)NETWORK_SA_1_BITNR 22
#d__tr_par__B#define R_DRITNR 24
#define R#define R_SE_sampling__middle 0
#dRATE__ser0_tine R_SERIAL3_STATUS__tr_reaDTH  1
#define R_1
#define R_ALT_SER_BAUDRATE__ser0fine R_BUS_STATUS8_TIMING__rh___BITNR RIAL3_STATUS__overrun__BITNR 3
#RATE__ser0_tR_SERIAL3_STATUS__overrun__BITTNR 1G
#defgainterf1
#define R_ALT_SER_BAUDRATE__ser0_A_1__ma0_high__WIDTH 16

#define R_NETW_s08c230k4Hz 10
#_BITNR 16
#define R_NETWORK__STATUS__par_err__BITNR 2
#de__ga_high__BITGAIDTH 32

#define R_NETWORK_GA_1 (I_REC_CTRL__rec_parec_par_en__fine R_DRAM_CONFIG1ga_lo_rq_ud__c38k4Hz 7
#defin_BITNRATUS__framing_err__BITNR 1
#deITNR 1C_CTRne R_PORTWORK_REC__BITNR 0
#define R_BUS_S_TYPECAST_UDWORD 0xb0000090)
#define R_N_STATUS__overrun__BITNR fine R_SERfine R_ALTRIAL3_STATUS__data_avail__BITNuplex 8
#define R1
#define R_ALT_SER_BAUDRATE__setop_bits__BITNR 4
#define 2)
#dWORK_REC_COdFIG_ga_high__BITWORK_REC_CONFIG___duplex_fine R_SERIAL3_REC_DATA (IO_TYex__half 0
#define IAL2_TR_CTRL__ex__half 0
#define R_TYPECAST_UDWORD 0xb0000090)
#define R_NERIAL0_TR_CTRL__tr_enable__enableLfine R_ALTTYPECAST_UDWORD 0xb000007c)
#dcAL2_Xcarff 1
#def
#define R_ALT_SER_BAUDRATE__see R_SERIAL0_TR_CTRL__auto_ctsREC_CT1__WIDTT_SEsx__half 0
#define Rbad_c__BIoversize_OFF__tx_stop__stop 1
#define R_SERIAc__WIDTH 1
#dUS__cts___BITN_WIDTH 1
#define R_NETWORK_REC_CONFIG__bad_crc__receive 1
#de R_SERIAL3_TR_CIAL3_TR_CTRL__stopfine R_ALT_auto_xoff__enable 1
#define e 0
#defndersizeIDTH 32

#define R_NETWORK_GA_1 (
#define R_SERIAL3_TR_Cn 0
#deK_REC_CONFIG__undIG__bad_crc__WIDTH 1
#define R_NREC_Cfine R_ALT_SER_BAUDRATE__ser3l_rooL0_READ__xoff_K_REC_CONFIGine R_NETWK_REC_CONFIG_TYPECAST_UDWORD 0xb0000090)
#define R_N__tr_par__odd 1
#define R_SERIAL0_fine R_ALTscale 1
#define R_ALT_SER_BAUD#define R_DR_BITR 7
#define R_NETWORK_REC_CONFIG
#define R_SERIA_REC_DATA__datWIDTH 3
r_broadcaNETWORK_REC_CONFst__burst3#define R_DTE__ser3_rec__WIDTH 2
#definene R_NETWORK_REC_COREC_CONFIG__undersize__BITNR K_REC_TYPECAST_UDWORD 0xb0000090)
#define R_NER_BAUDRATE__ser1_rec__prescale 1
#define R__ALT_SER_BAUDRATE__ser3_rec__ersize__receiveroR 7
#define R_NETWORK_REC_CONFIG0
#define R_ALT_SER_BAUDfine R_WAIITNR 1
#definece automatically gex__half 0
#definel 0
#define R_ALT_SER_BAUDRATDTH 1
#dividuaAL2_C__WIDTH 1
#_CONFIG__i_lock_tm__BITIDTH 1
#define R_NETWORK_REC_CONFIG__broadR 7
#define R_NETWORK_REC_CONFIG__ser0_rec2_rec__BITNR 16
#define R_ALTTWORK_REC_CONFIG_R 7
#define R_NETWORK_REC_CONFIGAD__xoff_detect__no_xofffine RRIAL3_BAUD__tr_bauK_REC_CONsters
!*/
 R_NETWORK_REC_COT_SER_BAUDRATE__ser2_rec__extRL__clkselrec__time_NETWORK_REC_CONsterDTH 2
#define IG__all_roots__discard 0
#define R_NETWOR_exter_ser2_rec__prescale 1
#define R__rec__#define R_SERIAL0_REC_CTR3_
#defi R_NETWORENIDTH 32

#define R_NETWORK_GA_1 (EXT_DMA_0_CMD__apol__define R_t__BITNR 23
#defiud__c2400Hz 3
#d9 1
#define R__BITNR _tr__timer 3
#define R_ALT_SENFIG__loop9
#dud__cine R_NETORK_REC_FIG__frameRIAL3_TR
#define R_NETWORK_REC_CONFIG__undersize__WIDT 0
#define R_SE
#define R_SHARED_R_CTRL__rec_baud__c1843k2Hzz 5
#dCAST_UDWORD 0xb0000fine R_NUDRATE__ser1_rec__extern 2
#define R_ALT_S_ALT_S__v__txd__WI__active 1_SERIAL3_REC_CTRL__rec_bitnrTH 1
#define R_NETWORK1
#define R_SERIAL1_READdefine R_NETWOR
#define 3_STATUS__xoff_detect__WIDTH 1
#define 1
#define R_SERIAL3_READ__framing_err_output 1
#dehERIAL3_CTIAL0_CTRL__re 1
#_CTRL__rec_baud R_NETWOR_half 0
#EN_CONFe 0
#define R_SGEN_CONFIG__phy__tr__timer 3
#define R_ALT_SER_BAUDRTH 1
#define TNR 0
#define R_ALT_SER_BAUDRATER_SERIA__active 1
# R_NETWORR_NETWORK_GEN_CONFIG__phy__mii_clk 1
#def_CTRL__tr_ORK_GEN_CONFIG__phy__mii_err 2
#defineine R_ALT_SER_BAUDRATE__ser1_tr__WITH 1
#define ne R_SERIAL3_READ__data_in__WIDTH 8

#NR 1_WIDTH 1
#define RR_NETWORK_GEN_CONFIG__phy__mii_clk 1
#defne R_Sf__WIRK_GEN_CONFIG__phy__mii_err 2
#defineIAL3_STATUS__cts___inactive 1
#d R_TH 1
#define R_SERIAL3_STATUS__xoff_detect__RIAL3_TR_CSYNCeR_NETWORK_GEN_CONFIG__phy__mii_clk 1_SERIAL3_RK_GEN_CONFIG__phy__mii_err 2
#dCTRL__rts___BITNR 5
#dTUS__tr_readEAD (IO_TY#define R_SERIAL3_STATUS__cts___acti_broadcasdelayTWORsize__discard 0
#define R_RL__cancel_delayrrod__c1843k2Hz 13
#defiK_TR_CTRL____d2us 1
#define R_NETWine R_SERIALTH 1
#defiine R_SERIAL3_STATUS__tr_ready__fucancir3_ R_D
#de_NETWORK_GEN_CONFIG__phy__mii_clk 1
#__BITNfine R_NETWORK_TR_CTRL__canceing__middle 0
#dine R_NETW (IO_TYPECATH 1
#defiR_SERIAL3_STATUS__overrun__BITNR 3
# 0
#define R_SENEne R_NETWORK_TR_CTRL__cd__WIDTH 1
#def_WIDTH 1
#define R_NETWORK_TR_CTRL__canceCTi 0
#d_BITNR 1
#define RGEN_CONFIG__phy__ORK_GA_1__ga_high__WIDTH 32

#define R_SK_TR_CTRL__ne R_NETWORK_TR_CTRL__cd__WIDTH 1
#dORK_GA_1WIDTH 1
#define R_NETWORK_TR_CTRLR_SERIAL1_STATUS__framing_err__yeR_NETWORK_ATUS__framing_err__BITNR 1
#define R_cd__enable 0
#de R_SERItry#define R_POR
#define R_NETWORK_TR_CTRL__retry__BITNR 2
#define R_NETIAL3_STATUS__3
#define R_ALT_SER_BA_TR_CTRLRIAL3_STATUS__data_avail__BITNR 0
#dTRL__d__BIxoff 0_NETWORK_GEN_CONFIG__phy__mii_clk 1ec_8bit WIDTH 1
#define R_NETWORK_TR_CTRLine R_NETWORK_TR_CTRLine R_SERIALR_NETWORK_Tine R_SERIAL3_REC_DATA (IO_TYPECASTy__WIDTH 1
#defiMAL3_REC_DATA NETWORK_MGM
#define R_SERIWIDTH 1
#define R_NETWORK_TR_CTRL__canceIAL2_STATUS__par_err_RIAL3_XOFF__au_TR_CTRLTYPECAST_UDWORD 0xb000007c)
#define _NETWORK_TR_CTR1

#define R_NETWORK_MGM_CTRL (IO_TY00084)
#dRK_GEN_CONFIG__phy__mii_err 2
#dto_cts__BITNR 1H 1
#define R_SERIK_REC_CONFIH 1
#define R_NETWO0
#define R_SERI_NETWORK_TR_CTRL_BITNR 3
#d__mdoe__CTRL__retry__WIDTH 1ETWORK_MGM_CTRL__txer_pin__WIDTH 1
#definauto_xoff__enabl 0
#define R_SERIAL_TR_CTRL_auto_xoff__enable 1
#define R_SERIt 0
#deaITNR 16TRL__retry__disable 1
#define R_NETWOne R_SEMGM_CTRL__mdoe__WIDTH 1
#define Rdefine _BITNR 0
#define R_BUS_STAfine R_NETfine R_ALT_SER_BAUDRATE__ser3_tr__BFIG__ma0__WIDTH 1_low__BITNR 16__run_xd_pits___samplingETWORK_MGM_CTRL__txer_pin__WIDTH 1
#definTWORK_REC_CONITNR 24
#define R_ALT_SH 1
#descale 1
#define R_ALT_SER_BAUDRATE___underrun__WIy__BITNR 5
#define R_NETWORK_TR_CTRL_R_CTRL__tRK_GEN_CONFIG__phy__mii_err 2
#dT_SER_BAUD2
#define R_DRAM_nderruSTAT__excxTE__ser3_rec__WIDTH 2
#define R_ALTDMA_0mdine R_GEN__cA_1_CMD__apol__WIDTH 1__underrun__WIETWORK_MGM_CTRL__txer_pin__WIDTH 1
#definsni 0
#dCTRL__retry__WIDTH 1
#define R_NETW_ALT_SER_BAUDRATE__ser3_rec__timer OUNTSERIAcC__i21

#define R_NETWORK_MGM_CTRL (IO_TYIAL1_CTRl__yes 1
#define R_NETWORK_STAT___ser2_rec__prescale 1
#define R_ALCCOUNTERSl 0
#define R_ALT_SER_BAUDRATE__serR_NETWETWOROUNTER#defitatus__WIDTH 16

#de R_REC_COUNDWORD 0xb00000a4)
#define R_REC_COUNTERS__cDTH 1
#define R_NETWsni 0
#dmii_reqefine R_2_rec__BITNR 16
#define R_ALT_SER_But 0
#dea 1
#de1

#define R_NETWORK_MGM_CTRL (IO_TY registerRK_GEN_CONFIG__phy__mii_err 2
#d 1
#define R_ALTR_CT_tr__exter_rectatus__WIT_SER_BAUDRATE__ser2_rec__extern 2
US__cts___fine R_EXT_DMNETWCOUNTERS_er3__BI_tr_8bit 8ETWORK_STAT__underrun__yes 1
#define R_NETW#defineC_CTRL_EN_CONne R_NETWORK_TR_CTRL__cRK_GEN_CONFIG__loopback__BITNive 0
US__cts___WIDTHK_MGM_CTRL__mdoe__BITNR 1
#define R_Nnactive R_TR_COUNTERS__late_col__BITNR 1UDRATE__ser2_tr__normaTNR 24
#defPHYUNTERS__tr__timer 3
#define R_ALT_SER_BAUD_PB_I2C_ine R_PHY_BITNR 2M_CONFIG__ban_PHY_COUNT_REC_scsWIDTH 1
#define R_NETWORK_TR_CTRL__cance__ser1_rec__DTH 1
#define VECTA__daSERIAL2_BAUD__tr_baud__reservescale 1S__par_err__Wefine R_BUST__snk23sel__EN_CONFIG__pano 0
#define R_NETWfine R_TIMER_CTRL__o 0
#define R_NETW1
#define R_TIMER_CTo 0
#define R_NETWHz 12
#define R_TIMER___WIDTH 4
#deBITNRAUDRATE__ser3_tr__WI_BAUD_RL__d__BITNR 0cally generatedL_DATA__per1sel__BITNR omatically generatedR0_CTRL_DATA_CTRL_De R_EXT_DMA_0_CMR_PAR0_CTRL_DATA__BITN8__tr_baud__c300Hz 0
#_CTRL_DATA_BIT__disatomatically generatedL_DATA__oe__en8TH 8

#define R_ R_PAR0_CTRL_DATA__sdi8O_TYPECAST_RO_UDW R_PAR0_CTRL_DAT__seli_4800Hz 4
L3_READ__over#define R_PAR0_CTRc115H 1
#define R_PAR0_CTRL_DATA__sel7__active 1
#define R_VECT_MASK_RD__dma7__in
!* Thi0 file was automatically gene6__BITNR 22sic/bin/reg_macro_ged by from tWIDTHissic/bin/reg_macro_gen
!* from/* by /n/trax_ng_regs.rd'.
!* Editing wated by /n/a`/n/asic/projects/etrax_ng/d5 thesic/btrax_ng_regs.rd'.
!* Editing 5c/work/etrax_ng_regs.rd'. by Editing 5ithin this file is thus not recommende5,
!* make the changes in `/n/asic/projec4s/etrax_nTYPECAST_UDWORD 0xb0w__BIT) filetead.
!*/


/*
!* Bus interface con4ithin this file is thus not recommende4,
!* make the changes in `/n/asic/projec3s/etrax_19was aWAITSTATES__pcs4_7_ew__WIDtead.
!*/


/*
!* Bus interface con3ithin this file is thus not recommende3,
!* make the changes in `/n/asic/projec2ork/ 2
#d8 2w__Wle was aR_WAITSTATES__p0_tead.
!*/


/*
!* Bus interface con2ithin this file is thus not recommende2,
!* make the changes in `/n/asic/projec10_3_zw__W7lw the fil16 2
#define R_WAITSTtead.
!*/


/*
!* Bus interface con1ithin this file is thus not recommende1,
!* make the changes in `/n/asic/projec00_3_zw__W6am_7_lww__WIDTH 2
#define R_WAItead.
!*/


/*
!* Bus interface con0ithin this file is thus not recommende0,
!* make the changes in `/n/asic/proext_WAITSTATES__p3ash_zew__WIDTHH 4
#define R_WAITSTEtead.
!*/


/*
!* Bus interface  R_WAITSTAhin this file is thus not recomme R_WAITSTATTSTATESfl_zw__WIDTH 2
#define R_WAITSTATEWAITSTATES `e the chprojects.
!*/


NR 0
#_3_lNR 0
#_ew__WIDTH4 2
#define R_WAITSTATE_WAITSTATESsramCAST_work/04)
#define_CONFIG__s!* make the changes in `/n/asic/propa0_3_zw__Wtrax_ng_regs.rd'.
!* Editi_sratead.
!*/


/*
!* Bus interface _srahin this file is thus not recomme_sram_type__WIDTH 1
#define R_BUS_CONFIirq_intnr0_3_zw__Wma_burst 9
#defis file was aBUSONFIG_tead.
!*/


/*
!* Bus interface _BUS_CONFIGhin this file is thus not recomme_BUS_CONFIG!* make the changes in `/n/asic/prosws/etrax_ndefine R_WAITSTATES__p4_7G__stead.
!*/


/*
!* Bus interface G__shin this file is thus not recommeG__s_pcs4_wrurst16 1
#define R_BUS_CONFIerials/etrax_0_3_zw__W7_wr__ext 1
#define R_BUS__sr__pcs4_NFIGnorm 0#define R_BUe R_BUSNFIG__sr__pcs3cs0_3TH 2
#define R_e R_BUSBUS_CONFIG__pcs0_3_wr__WIDTH 1
#definmps/etrax_am_wNR 9
#define R_BUS_CR_S_CONF_CONFIG__pcs0_3_wr__norm 0
#defin_CONF_CONFIG__sram_wr__BITNR 5
#define _CONF!* make the changes in `/n/asic/pronetteads/etrax___BIT7_lw__B__pcs0_3_wr__e_CONFIGNFIG__pcs4_7_wr__norm 0
#define R_ONFIG__flhin this file is thus not recommeONFIG__flBUS_CONFIG__pcs0_3_wr__WIDTH 1
#deficsiTSTATES__5 1
#define R_BUS_CONFIGCONFIG__pFIG__pcs4_cs0_3_wr__norm 0
#definR_BUS__CONFIG__sram_wr__BITNR 5
#define R_BUS_m_typeurst16 1
#define R_BUS_CONFIGG_rw16 bw__bw32 1
#define R_BUS_CONFIGIG__sre__BIT3_bw__bwe_norm 0
#definS_CON__srFIG__burst__burhe fil8#define R_BUS__srs0_3_bWIDTH 1
#define R_BUS_CONFIG_FIG__AITSTATE4bw__WIDTH 1
#define R_BUS_CONFsrs0_3_bw_160
#define R_BUS_CONONFIG____sram_type__BITNR 9
#define R_BUS_CGT_UDWOam_wram_bw__WIDTH 1
#define R_BUS_CONFe__BIT_3_bw__bw32 1
#define R_BUS_C_UDWORsram_wbw__bw16 0
#define R_BUS_CONF__sram_type__BITNR 9
#define R_BUS_CUS (IO!* make the changes in `/n/asic/proatlash_bwtybw__bw32 1
#define R_BUS_C 30
#define R_WAITSTATES__pcs4_7_zw__s0_3_hin this file is thus not recommes0_3_!* make the changes in `/n/asic/promiofine R_BUS_C_lw_UTES_ll_lock_tm__WBITNRtead.
!*/


/*
!* Bus interface BITNRhin this file is thus not recommeBITNR!* make the changes in `/n/asic/protime__sram_wbww__WID1
#define R_BUS_C_WA7_wr__extead.
!*/


/*
!* Bus interface 7_wr__exhin this file is thus not recommene was a_faults__BITNRboth_faults__yes1
#define _sram_bw_

#define R_BUS_CONFIG (IO___disaben___disabsen_m_bw__WIDTH 1
#define R__sram_type__BITNR 9
#define R_BUS_Coot__uncNFIG_NR 0
#NFIG__pcs0_3_wr__WIDTH 1
mi
#define Rh_faults__BITNRbt__seS_CONFIGfine R_B_wr__norm 0
#definS_CONFINFIGcs0_3_bhe fil3#define R_BUS_CONFIGNFIGBUS_CONFIG__pcs0_3_wr__WIDTH 1
#defiomes/etrax_both_faults__BITNRNR 0
3_bw__bw37_bw__bw16 0
#define R_BUS_CONFIG__bw3h 0
#define 0
#define R_BUS_CONFIG__bw3!* make thesic/bin/reg_macro_genCLRfine_AITSTATES__pcs4_7_zw wasd8)ne Rs file was aDRAM_TIM__usb_faults__both_faults__BITNR_booblhis filetead.
!*/


/*
!* Bus interfable 0
#declram__enableING__refw__WIDTH 4)
#denopne R_BUS_STATUS__flashwable dma9s/etrax_n__bw32 1
#define R_BUS2us0008)
#d__sdram__enableMING__ref__WIDTH 2
#defiDRAM_TIMING__ref__e8700n1
#define R_BDRAM_TIMING__ref__e8700ne51
#defin8s/etrax_nbw__bw32 1
#define R_Bs0_3_wr__ex_TIMING__rp__BITNR 18700nspcs0_3_wr_8_TIMING__ref__e8700ndisaableR_BUS_ST8M_TIMING__ref__e8pw__WIDTH 2
#define7s/etrax_nATUS__bsen___BITNR 3
#dING__ref__eIMING__rs__BITNR 10
#define R_DRAM_7IMING__rs__WIDTH 2
#define R_DRAM_TI7ING__rh__BITNR 8
#define R_DRAM_TIMIms/etrax_n

#define R_BUS_CONFIGt1
#define ITNR 7
#define R_DRAM_TIMING__w__WID6IMING__rs__WIDTH 2
#define R_DRAM_TI6ING__rh__BITNR 8
#define R_DRAM_TIMICONFIG (IOg/donstead.
!*/


/*
!_ref__ecz_BITNR 7
#define R_DRAM_TIMING__w__WID5IMING__rs__WIDTH 2
#define R_DRAM_TI5ING__rh__BITNR 8
#define R_DRAM_TIMI
#define R_WAITSTATES__pw16 _WID0000008)
#dITNR 7
#define R_DRAM_TIMING__w__WID4IMING__rs__WIDTH 2
#define R_DRAM_TI4ING__rh__BITNR 8
#define R_DRAM_TIMIbsen___BITNR 3
#defiWAITSTATES____ref__esdrITNR 7
#define R_DRAM_TIMING__w__WID3IMING__rs__WIDTH 2
#define R_DRAM_TI3ING__rh__BITNR 8
#define R_DRAM_TIMIsh_bwUS__bsen___BITNR 3
#defiITSne RS__enabITNR 7
#define R_DRAM_TIMING__w__WID2IMING__rs__WIDTH 2
#define R_DRAM_TI2ING__rh__BITNR 8
#define R_DRAM_TIMITSTATES__pcsm_wr__ext 1
#define  was a R_SDRIMING__rs__BITNR 10
#define R_DRAM_1IMING__rs__WIDTH 2
#define R_DRAM_TI1ING__rh__BITNR 8
#define R_DRAM_TIMI_sram_type__BIText 1
#define R_B R_SDRAM_TIMING__ref__e6500ns 2
#define R_SDRAM0IMING__rs__WIDTH 2
#define R_DRAM_TI0ING__rh__BITNR 8
#define R_DRAM_Tefine R_SDRAMNR 0
#defi1
#define R_BUS_ R_SDRA__cz__WI_DRAM_TIMING__ref__e8700ns 2
#defxt 1
#define R_BIMING__ref__disable 3
#deefine R_SDlk100w__WIDTH 2
#define R_M_TIMING__clR 9
#define
#define R_BUS_CONFIG_st16 1
#define0__on1
#define R_BM_TIMING__clk10define ING_ddr__off0008)
#defineM_TIMING_NG__clk10m_DRAM_TIMING__rp__BITNR 12
#def__sra_3_bw__bwcwhis file was aBUS_cmd__Wd__DRAM_TIMING__ref__e8700ns 2
#def__sd 0
#define R_SDRAM_TIMING__ps__mrs 1
#define R_SDRAM_TIMING12
#def R_BUS_CONFIG__burst__burst__b161
#definpdeNR 1
#define R_BUS_CIMING__ref__e8700ns 2
#def_BUS_CONFIG 0
#define R_SDRAM_TIMING__ps__R_SDRAM_TIMING__rc__WIDTH 2
#define12
#defNFIG__pcs4_e R_Bexefine R_DRAAM_TNG__clk1DRAM_TIMING__rc__BITNR 6
#define FIG_ 0
#define R_SDRAM_TIMING__ps__FIG_#define R4)
#define RM_TIMING__cine R_BUS_CONFIG__pcam_wr__B#defineine R_SDRAM_Tcd the fileps__off 0
#define R_SDRR_BUS_COd__bsen___BITNR 3
#deM_TIMING__M_TIMIN_cl__BITNR 0
#define R_SDRAM_TIM_CONFIG__sraamTH 2
#define R_SDRA_TIMING_CONCAST_UDWORD 0xb000000c)
#define R__CONFNFIG__wmm1__BITNR 31
#define R_D_CONFp__BITNR 4
#define R_SDRAM_TIMIUS_CONFIG_define R_B#define R_SDRAM_BNFIG_NFIG_wmm0DRAM_TIMING__rc__BITNR 6
#define S_CONFIG_ 0
#define R_SDRAM_TIMING__ps__S_CONFIG__cl__BITNR 0
#define R_SDRAM_TIMcw__WID_3_bw__bw32 1
#define R_BUS 24)
#defineCAST_UDWORD 0xb000000c)
#define R_cw__WINFIG__wmm1__BITNR 31
#define R_D_pcs4_7wmm1__BITNR 31
#define R_Dcmd__We R_BUS_ST_bw__bw32 1
#define R_BUS_CON__w_f_bw16 0
#define R_DRAM_CONFIGd__mr__sr_ps__off 0
#define R_SDRAM__WIDno__srRAM_CONFIG_G__srahne R_SDRAdefine Rash_bw__bw32 1
#define R_BUS_COs file was aDRAM_CONFIG
#define 2R_BUS_STATUS__en_cmd__BITNR 9
#define R_SDRAM_TIMINFIG__e__WIDbw16 0
#define R_R_DRAM_CONFIM_CONFIG__group_ 1
#defin2s file was0__wmm 1bw__bw16 0
#define R_BUS_C_CONFIGgrou R_DRAM_CONFIG__group_c__byt 0
#defe R_o1
#define R_BR_DRAM_CONFIGgr#define R_BUS_Cs__BITNR 4
#definel__grp1 1
p_selH 1
#def5oup_sel__grp1 1
#de R_SDRAM_TIMING__rc__BITNR 6
bsen___BITNR 3
#deNR 4
#define R_SDRAM_TIMI_disable 1
#define__BITNR 0
#defiuAM_CONFbiAM_CONFIG__group_sel__bit10 10
#dBITNR 0
#define R_SDRAM_TIMING__ps____group_sel__bit14 14
#define12
#defM_CONFIG__group_sel_#defineefine R_B1
#define R_DAM_CONFIG__group_sel__bit10 10
#dUS_STATU 0
#define R_SDRAM_TIMING__ps__US_STATUONFIG__g_group_set15 1oup_sel__bit10S__boot_w__WIDTDRAM_CONFIG__gro__gro9 19s0_31
#define R_M_CONFIG__gro7 17AM_CONFIG__RAM_CONFIG_grp0fine R_DRAM_CONFIbit21 21mm0m_bw__WIDTH 1
#definR_DRAM_CONFIGD 0xb000000c_BUS_STATUS__boot_RAM_CONFine R_DRAM_CONFIG__group_sh1e R_DRNFIGl__bit24 24
#define R_DRA1
#def3NFIG_cl__BITNR 0
#define R_SDRAM_TIM__bw32 1
#define R_BTATUS__flashw2H 4
#definCAST_UDWORD 0xb000000c)
#define R___bw3
#deffastfine R_DRAM_CONFIG__gro__bw3SDRAM_sic/bin/reg_macrREADNG__sdraa R_BIROt16 1
#define R_BcIMING__w__BI1__BI_CONne R_DRAM_CONFIG____ca1__WIDTH R_BUS_STATUtead.
!*/


/*
!* Bus iR_BUS_STATUhin this file is thus noR_BUS_STATU!* make the changes in `/nR_BUS_1 11
#define R_DRAM_CONFIG__grFIG__e__edba_sel__grp1 1
#define bank23ses0_3_w__group_sel__bit10 10
#dit9 9
s0_3_wroup_sankAM_CONFIG__group_sG__group_sel__BI_BITNR 8
#deG__ps__B__gro1 11
#t9 9
#defineIG__gr9  20
#e was a83sel__bit9 9
#defineIG__gro0 1norm 8__bank23sel__bit9 9
#defineIG__gro1 1ING__hsel__bit11 11
#defineM_CONFIG__gr12 12
#define R_DRAM_CONFIG__ban723sel__bit13 13
#define R_DRAM_CONFr,
!* make the changes in `/nDRAM_CONFine R_DRAM_TIMING__c__BITNR14 14
#defin12 12
#define R_DRAM_CONFIG__banwithin this file is thus no_CONFIG__group_sel__bit21nk23sel__bit9 9
#definz__BITNR 4
#define R_DRAM_T_bit2s0_3_wr12 12
#define R_DRAM_CONFIG__banfiguration registerFIG_/

#4 14
#defineRAM_CONFIG__bank23sel__bit21 21
#deefine R_DRAM_TIMING__cw__WIsel__bit11 112 12
#define R_DRAM_CONFIG__ban__pcs0_3_wr__ext 1
#defiS__6 t27 27
#deRAM_CONFIG__bank23sel__bit21 21
#desdram__WIDTH 1
#define R_SD
#define R_2DRAM_CONFIG__bank23sel__bit16 16
_wr__ext 1
#define R_BUWAI 24
#define RAM_CONFIG__bank23sel__bit21 21
#deM_TIMING__mrs_data__WIDTH 1el__bit9 9
#12 12
#define R_DRAM_CONFIG__ban_TIMING__reext 1
#define R_ONFIG__bank2RAM_CONFIG__bank23sel__bit21 21
#deRAM_TIMING__ref__e13us 1
#d_DRAM_1M_CON12 12
#define R_DRAM_CONFIG__banFIG__group_sel__enine Rnorm9 9
#de01selRAM_CONFIG__bank23sel__bit21 21
#deRAM_TIMING__ddr__WIDTH 1
#dgrp1 1
#defi12 12
#define R_DRAM_CONFIG__ban__sram_type__BITNR 9
#defint13 1R_BUS_SRAM_CONFIG__bank23sel__bit21 21
_TIMING__clk100__WIDTH 1
#define RNFIG__baG__groupIG__bank23sel__bit9 9
#define_lw__BITNR 0
#ext 1
#define R_BUS_bit9 9
#deank01s4)
#define R23sel__bit9 9
#deank01sel__fine R_SDRAM_TIMING__ps__onefine R_DRAM_CON__pdH 4
#define 
#define R_DRAM_CONFIit18 18
#define R_DRAM_CONFIG__bONFIG__wmm1_3_bw__WIDTH 1
#define R_R_BUS_cmd__pre 3
#define R_SDRAM_TIG__bank01IG__bank23sel__bit9 9
#define8
#define R_SDRAM_T 1
#definCONFIG__baR_DRAM_CONFIG__ban22DTH 2
#define TNR 8
#define R_SDRAM_TIMING__pde23sel__bit9 9
#deIG__bank23sel__bit9 9
#definene R_BUS_CONFIG_WIDTH 2
he filsel____bank23sel__bit201sel__bit25 25
#define R_DRAM_CNG__rp__WIDTH 2
#define R_STNR 31
#deIG__bank23sel__bit9 9
#definecl__WIDTH 2

#define R_he fil__bit11 11sel__bit25 25
#de9 29 5
#define ING__cl__WIDTH 2

#define R_DR31
#definebit1zw__BITcR 30
#R 31
#definedefinR_BUS_CONFIG__sram1__wmmhe fildefine R_SDRA01sel__bit25 25
#de1
#define R_SDRM_CONFIG__wmm1__wmm 1
#defin_SDRAM_CONFIG__wmm1__norm 0
#define R_SDRAIG__wmm0__wmm 1
#de__BITNR 0

#define R_S01sel__bit25 25
#define R_DRAM_CFIG__wmm0__wmm 1
#define R_DRAM_0
#define R_SDRIG__bank23sel__bit9 9
#defineNG__rp__WIDT0
#define R_BUS_STATU
#define R_SDRAIG__wmm0__WIDTH 1
#define R_SDRAMefine R_DRAM_CONFIG__sh0__WIDFIG__e__edo 1
IG__wmm0__norm 0
#define R_SDR__w__bw32 1
_UDWORD 0xb000000ONFIG_3_bw1_IG__bank01sel__bit29 29

#define Rype1__BITNR 2w__bw32 1
#defi_CONFIG__typit18 18
#define R_DRAM_CONFIG__NFIG__group_sel__efine R_DRAdefine R_SDR_WIDst16 1
#define R_B_SDRAM_CONFIG_ash_bw__bw32 1
#define R_Bm 0
#define R_bw32 1
#define_SDRAM_CONFIG_3_bwIG__bank01sel__bit21 21
#define Rm0__wmm 1ram_bw__WIDTH 1
#define type0__ba__bank4 1
#defin0 9
#defdefine R__group_sel__WIDTH 5
#define  R_DRAM_CONFdefine R_SDRine R_DRAM_CONFIGype04define R_18 18
#define R_DRAM_CONF__bit23 23
#define R_DR 4
#d 0
#define e R_DRAM_CONFIG__groe R_SDRAM_e R_expired0008)
#define R_D_CONFIG__grm 0
#define R_SDRA R_DRAM_CONFIGl__bit12 12
#define R_DRAM_Csel__bit11 ine R_SDRAM_CONFIG__group_sel3 23
#define R_DRAMe 1
#defin_groCONFIG__group_st12 12
#define R_SDRAM_C R_DRAM_CONFIG__group_sel__bit1efine R_SDRAM_ine R_SDRAM_CONFIG__group_selM_CONFIG__group_sel__efine R_DRA 15
#define R_roup_sel__bit19 1t12 12
#define R_SDR#define R_DRAM_CONFIG__grot20 20
#group_M_CONFIG__group_sel__bit21p_sel__b 21
#define R_DR__bit9m 0
#define#defne R_B R_DRAM_CONFIG__group_seroup_sep_sel__bit23 23
#define R_DR#define R_ONFIG__c__fine R_DRAM_CONFIG__0xb0000008)
#define R_Ds__BI4#define R_IG__wmm0__WIDTH 1
#define R_SDRAMfine R_DRAM_CONFIG__group_seDRAM_CONFIG____wmm1__norm 0
#define R_SDRATES__pcs4_7_zw__BIT8_norm 0
#
#define R_Sa1__BITNefine Re R_DRAM_CONFIG__SETG__ca1__BITNR 16 1
#define R_B0
#defina#define R 1
#defiefine R_DRAM_CONFIG__bank23sel_
#def0 0
#defintead.
!*/


/*
!* Bus interf0 0
#definsetDRAM_COdefine R_BUS_Ct12 12
#defi_DRAM_CONFIG__bank25 15
#dtm__WIDTH _CONFIG__bank_sel1__bit9 13us DRAM_CONFIGkM_COank_sel1__WIDTH 5
#define R_IG__grouk01seR_SDRAIG__group_sel__bitR_SDRAM_CONFIG__bank_#define R_De R_SDRA1
#define R_DRAM_CONFIG__baDRAM__bank01sese__bit12 12
#definefine R_SDRA R_DRAM_WIDTH 5
#define R_SDRAM
#define R_SDref__e8h1
#define R_SDRAM_TIMe R_SDRA_CONFIG__bank23sel__bit15 1IMINGsel__bit20 k_sel1__bit14 14
#define R_SDRAM_CONNFIG__group_sel__bt14 14
#define R_SD1 11
#define R_DRAM_CONFwit11e R_SDRAine R_DRAM_TIMING__c__BITNR 6
#dG__bank01sek_sel1__bit14 14
#define R_SDRAM_CONH 4
#define R_SDRAM_CONFIG__bank_sel1z__WIdefine R_DRAM_CONFl1__bie R_SDRAz__BITNR 4
#define R_DRAM_TIMING3#define R_DRAMl1__bit14 14
#define R_SDRAM_CONNFIG__group_sel__bit19 19
fine R_SDRA 11
#define R_DRAM_CONFcR 22
e R_SDRAefine R_DRAM_TIMING__cw__WIDTH 2RAM_CONFIG_k_sel1__bit14 14
#define R_SDRAM_CON__bit15 15
#define R_SDRAMfine R_SDRAAM_CONFIG__group_sel__b R_SDRe R_SDRAM_CONFH 2
#define R_WAITSTATES__RAM_CONFIG_k_sel1__bit14 14
#define R_SDRAM_CON24 24
#define R_SDRAM_CONFIG__bank_seING_mrs_data_lw__WIDTH 4
#defe R_SDRAM_TIMING__mrs_data__WIDTH 15
#deflSDRADRAM_k_sel1__bit14 14
#define R_SDRAM_COND 0xb000000c)
#def__bit29 29
#define IMING__rp__BITNR 12
#defineefe R_SDRARAM_TIMING__ref__e13us 1
#definene R_SDRAM_k_sel1__bit14 14
#define R_SDRAM_CON_CONFIG__type0__bank4 1
#dfine R_SDRAel__grp1 1
#define R_M_CONFIGe R_SDRARAM_TIMING__ddr__WIDTH 1
#define_sel0__b16fine R_SDRAM_CONFIG__bank_sel1__bit18RAM_CONFIG__group_selsel0__bit15 15
#ddefine R_DRAM_CON#define R_SDR_SDRTIMING__clk100__WIDTH 1
#define R_SDRAfine R_SDRAM_COe R_SDRAM_CONFIG__bank_sel1__bit1RAM_CONFIGdefine R_SDRAM_CONFIG__bank_selw__WIDT_ps__off 0
#define R_SDRAMpsl1__bit1 R_SDfine R_SDRAM_TIMING__ps__on 1
#dRAM_CONFIG__g__bifine R_Sel0__bel__bit22 221 11
#define__bank_se18ONFIG__bank_sel1__bit15c__byte 0__wmm1__BITNR 31
#define R_NFIG__w___pre 3
#define R_SDRAM_TIMINGt27 2sel_e R_SDRAM_CONFIG__bank_sel1__bit17
#ddefine R_SDRAM_CONFIG__bank_selnop9
#define R_SDRAM_TIMI_CONF R_SDONFIG__bank01sel__bit26 26
#define RAM_CMA_0_CMDING__sdre R_SDRAM_CONFIG__bank_sel1__bit1ONFIG__bankdefine R_SDRAM_CONFIG__bank_selh__BITNR 8
#define R__bit15 15
#define R_SNG__rp__WIDTH 2
#define R_SDRAM_ne R_EX_ne R_SDRAM_CONFIG__bank_sel1__bit1 R_SDRfine R_SDRAM_CONFIG__bank_selSDRAM_T 0xb0000008)
#defineSDRl DMA rNG__cl__WIDTH 2

#define R_DRAM_CO5
#define R_XD__rqpoMA_0_CMD_TH 2
#define EXT 15
#deBUMA_0_CM_0_CMD_RAM_CONFIG__ca1__B__bit15 15
#wmmDRAM_CONF_CONFIG__25
#def_CONFIG__wmm1__wmm 1
#define R_DR 21
#definDMA_0_CMD__apol__BITNR 21
#define R_EXTMA_0_CMD__apol__WIDTH 1
#define 0__norm 2
#define R_DRAM_CONFIG R_SDRIG__wmm0__wmm 1
#define R_DRAM_CONFIst__b0008)
#dee R_SDRAM_CONFIG__bank_sel1__bit1CONFIG__flafine R_SDRAM_CONFIG__bank_selefine R_DRAM_CONAM_CONFIG__c__bank 25
#deefine R_DRAM_CONFIG__sh0__WIDTH 3
efine R_EXT_DMA_0_CMD__apol__BITNR 21
#define ank01sMA_0_CMD__apol__WIDTH 1
#define G__e__edo 1
#define R_DRAM_CONFI DMA rne R_BUS_ST_bw__bw32 1
#define R_21
#define  2FIG__bank_sel1__bit15 15
#define G__pcTH 1
#definithin Externaline R_Esel__grp1 1
#define R_M_CONFIG21
#definesh_bw__bw32 1
#define R_BUS_COR 21
#defineine R_EX__wid__dwordAM_CONFIG__caR_EXTRAM_CONFIG__bank_sel0__bit26 26
#16
#defG__group_sel__grp1 1
#defi 21
#define A_0_CMD__rrun__stadefine R_DRAIG__group_sel__WIDTH 5
#define R_DRASTATESRO_UDe R_EXT_DMA_0_w__WIDTH 4
#define E#define R_EXT_Dtrf_counburst16 1
H 4
#define __group_sel__bit9 9
#d16

#definpcs4_7_zw__BI1NR 30
#H 16

#definSDRAM_EXT_DMA_0_CMD__wid__WIDTH 2
#dne R_SDRAM_CONF_0_CMD__run__WID_EXT_l__bit12 12
#define R_DRAM_CONFIG_
#define MA_0_STAT__run__stop 0
#define R__SDRAMEXT_DMA_0_CMD__wid__WIDTH 2
#define R_DRAM_CONFIG__group_sel__SDRAMR_DRAM_CONFIG__group_sel__bit16 16
a__BIT1
#defiMA_0_STAT__run__stop 0
#define R_BITNR 2
#EXT_DMA_0_CMD__wid__WIDTH 2
#dne R_EXT_DMA_0_STAT__trf_co_CONFIG#define 1ne R_SDRAM_CONFIG__group_seG__grT_DMA_1_CMD___pcs4_7_zw__BI1el__bit28 6

#define 11sel____BITNR 16
#define R_EXT_DMXT5 25
#define R_DRAM_CONDMA_0_CMD__AM_CONp_sel__bit23 23
#define R_DRAM_C_DMA_1_CMDEXT_DMA_1_CM_CMD__run__sw__WIDT8
#_BITN#define R_EXT_Dun__s1
#define R_0_CMD__run__WIDTH 1
#dk_sel6 op 0
#fine R_DRAM_CONFIG__group_sel__bifine R_EXT_DMA_0_CMD__apol__BITNR 21
#define 8 28
#run__WIDTH 1
#dexb0000008)
#defA_0_CMD__ru#ithin ne R_Edefine R_DRA__WIDTH 1
#_EXTEOP#define R_SDRAM_CONFIG__ca1__3ITNR 13
#defi1_CMD____ch9_eoM_CONFIG__MING__mrs_dT_DMA_1rq_ack__hantead.
!*/


/*
!* T_DMA_1_CMD__wid____cnt__BITNR 23
T_DMA_1_CMD__wid___DRAM_CONFIG__baT_DMA_1_CMD7_wid__dsh 1


#define R_p 0
#define R_CMD_ine R_EXT_op 0
#define R_CMD__ine R_ R_SDRAM_CONFIG__bank_CMD__rMA_1_CMDun__sR_DRAM_CON 0
#define5DMA_1_CMD__wMD__dir__BITNR 17
#defir__WIDT_CMD__wid__dword 2
#define R_r__WIDT_1_CMD__dir__BITNR 17
#defi_CONFIG__DMA_1_CMD__dir__WIDTH 1
#3DMA_1_CMD__wdword 2
#define R_EXT_DMA_0_WI_CMD__wid__dword 2
#define R___run___1_CMD__dir__BITNR 17
#defi__run__R_EXT_De R_SDRAM_ine CH0_HWSW#define R_SDRAM_CONFIG__ca1_100IMING__w__BInorm 0
#defi__hFIG__pcs4G__ddr__WIDTH 2
#define R__lw_ tead.
!XT_DMA_0_STt__disable 0
#dNFIG__pcs4he changes iqpol__BITNR 22
#de__WIDTH 1EXT_DMA_1_CMD_rqpolDESCdefine R_SDRAD__trf_count__WIDTITNR 13
#defiMA_1_STATCMD__rdesc#define R_EXT_DMA_1_CMD_rqpolword 2
#definetead.
32R_EXT_DMA_1_CMD__lw_NEXDRAM_CONFIG__grp0 0
#defina1_104qpol__BITNstegisters_EXTunt_xtnt__BITNR 1_CMD__rq_ack__BITNe 0
#__normcount__BITNR _WIDTH 1
#definBUF6 5
#define R#define R_ADDMINGefine R_EXT_D
/*
!* T
#defbufdefine R_EXT_DMA_1_ADDR__ext6
#defiIMER 2
#define R_EXT_DMA_1_ADDRFIRS1xt0_addr__WIDTH 28

/*
!* Tima R_EXd__dword 2
#defierdiv_rcdrs_addr__WIDTH 28

/*
!* Tdefinid__dword 2
TIR 2
#define R_EXT_DMA_1_ADDRCMR 13
#defhe filBYTE/*
!* TimdRL__timerdiv1__WIDTH MD__rcmdMER_CTRL (IO_TYPECAST_UDWORD 0xb0000020)
#defipresc_efinr__apol__ahigh 0
#holdL_ER_CTRL__presc_timer1__normalSTATfine R_SDRAM_Cesc_timer1__normalrresc_prMER_CTRdefine R_TIMER_CT_wr_alcontinue2
#define R_0xb000002 14
#defi1re R_a4#def__prediv_EXT_DMA_L R_ETn__start 1
#def 14
#define R_1_presc_w__WIDToup_sel registid__d#define R_EXT_DMA_1_CMD8
#def_CTRL__i1__ctD__apol__tead.
!*/


/*
!* _CTRL__tm1__stop_ld 0
#defido__tm1__stop_ld 0
freezhis file was a_CTRL_ntdefine R_TIMER_CTRL__p1__stop_ld 0
f_count__BITNR 1_CMD__rq_ack__BIT_CTRL__i1__cclkR_SDRA_CTRL__tm1__stop_ld 0
#define R_TIMER_CT#define1__stop_ld 0
runAM_CONFIG__ca_CTRL__i_EXT_DMA_1_res R_TIMER_CTRL__clkss__BIT#define R_TIME13
 14
#define R_23
#define R_DRAM_defzAM_CO__avaifine R_BUS__trf_count__BITNR _clksel1__WIDTHtead.
7sel1__WIDTH 4
c1201fine R_EXT_DMA_1_CMDWIDTH 1
#defin1RL__timerdiv1__WIDTTRL__i18)
#dNG__sdram__WIMA_1_STAT__rfine R38k4Hzdword 2
#define R_rqpol__clksel1_
#define R_EXT_DMAine R_TIMEel1__WIDTH 4 1
#define R_B
#define R_T1YPECAST_UDAT (IO_TYPECAST_
#define 1rqpol__BITNUDWORD 000Hz 1
#d
#define R_TI8
#define R_TIMER_ 5
#define R921kc921k6Hz 12
#define R_TIMW1ne R_EX0_addr__WIDTH 28

/*
!* Tim1__sdram__WIDTH 1
#d14
#dedr__BITNMER_CTRL__timerdiv0__BITine Rascade0 1843k2Hzne R_SDRAM_CON_CTRL__defin0_IO_TYPECAST_U8un__BITNTim1r00Hz 3
#define R_TER_CTTRL__tm1__stoz 7
#define R_1_ST_CTRae R_DRANR 7
#define R_TIMER_CTRL__pIMER_12
#defindefine R_DRRL__tm1__stL__tm1__stop__WIDTH  16
#define R_tm1__stop_l_TIMER_CTRBIi0__WIDTH 1
#dei0NR 7
#define R_TIMER_CTRL__pefine R_BUS_Ci0__clr 1
#dR_CTRL0__WIDTH 1
#define R_#define R_TIMER_CTRL__tm__presc_tiine R_TIMER_IMER_CTRL__i0define R_TIe 0
#define Rnorm 0
#defii0__clr 1
 2
#define R1__BIT_ext__e_CONFIG__grine R_TIMER_Ci12
#definefine R_TIMER_Cine R_TIMER_CTRAM_CONFIG__ca1__B_tm0__BIine R_TIMER_CTR 4
#define R_TIMER_CT1_CTRLgisters
!*/

#__tm1__stop_ld 0
B5R_SDRAM_CONFIG__bankT1__stop_ld 0
#defilksel1__c600Hz 1
#defze 1efine R0e R_TI0HER_C#define R_TIMER_CTRL__clksel0__c2400Hz 3
#def R_TIMER_CTRL__clksel240048 3
#d4)
#define RER_CTervedel__bit24 2ksel0__c2400Hz 3el1__c16#defdefine R_TIMER_CTRL__el1__WIDTH 4
ext 1
#define R_BU_WIDTH 1
#defi28
#de__run 2
#define R_TIMER_CTRL_ksel0__c240096 3
#doup_sel__bitRL__clksel1__WIDTH 4
R_TIM
#deffine R_TIMER_CTRL__clk 10
#defin26eeze 1
#defiextCTRL_0__c460k8Hz 11
#def600Hz 5
#define R_TT#define RIMER_CTRsel1__TIMER_CTRL__clksel02ER_CTRL__clksel1__c19k2Hz 6
#defin2RL__clksel1__c6250kH8Hz 138k4Hz 7
#define R_TIMER_CTRL__lexiable 5

#define R_EXT_DMA_
#definTYPECASTel1__c115k2Hz 9
#define R_TIIMER_CTRL_DAksel1__c230k4Hz 10
#define2R_TIMER_CTRL__clksel1__c460k8Hz 11
2define R_TIMER_CTRLS_STATUS___c921k6Hz 12
#define R_TIMER_CTRefine_EXT_DMA_843k2Hz 13
#define R_TIMER2CTRL__clksel1__c6250kHz 14
#define2R_TIMER_CTRL__clkselclkdiscade0 15
#define R_TIMER_CTRL__ck__BITNR 20
#l1__WIDTH 5
#de R_TIMERTARAM_CONFext__WIDTH 1
#define R_TIME2_CTRL__presc_ext__prAITSle 0
#define R_TIMER_CTRL__presD__rq_ack__B#define R_TIMER01_DATA (IO_Ti0__BITNR 6
#define R_TIMER_CTRL__i_TIMER_CTRL01TA (IO_TTNR 4
#define R_TIMER_CTefine R_TIMER_ (IO_T__count__WIDTH 16

#define R_TIMER0_DAITNR 4
#define R_TIMER_CTRL__tm
#define R_TIMER0_DATTIMER_CTRL__tm0__stop_ld 0
#define_count__WIDTL__tm0__freeze 1
#define_count__WIDTL__tm0__run 2
#define R_count__WIDT_tm0__reserved 3
#define_count__WIDTL__clksel0__BITNR 0
#definefine R_WATCHL__clksel0__WIDTH 4
#defin7_wr__ext TCHDefine R_EXTi0__clr 1
#d2ine R_TIMER_CTRL__clksel0__c600Hz 1
#9R_TIMER_CTRL_IMER0_DAlksel0__c1200Hz 2
#define R_TIMER_CTRL__cl 1clksel1__c62CLOCK_P#define R_TIMER_CTRL__clORD 0xb00000f0)
#defi R_TIMER_CTRL__clkselTRL__tmR 16
#define R_EIMER_CTRL__clksel0__cORD 0xb00000f0)
IMER_CTfine R_TIMER01_DATA (IO_Tl2Hz 9
#def_TIMER_CTRL__clksel0__c57k6Hz 8
#dene R_ser_prefine R_EX
#BITNR 16
#defiESCALEoup_s_TYPECAST_UW_clksel0__c230k4Hz 10
#define R
#deER_CTRL__clksel0__c460k8Hz 11
#defiAT__trne R_TIMER0_DATel0__c921k6Hz 12
#define R_TIMER_CTRL__ER_TIMER_CTRL__pWz 13
#define R_TIMER_CTRL3ER_CTRL__clksel1__c19k2Hz 6
#defin3RL__clksel1__c6250kTIMER_38k4Hz 7
#define R_TIMER_CTRL__e R_SEs__BITUDWORD 0xb0000020)
#definxb00000fel1__c115k2Hz 9
#define R_TIRIAL_statuslksel1__c230k4Hz 10
#define3R_TIMER_CTRL__clksel1__c460k8Hz 11
R_EXT_DMA_1_CMH 4
#define P0__WIDTH 8
#define R_TIMER_DATA__xb00000f0)
#ine 843k2Hz 13
#define R_TIMER3CTRL__clksel1__c6250kHz 14
#define3__sdram__WIDTH 1
#ds4_7_zwcade0 15
#define R_TIMER_CTRL__xb0000008)
#des__BITz 7
#define R_TIMEpcs4YPECAST_RO_UWORD 0xb0000022)
#de3_CTRL__presc_ext__ps__BIt__BITNR 0
#define R_TIMER01_DATfine 00f0)
# 16

#define R_TIM_PRESC_STi0__BITNR 6
#define R_TIMER_CTRL__i0000008)
#definefine A__count__BITNR 0
#define R_TIMER0_DAT_STAT__run__BIf4_PRESC_STATUS__tim_status__W#define R_CLOCK_PREeeze 1
#defiCALE (IO_TYPECAST_UDWTIMER_CTRL__tm0__stop_ld 0
#defineYNC_SERIAL_PL__tm0__freeze 1
#defineec 0
#defineL__tm0__run 2
#define Rec 0
#define_tm0__reserved 3
#defineec 0
#defineL__clksel0__BITNR 0
#defin__BITNR 22
#dL__clksel0__WIDTH 4
#definD__apol__BITNR fine R_TIMER_CTRL__clk3ine R_TIMER_CTRL__clksel0__c600Hz 1
#dIG__type0__WIDTH 1YNClksel0__c1200Hz 2
#define R_TIMER_CTRL__cll_u3
#de16
#def0)
#de#define R_TIMER_CTRL__clLE__clk_sel_u1__BITNR R_TIMER_CTRL__clkselLefine R_SERcle R_S_u_CMDER_CTRL__clksel0__cLE__clk_sel_u1___PRESC_m_STATUS_ST_UWORD 0xb R_TIim_presc__WIDTH 16

#define R_SERIAL_PRESCALEathis file was ael_u_SE__apol__ahigh 0
#d 20
#defindefineREine R_El0__c230k4Hz 10
#define R3AL_PRESCALE__ser_presc__WIDTH 16

#defeALE (IO_TYPECAST_UDWel0__c921k6Hz 12
#define R_TIMER_CTRL__word_stb_se R_SERz 13
#define R_TIMER_CTRL4ER_CTRL__clksel1__c19k2Hz 6
#defin4RL__clksel1__c6250kle_BIT38k4Hz 7
#define R_TIMER_CTRL__group_sel__bit24 24
__c921k6Hz 12
#dTYPECAST_tus__BITNR 16
#define R_PRESCword_stb_seksel1__c230k4Hz 10
#define4R_TIMER_CTRL__clksel1__c460k8Hz 11
4CALE (IO_TYPECAST_U__WIDdi0__WIDTH 8
#define R_TIMER_DATA__iv8el__bit24 24
843k2Hz 13
#define R_TIMER4CTRL__clksel1__c6250kHz 14
#define4__sdram__WIDTH 1
#de R_SY0
#define R_SER_PRESC_STATUS__seECTRL__ta__WIDERIAL_PRESCALE__word_stb_sepresc_ext__WIDTH 1
#define R_TIME4_CTRL__presc_ext__p_PRESle 0
#define R_TIMER_CTRL__presRESCALE__wor__prescaler__div128 7
#defini0__BITNR 6
#define R_TIMER_CTRL__bfine R_SERAL_PRESCALEA__count__BITNR 0
#define R_TIMER0_DATarp_moONFIGfine __prescaler__div128 7
#definC_SERIAL_PRESCALE__clk_sel_u3_e_SERIAL_PRESCALE__warTIMER_CTRL__tm0__stop_ld 0
#defineCALE__word_sL__tm0__freeze 1
#defineCALE__word_sL__tm0__run 2
#define RCALE__word_s_tm0__reserved 3
#defineCALE__word_st__clksel0__BITNR 0
#definCALE__word_stenable__BITNR 0
#define R_Wine HARED R_EXfine R_TIMER_CTRL__clk4ine R_TIMER_CTRL__clksel0__c600Hz 1
eWIDTH 2
#define R_T R_EXT_DMA_c1200Hz 2
#define R_TIMER_CTRL__clwidth_1_CMD__dir__WID#define R_TIMER_CTRL__cldth__word 1
#define R R_TIMER_CTRL__clkselldefine R_DDRAM_CONFIG_lk_sel_u1__codec 0
#ddth__word 1
#def#define R_SHARED_RA_SERIAL_PRESCAim_presc__WIDTH 16

#define R_SERIAL_PRESCALEnablno__rqpol__ahighHAIG__width__BITNR 16
#dfine 40)
#define_clksel0__c230k4Hz 10
#define R4AL_PRESCALE__ser_presc__WIDTH 16

#dee4 3
#dler__div16 4
R_TIMER_921k6Hz 12
#define R_TIMER_CTRL__p0 0
#definlri__Bz 13
#define R_TIMER_CTRL5ER_CTRL__clksel1__c19k2Hz 6
#definw32 _clksel1__c6250kHe R_SD 15

#define R_TIMER_DATA (IO_Tclri R_TIM_UDWORD 0xb0000020)
#define(IO_TYPel1__c115k2Hz 9
#define R_TIR_SHARED_REDksel1__c230k4Hz 10
#define5R_TIMER_CTRL__clksel1__c460k8Hz 11
5CALE (IO_TYPECAST_UIO_TYPEdefine R_SYNC_SERIAL_PRESCALE__prePRESCGENpint__W843k2Hz 13
#define R_TIMER5CTRL__clksel1__c6250kHz 14
#define5TATUS__ser_status__B__gro 0
#define R_TIMER_DATA__clkdiv_lCONFIG__far_w002c)
#define__par_wresc__WIYPECAST_RO_UWORD 0xb0000022)
#de5_CTRL__presc_ext__pfine le 0
#define R_TIMER_CTRL__pres6 1
#define R_Bisable 0
#define R_GEN_CONwL_PRESCALERL__i1__rqpol__ahighYNC16 1
#define R_Bc)
#dA__count__BITNR 0
#define R_TIMER0_DAT_CONFIG__usb_TIMe R_GEN_CONFIG__usb2__disablSHARED_RAM_CONFIG__enframe_it17NR 29
#define R_GEN_CTIMER_CTRL__tm0__stop_ld 0
#definebit28bank2 0
ER_CTRL__tm0__stop_ld 0TH 1
#defineL__tm0__run 2
#define RTH 1
#define_tm0__reserved 3
#defineTH 1
#defineAM_CONFIG (IO_TYPECAST_UDW__BITNR 26
#d_sel_u3__WIDTH 1
#define R_SYNC_SERH 4
#dfine R_TIMER_CTRL__clk5R_EXT_DMA_0_Cth__woRAM_CONFIG__ca1__B R_TIMER_CTRL__clks6_23diBITN_c1200Hz 2
#define R_TIMER_CTRL__cl#define R_GEN_CONFIG_#define R_TIMER_CTRL__cl#define R_GEN_CONFIG_ R_TIMER_CTRL__clksel#define R8_15ne R_Gut8
#dER_CTRL__clksel0__c#define R_GEN_COine R_EXNG__sdram__WIDTH 1
#defi0im_presc__WIDTH 16

#define R_SERIAL_PRESCALE
#define R_GEN_CONFIG_gt 1
#define R_GEN_CONFIG_g0ne R_te 0
#definl0__c230k4Hz 10
#define R5 R_SHARED_RNFIG__pint__WIDpi
#de R_TIM__clksel0__c460k8HzbL__tm0_921k6Hz 12
#define R_TIMER_CTRL__#define R8WIDTH 1z 13
#define R_TIMER_CTRL6ER_CTRL__clksel1__c19k2Hz 6
#defin6ER_CTRL__clksel0__fleusb H 3
#define R_SYNC_SERIAL_PRESCAisable 0
#der__div1 0
#define R_SYNC_c)
#defel1__c115k2Hz 9
#define R_TIisable 0
#deksel1__c230k4Hz 10
#define6R_TIMER_CTRL__clksel1__c460k8Hz 11
6CALE (IO_TYPECAST_UGEN_CON0__WIDTH 8
#define R_TIMER_DATA__cintdma6ne R_SHA843k2Hz 13
#define R_TIMER6CTRL__clksel1__c6250kHz 14
#define6__sdram__WIDTH 1
#dTH 1
#0
#define R_SER_PRESC_STATUS__se#define R6oup_ R_GEN_CONFIG_dma6__1
#definYPECAST_RO_UWORD 0xb0000022)
#de6_CTRL__presc_ext__pefinele 0
#define R_TIMER_CTRL__pres_EXT_DMA_0_Stdma1 2
#define R_GEN_CONFIG_ 0
#define R_GEN_CONFIG__usb1__BIT
#define R5resc__WIDTONFIG__usb1__WIDTH 1
#define R_GEN_CONF R_GEN_p_sel_NG__ma1 2
#define R_GEN_CONFIGb1__disable 0
#define R_GEN_CONdefine R_GEN_CONFIG__TIMER_CTRL__tm0__stop_ld 0
#defineine R_GEN_CO R_GEN_CONFIG__g24dir__iine R_GEN_COL__tm0__run 2
#define Rine R_GEN_CO_tm0__reserved 3
#define_WIDTH 1
#def__clksel0__BITNR 0
#defin_WIDTH 1
#defL__clksel0__WIDTH 4
#defin#define R_GEN_Cfine R_TIMER_CTRL__clk6_23dir__out 1
#define R_GEN_CONFIG__gHDOWIDTH 1
#deCTRL__DTH 1
#defc1200Hz 2
#define R_TIMER_CTRL__clp_sel_2DTH 1
#define_DRAM_ne R_TIMER_CTRL__cldefine R_GEN_CONFIG__ine R_CLOCK_PRESCALE__ma1 2
#define R2CONFIGfine R_GEN_CONFIG__g0define R_GEN_CONl__bit24 24
ma1 2
#define R_GEER_C#define R_TIMER_CTRL__clksel0__c57k6Hz 8
#def_GEN_CONFIG__)
#define 2
#define R_TIMNFIG__dma2__par0 0par_clksel0__c230k4Hz 10
#define R6 0
#define R_GEN_CONFIG__dma9__serial1_TIMER_CTRL_fine R_extdlec_resk6Hz 12
#define R_TIMER_CTRL__GEN_CONFIG__misresc_3
#define R_TIMER_CTRL7ER_CTRL__clksel1__c19k2Hz 6
#defin7HARED_RAM_CONFIG__cr3__WIop 0

#define R_SHARED_RAM_ADDRdefine R_GENUDWORD 0xb0000020)
#defindefine R_l1__c115k2Hz 9
#define R_TIfine R_GEN_Cksel1__c230k4Hz 10
#define7R_TIMER_CTRL__clksel1__c460k8Hz 11
7CALE (IO_TYPECAST_Uefine R_S__c921k6Hz 12
#define R_TIMER_Cine Rcsi0CONFIG_843k2Hz 13
#define R_TIMER7CTRL__clksel1__c6250kHz 14
#define7__sdram__WIDTH 1
#di0w__s0
#define R_SER_PRESC_STATUS__sefine R_GEN_CONt 1
#define R_GEN_CONFIG_sDMA_ECAST_RO_UWORD 0xb0000022)
#de7de__BITNR 15
#define R_SYNC_SERIAL_PRESCALE__warp_mode_efinioWIDTH NFIG__scsi1__select 1
#define 0
#define R_GEN_CONFIG__usb1__BITdefine R_GEN_CONFIG__A__count__BITNR 0
#define R_TIMER0_DATR_GEN_CONFIG__miNFIG__scsi1__select 1
#definb1__disable 0
#define R_GEN_CONdefine R_GEN_CONFIG__TIMER_CTRL__tm0__stop_ld 0
#defineine R_DRA_banER_CTRL__tm0__stop_ld 0ITNR 2
#defiL__tm0__run 2
#define RITNR 2
#defi_tm0__reserved 3
#defineITNR 2
#defi_CONFIG__dma3__BITNR 12
#d_disable 0
#d_sel_u3__WIDTH 1
#define R_define Rnorm 0fine R_TIMER_CTRL__clk
#define R_DR1
#define R_GEN_CONFIG__gne R_SYNop 0_stb_sved 3
#defi#define R_GEN_CONFIG__dma3__ata 3
#1
#defini_grp1 1
#0
##define R_TIMER_CTRL__cli0__WIDTH 1
#define R R_TIMER_CTRL__clkselc (IO_TYPECAST_io_w__BIfine R_GEN_CONFIG__g0i0__WIDTH 1
#defCONFIG__type0__WIDTH 8_15dir__out #define R_TIMER_CTRL__clksel0__c57k6Hz 8
#de3_BITNR 5
#define G_II__i0__WIDTH 1
 1
#defineEN_CONFIG_II___clksel0__c230k4Hz 10
#define R7 0
#define R_GEN_CONFIG__dma9__serial1_CONFIG__usb1__BITE__prescaNFIG__ser3__BITNR 8
#define R_GENM_CONFIGI3__WImodDTH 1
#define R_GEN_CONFI8ER_CTRL__clksel1__c19k2Hz 6
#defin8HARED_RAM_CONFIG__c 1
#def 3
#define R_SYNC_SERIAL_PRESCARL__PRESt__Wr__div1 0
#define R_SYNC__II__ex_GEN_CONFIG__par1__select 1
N_CONFIG_IIeksel1__c230k4Hz 10
#define8R_TIMER_CTRL__clksel1__c460k8Hz 11
8CALE (IO_TYPECAST_U 15
#define R_TIMER
#define R_GEN_CONFIG__sG_II__s0 0
#def3k2Hz 13
#define R_TIMER8CTRL__clksel1__c6250kHz 14
#define8__sdram__WIDTH 1
#dG_II__0
#define R_SER_PRESC_STATUS__se R_GEN_CONFIG_0

#define R_GEN_CONFIGEN_CONFICAST_RO_UWORD 0xb0000022)
#de8_CTRL__presc_ext__p0

#dle 0
#define R_TIMER_CTRL__presCASTORT_G_DA_GEN_CONFIG_II__ser3__selecti0__BITNR 6
#define R_TIMER_CTRL__cG_II__ser3__select 1
R_GEN_CONFIG__ser2__BITNR 3
#define R_Gneral port conf_GEN_CONFIG_II__ser3__selectC_SERIAL_PRESCALE__clk_sel_u3_R 21
#_ser3__select 1
TIMER_CTRL__tm0__stop_ld 0
#defineO_TYPECASTOe R_GEN_CONFIG__g24dir__i#define R_POL__tm0__run 2
#define R#define R_PO_tm0__reserved 3
#define#define R_PO_CONFIG__dma3__BITNR 12
#dNR 14
#defineL__clksel0__WIDTH 4
#definl0__BITNR 0
#define R_TIMER_CTRL__clk8ine R_TIMER_CTRL__clksel0__c600Hz 1
fSHARED_RAM_CONFIG__efine R_DR#define R_GEN_CONFIG__dma3__ata 3
#P
#de_dmairdefine R_MER_CTne R_TIMER_CTRL__cldir5__input 0
#define R_TIMER_CTRL__clkseltp
#de(IO_TYPECAST0002Pfine R_GEN_CONFIG__g0dir5__input 0
#d2__selecR_GEN_CONFIG_II__sermode3im_presc__WIDTH 16

#define R_SERIAL_PRESCALE dir5__input4 24
#2
#dedir3__BITNR 11
_WIDTH 2
#define R_PO1
#define R_GEN_CONFIG__dma9__us8AL_PRESCALE__ser_presc__WIDTH 16

#def#define R_SHARED_RAM_CONFIG__clri__BITNR 0
#define R_SHARED_nput2__dir3__W0
#odtypeasyncL__tm0__run 2GENSUBdir7__BITNR 15
#der2__sR_DRAM_CONFIG__groio_w__BITNSUB__sgroup_sel_ORT_PA_SEir5__input2_NR 9
#def_GEN_CONFIG_II__ser3__select 1_DMA_1_CMD_CMD__wiandsh 1
#deDRAMfine R_2un__BITNGenNEPDRAM_TIG__ata__disable 0_fledefine#define 
_GEN_CONFIG_II__ser3__selectSUB0PORT_PA_SEET__dir0in2
#dNR 20
#defode3__async 0
#define 1
#de__#define R_PORT_PA_SEir5__input 1
#define R_dir0__output 1
#define R_PO_EXT_DC_SERIAL_PRESCALE__clk_sel_u3__3ORT_PA_SET__dir0ORT_PA_SE__output 1
#define R_PO7 R_PORT_PA_SAITSTATESR_CTE (IO_TYPECAST 1
#define R_PPA_DATA__data_osdefine R_DR R_EXutput 1
#defA (IO__SDRAouPRESCAR 0
#deut__BITNR 0
#defin#define R_GEN_CONFIG__ata__disable fine R_PORT_PA_DGEN_CONFIG_R 0
#define R_PORT 11
R_PORT_PA_DATA (IO_TYPECefine R_PORT__BITNR 0
#defu_ack__BITNR 20
#deine R_PORT_PA_ 1
#define R_B
#define R_Pir0__output 1
#defDIRET__dm the filH 4
#defineTA__data_o_zw__BI31R 30
#_CTRL_ta_out__BITNR 0
#define R_POR__BITNR 8PA_DIR__dir7__0002fine R_PORTR_PORT_PA_DIR__dir5__BI_WIDToup_seta_out__BITNR 0
#define R_PORT_ne R_DRAM_CONFIG_PORT_PA_SET__dir7_dir6__WIDTH 1
#deEN_CONFdir6__input 0
#def__stop 0
#def
#define_PORT_PA_SET__dir0CALE (IO_TYPECAST 1
#defi0__clr 1
#deburst16 1 0xb0000031)
#defi4__WIDTH 1
#deffine_dir6__WIDTH 1
#de11
#def#define R_GEN_CONFIG__ata__disable 
#define R_PORT_PA_SEIDTH 1ir6__BITNR 6
#define R_TH 1
#deratedPORT_PA_DATA (NFIG__group_0__c115k2Hz 9
#define 57ER_CTid__d2
#define R_PORT_PA_SE_PORT_e R_PORT_PA1
#define R_POr6__WIDTH 1
#de__dir4__inputefine R_PORT_PA_DIDTH 1
#_clkdidir0__output 1
#define R_POfPA_DIR__dir7__input 0
#dR_BUS
#define R_PORT_PA_DIR__dir5__WIDTefine1
#deta_out__BITNR 0
#define R_PORT_P
#define R_TIM__input 0
#de23)
#bPA_DIR__dir6__WIDTH 1
#de__dir4__BITNR 4
#define R_PORT_PA_DIR__A__count__WI1
#def22
#define R_SDRAMIR__ds0_3_wr__ext Tine R_PORT_PA_DIR__dir4__oR__dir0__outpunablGE__prescalerR__dir4_ONFI (#define R_GEN_CONFIG__ata__disable PORTxb0000008)
#define4__out3__input 0
#define R_PORT_PA_DIR__dir3__output 1 (IO_TYPECAST_UWORD 0xbAM_CONFIG_ 1
#define R_SATES__pcs4_7_zw__BI3el__bit2_PA_DIR__dir6__WIDTH 1
#de2__TIMER_PRESCALE_cs4_7_zw__BI__WIDTH 1
#definfine R_ 0
#define R_PORT_PA_D12
#define
R_PORT_PA_DIR__dir5__WIDTPOR_WIDTH 1
#define R_PORT_PA_DIR__dirRT_P_WIDTHta_out__BITNR 0
#define R_PORT_SHARED_RAM_CONFIG__enPRESCALE_3__GEN_CONFIG_R__dirB
#defisy__dir4__BITNR 4
#define R_PORT_PA_DIR__ePA_SET__dir2__SYN_syncser1__ss1_syncIDTHSHARED_RAM_CONine R_PORT_PA_DIR__dir4__oSHARED_RAM_CONFIG__e_syncser1__si2c_efinNR 9
#define R_GEN_CONFIG__ata__disable __syncser1__ss1_syncserss1b0000_PA_DIR__dir2__WIDTH 1
PA_DIR__dir3__output 1sel_u1__BITNR 20
#defin_RAM_CONFIG__ene R_GEN_C fileoup_sel__bit__syncser1_PB_SET__syncser3__WIDTH 1
#dCALE__clhe fileNR 27
#define3__port_cs 0
#defefine RL__clksel1__c19k2Hz 6
#defin9HARED_RAM_CONFIG__cc_oe_1sel__z 7
#define R_TIMER_CTRL__pe0__bank2 0
#define 0
#define R_SYNCWIDTH 1
_GEN_CONFIG__par1__select 1
 1
#define R_sel1__c230k4Hz 10
#define9R_TIMER_CTRL__clksel1__c460k8Hz 11
9CALE (IO_TYPECAST_USCALE_STATUS__tim_status__WIDTH 16

#defcs#define RIDTH ct 1
#define R_GEN_CONFIG_9CTRL__clksel1__c6250kHz 14
#define9__sdram__WIDTH 1
#dM_TIMINcaler__div64 6
#define R_SYNC_SEflexsdefine R
#define R_PORT_portc_BUS_ST 1
#define R_GEN_CONFIG_II__ser39_CTRL__presc_ext__prET__le 0
#define R_TIMER_CTRL__pres__syncser1__#define R_PORT_PB_SET__cs5__e R_PORT_PA_READ__data_8)
#_DIR (IOORT_PB_SET__syncser1_A__count__BITNR 0
#define R_TIMER0_DAT_PA_DIR__dir7__o#define R_PORT_PB_SET__cs5__TNR 4
#define R_PORT_PA_DIR__SFIG__scsET__i2c_oe___BTIMER_CTRL__tm0__stop_ld 0
#defineCMD__wid__dwne R_GEN_CONFIG__par0__WCMD__wid__dwL__tm0__run 2
#define RCMD__wid__dw_tm0__reserved 3
#defineCMD__wid__dw_CONFIG__dma3__BITNR 12
#dITNR 17
#defiL__clksel0__WIDTH 4
#definIMER_Csel__bit2fine R_TIMER_CTRL__clk9 R_PORT_PA_DIR__dir1__BITNR 1EN_CONFIine R_TIMER_CTRL__clkenpD__w##define R_GEN_CONFIG__dma3__ata 3
##define R_PORT_DTH 1
ine R_TIMER_CTRL__clksel0_SET__scsi0__port_csine R_CLOCK_PRESCALE___port_csORT_PB_S20
#defiER_CTRL__clksel0__c1_SET__scsi0__po_WIDTH 1
#define R_PR_PORT_PB_SEpefine R_PORT_PA_DIR_#define R_PORT_PB_SET__syPB_SET__cs2__BITB_SET___PB_SET__dir6__BITNR 14
#define R_TIMEclksel0__c230k4Hz 10
#define R9NR 6
#define R_PORToutput R_PORT_PA_DI__clksel0__c460k8Hzdir3__ouNFIG__ser3__BITNR 8
#define R_GEN_dir6__BITNR EN_CDTH 1
#de_DMA_1Test ESCALdir1__in1
#define R_PORT_sh_l_MODE#define R_SDRAM_CONFIG__ca1__IDTH 1
#defineTH 1
#defrs 1
gle_st#define R__3_wr__ext 1
_SET__dir3__WIDTH 1
#deftead.
!*/


/*
!* _SET__dir3__WIDTH 1
#defonR_PORT_PA_DIR__dir7__input 0
#defser1_ffe R_PORT_PB_S_SET__dir3__IG__e#define R___w__bw16 0
#define R_PORT_PB_SEir6__BITNR _PA_DIR__dir7__inpuRT_PB_SEBITNR 11
#define A_DIR__dir5_ser1__soutput 1
#deAM_CONFIG__banR__dir0__clr 1
G__ref__e13us_sel0__bit18 ir4__BITNutput tput 1
#define R_PORT_PB_S_PB_S_PB_SET__dir6__outne R_PORT_PBser1____dir2__BITNR 10
#define R_PORfetch R_PORT_PB_SET__cs7__RM_CONFIG__banORT_PB_SEET__dir2__input 0
#define R_PORT_P_SET__di__dir2__output 1
#define R_PORET__dir0SET__dir1__BITNR 9
#definemmu_tePORT_PA_DIRAM_TIMING__pB_SET__dir6__BITNR 0dir6__BITNR _PA_DIR__dir7__inp_WIDTH 1
#_dir3__output 1
#define R_fine R_PORTSET__dir1__BITNR 9
#defines5__cR_PORT_PAput PORT_PA_DIR__dir7__inp
#definataput 0
#define R_PORT_PB_SET__PB_DATA (Iut 1
#define R_PORT_PB_SET_T_PB_SET__d__dir2__BITNR 10
#define RcsiDMA_1_DATA (IET__ 0
#ORT_PB_S R_PORT_PBe R_PORR_PORT_PA_DIR___dir3__input 0
#define R_PORTTE 0xb0000039)
#_dir3__output 1
#define R_P28 28
#deR_PORT_Pe R_PORT_PB_DATA__data_outbackof0__clr 1
ut 0
#define 1
#define RB_SET__dir6__BITNR _PA_DIR__dir7__inp_dir4__outdir3__output 1
#define R_RT_PB_SET____dir2__BITNR 10
#define R_CONF_data_out__3T__i2c_d__BITNR 26
#def_PB_SET__dir6__BITNR _PA_DIR__dir7__inpu__dir4__outdir3__output 1
#define R_P_PB_DIR (IRPB_DIR1
#definR_PORT_PA_DATA (IincONFIG__wmm1__wmm 1
##define R_PORT_PB_SDIne R_PORT_PA_DIR1
#defin_PB_SET__c__dir5__TIMER_CTRL__fine R_PORT_PB_DIR5__inORT_PB_SET__dir_SET__dir3__er_loA_1_CMD__we R_SYNC_SERIAL_PRESCfine_PB_DIR_define R_PORT_PB_DIR__dir7__BIT_PB_DIR_R__dir5__WIDTH 1
#define R_ir2__outputORT_PA_DIR__dir3__output 1
udratbw32 1
#d__bw32 1
#define R_PORT_PB_DIR__d_PB_DIR__define R_PORT_PA_DIR__3__input_dir5__input 1
#define R_POR 0
#definPB_DIR__dir6__input 0
#defPORT_P_CMD__w0 15
#definene R_PORT_PB_DIR__tead.
T_PB_SET__dir7__input 0
_DIR__r2__input 0
#define R_PORT_P_DIR__evedir3__output 1
#define R__DIR__diddefine R_EIDTH 1
#define R_PORT_alltput 1
#define R_PORWIDTcachORT_PA_DIPORT_T_PB_SET__dir7__input 0e R_PORT_PB_DIRDIR__dir6__BITNR 6
#define  R_PORT_PB_RL__i1_PA_DIR__dir7__input 0
##define R_PORne Re R_PORT_PA_SET__dir0 R_ag
#define R_POR_DATA__data_o
#defineade0 15
#deDIR__dir0__input 0
#define R_de0 15
#deefine R_PORT_PA_A_DIR__dir5__Bde0 15
#deNG__sdram__WIIG__cs7__BITNR  1
#deffinene R_DRAM_CONFIG__gros7SET__cs5__RT_PB_SET__syir5__inp0r2__input 0
#define R_PORTR_PORT_PB_CONFIGBRAM_CONFIG_R 6
#define R_PORT_PB_COdis_portc460k8Hz 11
#G__cr_stat
#define R_PO1ine R_POR__re0f_CONFIG__usb1port 0
#def3__WIDTH 1
#define RT_PA_DIR__dA_SET_i2c_d__BITNR 26
#defin_CMD__wid__dword 2
t 0
#define R_PORT_PB_CONR__dir5__WIDTH ine R_PORT_PB_SAM_CONFIG_4__input 0
#definine R_PORT_PB_T__dir6__BITNRn__sop 0
RT_PA_DIR__CONFIG__cs4__WCONFIG_5 6
#define R_PORT_PB_COBdir3__BITNR _SET__dir6_RT_PB_CONFIG__cs4__WIc_i2c_d__BITNR 26
#define R#define _dir6__BITNfine R_PORT_PB_CONFIG__cs3cs3__po_BUS_STATUS_PORT_PB_CONFIG__cs3__csBIR__dir0__2SET__dirONFIG__cs4_SET__dir22
#H 1
#define R_PORT_PB_CONFIG__cs3__dir6__BITNRine R_PORT_PB_CONFIG__cs3___WI R_P0
#
#define R_PORT_PB_CONFIG__cs2__BITNET__dir0__BITNR 8definecs__clksel0__ne R_PORT_PB_DIR_ R_PORTUSB k_selfac_c19WIrolT__dir5__input 0
#define RUSB_REVISIONFIG__sh0sel0__c460k8Hz 11
#de2TRL__clksel1___scsi1_ORT_P__majodefine R_k2 0
#defineine R_PORT_PB_CONFIG_tead.
TH 1
_i2c_d__BITNR 26
#defiinct 1
#define R_PORT_PAc#define RR_PORT_PB_CNFIG_II___WIDTH 1
ORT_PCOMMAdefine R_DRAe R_TIMER_CTRL__20WIDTH 2
#defiFIG__cs7__c1
#def_EXT_flashw___ddr__WIDTHR 4
#define R_PORT_PB_ET__dir0_WIDTH 1
#dWIDTH 1
#define R_PORT__DRAM_CONFIG__baWIDTH 1
#define R_PORT_ne R_ine R_PORT_PB#defss3extra1__output 1
#de2CET__i2c_en__ne R_nph 1

#define R_PM_COIG__cs3_5yncsR 4
#define R_PORTdefine R_POscsi0__port_cs 01__BIser1__WIDTH 1
PB_IRT_PB_I2C__syncser1__WIDTH 1
#deIG__c_cs5__cne R_PORT_PB_I21__BITNR 4
#dedefinET__cs5__cs3ne R_PORT_PB2C__syncs4)
#dORT_PB_spenyncser3__ssout_PB_SET__i2c_dITNR 4
#dresumsel0__WIDTH 4
_PB_SET__i2c_busyefine R_PORT_H 1
#deORT_PB_CONFIG__cs3G__dma_burst__burst
#define R_PORT_PB_noR_PORT_PB_RT_Pn__on 1
lect 1_PB_yes__i2c_clk__WIDTH 1NR 9
#dectrlR_CTRL__tm0__stop_ld 0
# 1
#defxb0000008)
#define R_GEN_CONFIG__p_oe___WIDTH 1
#define R__i2c_clk_B_I2C__i2c_en__WIDTnorm 0
#deDTH 1
#_i2c_clk__WIDe___WIDTH 1
#define RdeORT_igI2C__i2c_oe__G__ps__off 0
norm 0
#dehosine RfineT_PB_READ (IO_TYPefine R_DRAr6__BITNRv000008)
2C__i2c_clk__PB_SET__i2c_IR (IO_#def 0xb0000__bw32 1
#defz 3
#define R_TIMR_PORT_PB_runB_I2C__i2c_oe1
#define R_P
#define R_SERIR_PORTIMER_CTRL__c_PB_SET__i2cDEVefinebfine R_PORT_PA_DIRfine R_PORT_PB_I2R 4
#define DEVR_SERIAL0_CTRL__tr_baud__c300H1
#define R_RT_PB_SEel1__caefine R_PORT_PB_I2C__i2c_en__BERIAL0_CTRL__trCTRL__tr_baud__c300H1__BITNRERIAL0_CTRL__trdummyrial port registers
!he fi0_CTRL__tr_tr_baud_port 0
I2C__i2c_en__ofrt 0
#dIAL0_CTRL__tranyne R_PORT_PB_SET_EAIMERatTRL__tr_bane R_SERIAL0_CTRL__tr_baud__c3__i2c__tr_baud__c96caud__c57Hz 3
#define R_PORT_PB_SETRL__tr_i0__ make the changes inRL__tr_baud__c_baud__c5757pass this file is thIAL0_CTRL__tr_baud__c230k4Hefin_SERIAL0_CTRL__tr_baud__c_baud__c57115kwakeup
#deONFIG__bank_sL__tr_baud__c1_i2c_clk__WID 21
#defi 1
#define R_Pud__c92184_clk__WID_ext_clIDTH 1
#defineL__tr_baud_i2c_clk__WID_ext_e R_PORT_PA__tr_baud__I2C__i2c_clk__WIDe___WIDTH L0_CT#define R_PORT_PB_SEud__BITNR 24
#E 0xb0IAL0_CTRL__tr_b__rec_baud__WIDTH 4
#deefine RIAL0_CTRL__tr_bd__c572#define R_SHARED_R_CTRL__tved efine R_PORT_PB_SET_fine utput 1
#deL__tr_baud__cre9
#define R_PORT_c_baud__c1200Hz RIAL0_CTRL__recne R_PORT_PA_READ__data_ R_SERIAL0_CTAL0_CTRL__recc_bun__BITNSne R_B#defirq_ack__WIDTHc9600Hd__c57
#defin by /n/ine R_TIMER_CTRL__presRDaud__c19k2Hz 6
#defzk_sel0___c57_TIMER!*/

#define RED_RAMH 1
#deORT_Pe R_SIAL0_CTRL__tr_baL_PRESCALE__ser_presc__WIDTH 16

#d20#define R_SHA21k6H
#de9en__run3
#define R_PO_SERIA_sel0__bit18 1T__i2_c6250kHz 14
#define Rb0000060)
#deALaud__reserved 15
#daud__c921k6Hz 1__rec_baud__WIDTH 4
AM_CONFIGerrct 1
#defincsi0__port_cs 0RIAL0_CTRL__tr_b_CTRL__tr_baud__cud__c19k2Hz 2_tr_baudR_SERIAL0_CTRL__tr_baud__cr0_CTRL__rbaud_ 7
#define R_TIMER_SEH 8
iceRT_PB843k2Hz 13
#define R_SERL__clk_burerTYPECAST_IAL0_CTRL__rec_baud__reserved err__stop 0
#ne R_SERIAL0_CTRL__dma_err_err__stop 0
#3
#define R_SERIAL0_CTRL__dm#defi1
#define R_8)
#define R_POR_rec_baud__TH 1
#deIAL0_CTRL__rec_baud__reserved __rec_enablne R_SERIAL0_CTRL__dma_err___rec_enabl3
#define R_SERIAL0_CTRL__dmAITSTe
#define ne R_PORT_PBaud__c57k6Hz 8
#de0ine R0_CTRL__rec_baud__reserved L__rec_bane R_SERIAL0_CTRL__dma_err_L__rec_ba3
#define R_SERIAL0_CTRL__dmrunningB_CONFIG__cs_TYPECAST_BY___WIDTH 1
#definRL__rts___active 0
#define R_Sg16_23dir_e R_SERIAL0_CTRL__dma_err_ne R_PORT_PB_SETfine R_PORT_PBIRQne R_EXT_Drm 0
#define Re R_SERIAL0_2G__sdram__WIDT0_CTRL__rec_baud__iso_eoefine R_PO#define R_EXc_baud__stick_par_
#define _c6250kHz 14
#define R_rec_stick_par__normal CTRL__tr_baud__c300H_rec_stick_par__normal __cnt__BITNR 23
_rec_baud__c9600par
#defibaud__c57k1
#define R_SERIAL0_CTRL__r_par__normal 460k8Hz 11
#define__rec_baud___stick_
#define kbaud__c57k6Hz 8
#de_CTRL__rec_par_
#define NFIG__bank_selar_en__BITNR 17
#define R_ECAST_BYTE 0xb0000039)arDTH 1
#de_type0__WIDTH 1E R_SERIAL0_CTRL__rec_par__odd 1
#defipar_tm1__f0_CTRL__rec_par_en__BITNR 17
#defi#deft__wid__dword 2
c_bitnr__BITNR 16
#defiE 0xb 1
#define R_PORT_
#defbitnFIG__pcs0_3_wr__WIDTHSnt__c_bitnr__BITNR 16
#defiodne R_P
#define Rc_par_en__WIDTH 1
r__rec_w__WIDTH 4
#CTRL__recERIAL0_CTRL__rec_bitnr__WIDTH 1
#dctIMER R_SERIAL0define R_WA0_CTRL__rec_par_en__BITNR t R_SERIAL0_CTRL__rec_par__odd 1
#defTRL__tr_bIAL0_CTRL__txd__BITNR 15
#define RTRL__tr_bERIAL0_CTRL__rec_bitnr__WIDTH 1
#dbulkTRL__tr_enab__w__bw16 0
0_CTRL__rec_par_en__BITNR au_enable__WIDTH 1
#define R_SERIAL0_CTRL__tr_aunable__disable 0
#define R_SERIAL0_CTRL__tauERIAL0_CTRL__rec_bitnr__WIDTH 1
#depid_att_en__BITNL__rec_par_en__enable 1
#defineUDWO_BITse R_EXT_DMA_1TRL__rec_par__odd 1
#defop_bits__WIIAL0_CTRL__txd__BITNR 15
#define Rop_bits__WIERIAL0_CTRL__rec_bitnr__WIDTH 1
#dse R_SERIALIAL0_CTRL__rec_bitnr__rec_eventick_DTH 1
#define R_SERIAL0_CTRL__stop_btick_IAL0_CTRL__txd__BITNR 15
#define Rtick_ERIAL0_CTRL__rec_bitnr__WIDTH 1
#dR_PORTTATUS_ma_err_finePB_I2C__syncsbitsicAL0_CTRL__rec_par_en_R_SERIAL0_CTRL__rec_par__odd 1
#defd__c921k6Hz 1IAL0_CTRL__txd__BITNR 15
#define Rd__c921k6Hz 1RL__trx
#define R_SERIAL0_CTIAL0_CTRL__rc_par_en__WIR__di
#define R_Gr_par_en__BITNR 9TRL__tr_bau_par__normal CTRL__rec_par_en__BI_par_en__disH 1
#deL0_CTRL__tr_par_en__WIDTH 1
#debit 1
#define RTIMER_CTRine R_PORT_PB_ITNR 13
#def_tr_bitnr_BITNRrec_stick_parRL__rec_par__odd 1
#de__bank2IAL0_CTRL__tr_par_en__BITNR 9r__odd 1
#dbaud__rec_tr_8btr_par__WIDTH 1
#define R_SERIALitnr__tr_7bit PB_Iaud_RL__txd__BITNR 1_SER8bit out__BITNR 0
#dne R_TH 1
#define R_SERIAPECAST_BYTBIRIAL0_CTRL__tr_par_en__BITNR 9_par__even G__cs7__BITN63)
r_par_en__disable 0
#dYPECAST_BYTE 0xbH 1
#defineRIAL0_BAUD (IO_TYPECAST_BYTE 0E 0xb000
#define ar_en__BITNBAU2
#define R_SEIG__cs7__CTRL__rec_bitnr__WIDTH 1
#deefinL0_CTRL_D__tr_baud__c6IAL0_CTRL__rec_bitnr__BITNRAST_BYTE 0xbefinefinene R_SUD__tr_baud__c300Hz 0
#define R_Sr__BIdefine_tr_baud__c600Hz 1
#define R_SERIA4
#defSERIAL0_CTRL__txd__BITNR 1ta_out__Wtr_baud__c9219kRAM_AL0_BAUD__tr_r_baud__c9ext 1
#define R_BUc19k2Hz600Hz 5
#define R_Tfine R_SERIAL0_BAdefine Rf600Hz 5
#define R_SERIAL0_BAUD__tr_bTRL__tr_bauTH 1
#deksel0__BITNR 0
#defSEc_batr_par__WID R_SERIAL0_BAUD__tr_baud__WIDTH 4
#define R_SERI_c4800Hz 4
#define R_SERIAL0_BAUD__trTRL__tr_b_SERIAL0_BAUD__tr_baud__c230k4Hz 10
#define g_ma_cefine R_DRtnr__BITNR 8
#defL0_BAUD__tr_baud R_SERIAL0_BAUD__tr_baud__WIDTH 4
#deERIAL0_BAUD__c4800Hz 4
#define R_SERIAL0_BAUD__trine R_SERI600Hz 5
#define R_SERIAL0_BAUD__tr_bop_bits__WI R_SDRAM_TIMING__ps__ar_en__BITN_SERIAL0ud__c19k R_SERIAL0_BAUD__tr_baud__WIDTH 4
#debaud_onetnr_D 0xb00D__tr_baud__c300Hz 0
#define R_op_bits__WI600Hz 5
#define R_SERIAL0_BAUD__tr_btick_par_R_SDRAM_CONFIG__bankar_en__H 1
#define R_SERIAL0_BAUD__tr_baud__WIDTH 4
#de#define #define R_SERIAL0_BAUD__rec_baud__c4tick_600Hz 5
#define R_SERIAL0_BAUD__tr_bne R_SERIAL0_CTRL__tr_ba
#define R_Str_par__7k6Hz 8
#d
#define 6
#define R_SERIAL0_BAUD__rec_baud__cine R_SERIALev_SERIAL0_Ctr_baud__c300Hz 0
#define R_TRL__rec_baud_fine R_SERIAL0_BAUD__trc230_c57D__rec_br__WIDTH 1
#define R_SERIAR_SERIATH 1
#tnr__BITNR 8
#defAL0_BAUD__rec_baud__c1843TIMER_CTRL__clkseCTRL__rec_par_en___rec_baud__c12ved 15

#defineD__rec_bauRRIAL0_CT__tr_bitnr__BITNR 8
#def
#define R_SDRAE 0xbitnr__WIDTH _PA_DIR__dir5r__stit28 28
#der__tr_7bit iR_DRAM_CONFIG_L__rec_baud__c115 R_SERICl1__casR_SERIAL0_CTRL__rec_par__odd 1L0_REC_CTRL__dIAL0_CTRL__txd__BITNR 15
#defL0_REC_CTRL__d_DRAM_CONFIG__ba
#define R_WAI0_BAU0000063)
#define R_SERIAL0_BAUD__tr_baud_7
#define R_SER_err__stignors
!*/

#define ne R_SERI0_BAUD__tr_baud__c1200Hz 2
#define R_SERIAL0_BAUD__re0_CTRL__rec_enabl1
#define R_PORT_P__enable 1
#define R_SERz 2
#define R_SEL0_REC_CTRLL (IO_TYPECAST_BYTE 00_CMD__rqpol__ahighR_SERIAL_SERIAL0_CTRTH 2
#define R_WAIble 1
#deftefine R_SERIAL0_CTRIAL0_CTRL__tr_par_en__BI9k2Hz 6
#define R_SERIAL0_BAUD__tr_r__BITNR 8
#defREC_CTRL__dR_SERIAL0_CTRefine Rr_par_en__diAL0_REC_CTRLsampline #define R_PORT_PA
#define R_REC_CTRL__sampling__WIDTH 1
#def#define R_SERIAL0_BAUD__tr_baud__c460k8Hstick_par__nor_REC_CTRL___tr_in
!* This file was afine R_SERIAL0_BL0_CTRL__tr_par_en__WIREC_CTRL__sastine R_SERIAL0_REC_CTRL__rec_stick_par__WIDRIAL0_BAUD__tr_baud__reserved 15
ble 1
#defCTRL___normal 0
#define R_SERIAL0_REC_CTRERIAL0_BAUD__fine #define R_SDRASERIAL0L0_REC_CTRL__dRL__re_CTRL__sampling__WIDTH 1
#defi__rec_baud__c600Hz 1
#define R_SERIAL0_BAERIAL0_REC_CTRLL__normal 0
#define R_SERIAL0_REC_CTRud__c2400Hz 3ma_err__ignore 1
#define Rsfine R_SERIALECrec_par_en__BITNR 1
#define R_SERIAHz 5
#define R_SERIAL0_BAUD__rec_bau0 15
#defin_normal 0
#define R_SERIAL0_REC_CTR_baud__c6_stick_par_R_GEN_CONFIG__uL0_BAUD__ine R_SERIAL0_REC_CTRL__rec_stick_RIAL0_BAUD__rec_baud__c6250kL0_BAUD__rec_bauBAUD__clksel0
#define R_SERIAL0_REC_CTRL__rec_bitnr__rz 11
#define R_nTRL__rec_par_en__enable 1
 R_SERIAL0_e R_SERdefine R_SERIALERIAL0_REC_CTRLtick_par R_SERIAL0_BAUD__rec_baud__c6250kHz 14
fine R_SERIAL0_BWe R_GEN_CONFIG__usb1__#define R_SERIAL0_nable__BIAL0_CTRL__tr_par_en__BITNclksel0__mpling__majR 0
#deCTRL__sampling__WIe R_SERIAL0_CTRL__tr_bau__rec_8bit 0r__stop 0
#r_par_en__out__BITNR 0
#d_CTRL__rec_par_en__enable 1nr__tr_7bi70
#d R_SERIAL0_BAUD__tr_baud__L0_BAUD__tr_aud__c2400Hz 3
#define R_SERIAL_BYTE 0xb0000031)
_tr_baud__c600Hz 1
#de_BITNR 4
#defineRIAL0_REC_CTRL (IO_TYPECt_BITNR 27
#dep_bits__one_bit 0
#definec19k2HIAL0_TR_CTRL__stop_bits__two_bits 1
c3 3
#dine RERIAL0_TR_CTRL__tr_stick_p_rec_baud__ERIAL0_TR_CTRL__tr_stick_pdefine R_SERIAL0_BAUD__rec_baud__c1843k#define R_SHARED_Rr_baud__c115k2Hzl__BITNR 0
#define RIAL0_TR_CTRL__austod__c19k2Hzar__BIT0 10
#define0
#def#define R_z 6
#define R_SERIAL0_BAUD_par__BI__c57
#define R_POone_bit 0
#definERIAL0_TR_CTRL__RL__tr_enabl 0
#define R_efine R_BUS_STATT_BYTE 0xb00000efine R_SERIAL0_CTR#define R_SERIAL0_BAUD__tr_baud__c4k2Hzefine R_SERIAL0_TR_CTRL__tr_stick_p92Hz 1
#define R_SERIAL0 1
#define R_SERIefindefine R_SERIAL0_e R_SERIAL0_TR_CTRL_250AL0_TR_CTRL__stop_bits__two_bits 1
ER_CTRL0_TR_CTRL__stop_bits__tw_rts___inactive 1
__WIDTH 1
#define R_SERIAL0_T
#define R_BUS_RL (IO_TYPECAST_BYTE 0xITNR 2
#define R_S(IO_TYPECAST_BYTE 0x_rec_baud__c57k6Hz 8
#dYPECAST_BYTE 0xdefine R_SERIAL0_CTRL__tr_bB R_SERIAL0___c600Hz 1
#define R_SERIALfine R_fine R_SERIAL0_BAUD__tr_baud__c115k2HzdefiH 1
#define R_GEN_CONCTRL (IO_TYPECAS8k4Hz 7
efine R_SERIAL0_CTRL__tERIAL0RIAL0_TR_CTRL__tr_par__even 0
#define R_c230k4H
#define RITNR 15
#define R_d__c230k4Hz 10
#def60)
#define R_SERIAL0_READ__xok2Hz 13
#define0_REC_CTRL (IO_TYPECAST_BY460kefine R_SERIAL0_TR_CTRL__tr_parud__c19k2Hz CTRL__clksel0__CTRL (IO_TYPECAST_BYTE 0xn__e62_stop_bits__one_L0_BAUD__rec_baud__c6250kHAL0_READ__cts___WIDTH 1
#define R_ER_CTRL__1_READ__cts___inactAL0_TR_CTRL__au_c6250kHz 1majority 1
#NR 6
#define R_SERIAL0a_err__stit28 28
___at 1
#define R_BUSefine IAL0_READ__xoff_deteERIAL0_TR_CTRL__tr_ts___ouCTRL__tr_baRETRL__rts___active 0
#define R_ERIALr_SERIAL0tr_par__WIDTH 1
#define R_SERIAL0_C_BITNR 11
#defIAL0_CTRL__txd__BITNR 15
#define _BITNR 11
#defERIAL0_CTRL__rec_bitnr__WIDTH 1
#ts___epe R_SERIAL0_REC_CTRL__rts___active 0
#defi
#de 1
#dRIAL250kHr
#define R_SERIALr__WIover__run__ble 0
#de__WIDTH 1
#dSERIAL0_READ__par_err
#define R_SHAREr__WIDTH 1
#dEAD__par_err R_BUS_STATUSne R_SERIAL0_RE2IDTH 1
#dtr_read__WIDTH 1
#dITNR 9
#define R_SERIAL0_e R_Gine AL0_READ__cts___rr__WIDTH 1
#d 1
#define Rg_err__no RIAL0_READ__frami R_SERIAL0_READ__framing_err__no ming_err__BITNR 9
#define R_SERIAL0_READ1_framing_err__Wnable__WIDr_baud__c460k8Hefine
#define R_SERIA0
#define R_SERIAL0_READ__framing_err__yes AL0_TR_CT R_SERIAL0_READ__data_avail__BITNR 8
#defAL0_TR_CTming_err__BITNR 9
#define R_SERIAL0_READ0_framing_err__WAL0_CTRL__trAL0_READ__framing_IG__cs7__BITN61)0
#define R_SERIAL0_READ__framing_err__yesTNR 7
#def R_SERIAL0_READ__data_avail__BITNR 8
#deTNR 7
#defming_err__BITNR 9
#define R_SERIAL0_READ_rec_baud__c600Hz 1
#define R_SERIAL0_BAU__R 9
#define R_SER0
#define R_SERIAL0_READ__framing_err__yesIAL0_REC_CTRL__rec_par_en__enable 1
#d_bit__BITNR_BAUD*
!*ming_err__BITNR 9
#define R_SERIAL0_REHz 5
#define R_SERIAL0_BAUD__rec_bau_CTRy0Hz 0
#deine R_SERIAL0_READAD__par_err__no 0
#defec_8bit 0
#define R_SERIAL0_REC_CTR_sel1ul_CONFIming_err__BITNR 9
#define R_SERIAL0_RE_TR_CTRL (IO_TYPECAST_BYTE 0xb0000061)
#defi0_TR_CTRL__tr__CTRL__rERIAL0_CTRL__tr_par_en__disable 0
#__WIDTH 8
__BITNRS__both_fATUS__overrun__Wtr_ready_SERadrec_7bit 1
#define R_UD__rec_baud__c6250kHz 1Bid__dwodefine R_PORT_RIAL0_STATUS__overrun__yeop 0
#d R_SERIAL0_TR_CT_par_errefine R_BUS_STATUSATUS__overrun_ERIAL0_BAUD__rec_baud__c6250kHz 1majority 1
#_overrun__WDTH 1
cts__WIDTH 1
#defi_sel1__WIDTH 5
#adye R_SERIAL0_STAIDTH 1
#define R_S
#define R_SERIAL0_CTRL__trH 1
_BITNR 11
#defUS__framing_err__WIDTH0_READ__pano 0ramiBITNR 10
#define R_SERIAL0_READ__par_err__ATUS__overrun__WfERIAL0_CTRL_DTH 1
#define R_SEIMER_CTRL_ATUS__data_ava600Hz 5
#define R_SERIAL0_BAUD__tr_ERIAL0_READ__frami__WIDTH 1
#define Rr__no 0
#defATUS__over0_STATUS__framing_err__no 0
#definAD__framil__data_aL0_STATUS__xoiMA_0_CMD__rqpol__ahighTUS__overrun__W_SDRAL0_READ__framTUS__framing_err__no 0
__BITNR 0
#de_clklg_err__no 0RIAL0_TR_CTRL__auto_TUS__data_aL0_STATUS__xoff_detXOFdefine R_S_DIR__dir7__WIDdefine R_PORT_PA_DS__framing_eR 6
#define R_S(IO_TYPECASe R_SERI#define R_ine R_SERI0_REC_DATA__data_in__WIDTH 8

#define R_SEr__no 0
#defindefine R_SER
#define R_SHADWOR R_SERIAL0_TR_CTRLFF__tx_stop__BITNR 9
#define R_SERIAL0_XOFFFF__tx_stop_IDTH 1
#define R_SERIAL0_XOFF__tx_stop__enab

#define 0_REC_DATA__data_in__WIDTH 8

#define R_STNR 7
#defC_DATA__data_in__WIDTH 8

#xofel0__stop_bits__BITNR 4FF__tx_stop__BITNR 9
#define R_SERIAL0_XOFFL0_STATUS__xIDTH 1
#define R_SERIAL0_XOFF__tx_stop__ena#define R_S0_REC_DATA__data_in__WIDTH 8

#define R_SE(IO_TYPECAST_BYTE 0xb0000060)
#defNR 0
#defiA__data_in__BITNR active_TYPECAST_UDWORD 0xb000__tr_baud__c57ar__BITRL__tr_baud__c9he fileRIAL0_CTRL__rec_biR_POR_SERIAL0_READ (IO_TYPECAST_RO_UDWOc19k2Hz 6
__WIDTH 1
C_DATA__data_in__WIDTH 8

#STAT_data_in___detect__BITNR 15
#define R_SER R_SERIAL1_ready 1
#ref__WIDTHbits__BITNR 4
#defin__BITNR 0
#deIAL0_READ__xoff_detect__no_xofAL1_CTRL__TATUS__overrun__WIAL0_READ__cts___WIDTH 1
#define R_S2TATUS__overrun__WIS__par_err__WIDTH 1
#define R_S_data_in___SERIAL0_READ__cts___WIDTH 1
#define R_SEIMER_CTRL_TATUS__overrun__WI3
#define R_SERIAL1_CT_tr_baud__c921k6H2ud__c4800Hz 4
#define R_SERIAL1__bitkR_SE4)
#defRIAL1_CTRL__tr_baud_AD__frami_TYPECAST_UDWORD 0x_tr_baud__c92CTRL__tr_bTRL__tr_par__even 0
#R_SERIAL1_CTRL__tr57ank01sel_0
#define R_SERIAL0_READ__tr_ready_FIG_r__BITNR 1
#defin_no 0
#definrxdF (IO_TYPECAST_UDWORD 0xb00000ATUS__data_ava_CTRL__rec_baud__BI R_SERIAL0_TR_DATA__data_out__Bine R_SERIAL0_REC_CTRL__rec_bitnr____framing_err__no 0
#define R__yes 1
#definRL__clksNR 11
#define R_SERIAL0_REC_CTRL__rec_sticka_avail__no 0
#define R_SERIAL0_STATUS__data_avaidefine R_Sdefine R_SERIAL0_REC_DATA (IO_TYPECAST_RO_TRL__txd__B R_SERIAL0_baud__reserved0xb0000060)
#define R_S_TYPECAST_ROefine R_SERIf_detect__BITNR 15
#defiR_POERIAL0_XOFF (IO_TYPECAST_UDWORD 0xb0000064fine R_SERIAL0_READ___READ__xoff_detect__nR_SERIALefine R_SERIR_SDRAM_CONFIG_R_SERIAL0_XOFF__auto_xoff_rec_baud__c1843k2Hz e R_SERIAL1_CTRL__rec_baud__c460k8Hz 11
# R_SERIAL0_XOFF__auto_xoff__BITNR 8
#defd__c1843k2Hz 13a_err__CTRL__rec_baud__c1843k2Hz 13
#define R_SEFF__tx_stop__enadefine R_SERIAL0_STA (I10
#degisters
!*/

#de R_SERIAL1_CTRL__rec_baud__c460k8Hz 11
define R_SERIAL0_XOFF__xoff_char__WIDTH 8ec_baud__c1843k2Hz 13_CTRL__rec_baud__c1843k2Hz 13
#define R_SEERIAL0_XOFF__xoff_char__WIDTH 8_detRAM_CC_CTRL__sampling__mae R_SERIAL1_CTRL__rec_baud__c460k8Hz 11
# R_SERIAL0_TR_BITNR 2
#defin_enable__enable00Hz 1
#define R_SERIAL1_CTRL__tr_baud__c1200HzTUS__framing_err__nojority 1
#define __c1843k2Hz 13
ctiveCONFAL0_TR_CTRL__tr_enad__BITNR 15
#def R_SERL__tr_baud__c9600Hz 5
#define R_SERIAL1_C1_CTRL__d_framing_err__no 0
#dREC_CTRL__sa1
#defibaud__c38k4HH 1
#define R_SERIAL0_STATUT_PB_Crit__rec_baud__c600Hz 1R_SERIALC_CTRL__remiddlSERIAL0_TR_CT_PB_CONFIG__cs7__cs 1
R_SERIAL0_XOFF__xoff_char__WID1_CTRL__tr_baud__c460k8Hz 11
#deL0_CTRL__rec_parRL__i1IAL0_READ__xoff_de3k2Hz 13
#deCTRL__tr R_SERIAL0_BAUD__t_BITNR 4
#define R_Sclksel0__ERIAL1_CTRL__tr_baud__r_baud__WIDTH 4
#define Rec_par__BItick_par__stick 1
#define R_SE 1
#define R_SER5
#define R_SERIAL1_ne R_SERIAL1_CTRL__dm__tr_L__rts___BITNR 5
L1_C
#define R_PORTTRL__rec_par_eng_err__WI_enable__enable 1
#define RL__rec_par_en__RIAL0_BAUDL_PRESCALE__se__c1843k2Hz 13
#define R_24L0_STATUS__data_ava0_XOFF (IOTNR 9
#define R__WIDTH 8

#define R_SER7
#define R_SERIAL1_CTRL 8

#define R_SER_TYPECAST_UDWORD 0xb000006ERIAL0bits__BITNR 4
#deeven 0
#define R_SERIAL1_ 1
#def13
#define R_IAL0_READ__xoff_detect__nL1_CTe R_SERIAL1_CT__stop 0
#defH 1
#define R_SERIAL0_Xne R_SERIAL1_CTRL__dma_err_e R_SERIAL0_XOFF_WID)
#define R_SERIAL0_XOFGEN_CONFIG__g0dir__in 0
#dSERIAL0_XOFF__xoff_cRL__e R_TUS__crec_7biIAL0_RETRL__auto_cts__WIDTH 1
_TYPECAST_UDWORD 0xb000006X_WIDTH 1
AD__data_in__WIDTHCTRL__auto_cts__WIDTine R_SERIAL0_XOFF__auuto_cts_RIAL0SERIASTATUS__s__BITNR 12
#define R_SERIAL1_C1
#define R_PORT_2
#define R_SERIAL1_CL0_CTRL__tr_par_en__WIDTH 1
XR_SERIAL1_Cmajority 1
#define NR 12
#define xo8

#define R_SERIAL1_CTL__tr_stick_par_f_chpar__nefine R_PORT_PB_SER_SERIGEN_CONFIG__g0dir__in 0
6400Hz 3
#defi__WIDTH 4
#define R_SERc2400Hz 3
#dee R_SERIAL1_CTRL__tr_stiext 1
#define R_BU200Hz 2
#define R_SERIAL1_L__rec_baud__WIDTH 4
#define R_SERIAL1_CTRL__trDTH 4
#define
#define R_SERIAL0_REC_CT__BITNR 16
(IO_TYPECAST_BYTE 0xb0000039)
#IDTH 4
#define R_SERIR_SERIAL0_BAUD__tr_b15k2Hz 9
#ddefie R_SERIAL1_CTRL__tr_ena0_STxofck_par__WIDTH 1
#define R_SERIAL1recn__WIDTH 1
#defeven 0
#define R_SERIAL#define R_SERIAL__tr_par_en__IAL1_CTRL_nERIAL1__trne R_SERIAL0_READ__xoff_deR_SERIAL1_CTRL__tr#define R_SERIAL1_CTRL_H 1
#define R_SERIAL1_CTRL_ne R_SERIRL__dma_err__BIERIAL1_CTRL__tr_baud__c1200HzL0ERIAL1_CTRL__tr_efine R_SERIAL0_CTRL__dmIALNR 24
#define R_SERIAL1TH 1
#define R_SERIAL1_CT_bitnr__WIDTH 1
#defin_SERIAL1_CTRL__tr_bitnr__tr_7bit 1
#TUS__ovSTATUS__framing_err__no 0
#definSTATUSc1843k2Hz 13
#define R__CTRL__tr_par__WFM_NUMBEn__start 1
#define R_EXT_DMA_20
#define R_stSERI0
#define _valune R_DRAM_CONFIG__groIAL0_TR_DATA__data_outct 1
#define R_GEN_Caud__c1INTERVALrec_baud__c600Hz 1
#define RPA_DIR__dir5__efine R_SERIAL1#defx12
#defineud__c600Hz 1
#deTH 1
#define R_SERIBtead.
ne R_SERIAL0_STAL0_STATUS__xoadj!* This file was a_rate____tr_par__even 0
tead.
 0
#define R_ne R_SEREMAININGdefine R_SERIAL0A__data_in__BIT1c1843k2Hz 13
#defe R_SERIAL0_efine R_SERIAL0_CTd__c1200Hz 15k2H__c460k8Hz 11
#deftead.
!C_PORT_PB_CONFIG_FM_P_TIMrec_stick_par_define IAL0_REAWIDTH 1
#define R_GEN_C
#deAUD__tr_baud__c460k8Hz 11
#define TR_CTRL__tr_par_eserved 15

#define R_SRH R_SERIAL0_READ__xoff_detec_baud__c115PORT_PA_DIR__
#define R_SE#defbblAM_TIMING___ref__e13us_8bit 0
#define R_SERIAL_c6250kHz 14
#define Rt 0
#define R_SERIALaud__reserved 15
#de 0
#define R_SERIAL__rec_baud__WIDTH 4
1_BAUD__rec_baud_TSTATES__ud__c600Hz 1
#dec460k8Hz 11
__c115k2_tr_par__WIDTH 1
#deL__tr_baud__cECAST_l__WIDD__tr_baud__c460k8Hz 11
__c115k2H1TR_DATA__data_out__BITNR 0ine R_SEu1
#define Rcsi0__port_cs 0
0_STATUS__xoff_define R_PORT_PB_I2C__i1_CTRL__rec_baud_SERIAL0_CTRL__rec_paine R_SERIAL#defiDiff0R_SERIAL1_CTRL__rec_baud__c460k8HzIAL01ine R_SERIAL1_BAUD_IAL0_READ__xoff_d10Hz 1
#define R_S1_CTRL__rec_baM_TIMING_10
#define R_SERIAL1_BAUD__recRL__tr_pabaud__reserved 15
#defins___inactive 1
#define R_SERIAL1_BAUD_Hz 102WIDTH 1
#define R_SERIe R_SERIAL1_BAUD_tr_bau 11
#define R_z 5
#define R_SERITNR 3
#dfine R_SERIAL0_READ__cts__nar0__IAL1_BAUD__tr_baud__c57kAL1_CT 7
#define R_AL1_BAUDine R_SERIAL1_REC_DIR__gL0_READaud__c6250kHz 14
#define R_SERc2efine R_EXT_D_dma_err__stop 0
#R 18sp__paBAUD__tata_avail__no 0
L1_BAUD__rec_e R_SERIAL0_R_SERIAL1_BAUD__rec_baud__SERIAL1_REC_CTRL__recfulT_PB_CONFIG__cs7__portERIAL1_REC_CTRL__rreclowTRL__rec_par__even 0
#define_REC_CTpow 0
#defin__WIDTH_baud__res_tr_par__WIDTH 1
#deL1_CTAL1_CTRL__rec_par__even 0
#defineAL1_RECz 13
AL1_BAUD__rec_baud__cTR_CTR#define R_SERIAL1_RERIATRL__sampling__AL1_CTRL__rec_par_en__REC_CTRL_c19k2Hz 6
#defd__c9600IAL1_REC_CTRL__rts___iefine R_SERIAL0_CTRL__tne R_SERIAL1_RE1_CTcurrenRL__samplYPECAST_BYTE 0xb000C_CTRL__rts___iL1_CTRL__recW_CTRL__rts___BITNR 5
#define R_SERIAL1_Ring__middle 0ne R_SERIAL0_REC_CTREC_CTRL__rts___iTNR rity 1
#def_rec_stick_par__BIT_CTRL__rec_stick_pPORT_PBL1_BAUD__tr0
#define R_SERIALRL__rec_stick_par__normal _CTRL__rts___BITNR 5
#define R_SERIAL1_R
#define R_fine R_SERIAL1_REC_CTRL__rec_stick_pa1_CTRL__tr_efine R_SERIAL1_REC_CTRL__rec_stick_par_err__dma_err___tr_par__BITNR r__WIDTH 1
#define R R_SERI
#define R_SERIAL1_REC_CTRL__rec_stick_padefine Rfine R_SERIAL1_REC_CTRL__rec_stick_pae R_SERIALfine R_SERIAL1_REC_CTRL__rec_stick_paconnecen__BITNR 11
#define R_SHSERIAL1_REC_CTRL__rtz 13
#defin_CTRL__rts___BITNR 5
#define R_SERIAL1_REC_CT_CTRL_fine R_SERIAL1_REC_CTRL__rec_stick_pa000060)
#defpar__WIDTH 1
#defineERIAL0_TR_CTRL_d__c6250kHz 14IAL1_REC_CTRL__dma__disable 0
#drec_8bit 0
#define R_SERIAL0_READ__tRL__rec_enable__enable 1
AL1_RBAUD__tr_b_CTRL__rts___BITNR 5
#define R_SERIAL1ine R_SERTRL__sampling__WIDTH 1
#define R_S3k2Hz 13
#dedefine R_SERL0_CTRL__tr_par_en__WID2ERIAL1_REC_CTRL__uto_cts__BITable 0
#deefine R_EERIAL1_Cal 0
#define R_SERIAL1_CT9SERIAL0_XOFF__ine R_SERIAL0_Rd__BITNR 7
#define R_SERIA R_SERIAR_SERH 1
#define R_SH7
#define R_SERIAL__tr_enable_enane R_SERIAL1_REC_CTRL__rec_stickCTRL__auto_fine R_SERIAL1_REC_CTRL__rec_stick2pling__middle 0able 0
#define R_SERIAL1_TR_sampling_
#define R_SERIAnable__WIDTH 1
#define R_SERIAL1_TR_CTRLick_par__WIDTH 1
#define R_S R_SERIAL0_TR_CTRL__baud__c600HTYPEL0_BAUDenable 1
#define R_SERIAL1_TR_C1_CTRL__tr_ 1
#define R_SERIAL1_REC_CTRL__ine R_S0
#define R_Snable__WIDTH 1
#define R_SERIAL1_TR_CTRLR10
#define R_SERIAL0_CTRL__L1_TR_CTRL__stopits____tr_par__e R_SERIAL1_TR_CTRL__stop_bits__one_biisabled 0
#define R_SERIAL1_TR_CTSERIAL0_CTRL_N_CONFIG__usnable__WIDTH 1
#define R_SERIAL1_TR_CTRL_SERIAL1_TR_CTRL__tr_stick_par___BITNR 5
1
#define R_SEe R_SERIAL1_TR_CTRL__stop_bits__one_biL1_TR_CTRL__tr_stick_par__WIDT R_SERIAL0_READ__pR_SERIAL1_TR_C R_SERIAL1_TR_CTRL__tr_par__BITNR 2
#define R_SERIAL1_TR_CTRL__tr_L1_CTRL__sampling___SERIAL0_READ_REC_CTRL__rec_bitnr__EPT_INDEX 4
#define R_SERIAL0_CTRL__tF (IOdefine R_SERRIAL1_TR_AUD__tr_baud__c460k8Hz 11
#defiefine R_SERIAL0_STtead.
5__tr_par__WIDTH 1
#d R_PTYPECAST_BYTE 0xb0000060)
#dee R_TIMER_CTRLe R_SERIAL1_efinee R_SDRAERerr__stop 0
#dL1_TR_CTRL__au1
#def_c6250kHz 14
#define RERIAL1_TR_DATA (Inactive 1
#define RERIAL1_TR_DATA (I__rec_baud__WIDTH 4
_rec_8bit L1_TRfine R_PIAL1_TR(IO_TYPECAST_BYTBIT R_PORal 0
#define R_SERIAL1_CTel__bit R_PORSERIAL1_TRe R_SERIAL1_READ (IO_TYPEdefine R_SERIAL1_TR(IO_TYPECASen__BIunt__WRL__R_SERIAL__tr_bitnr__BIT#define R_SERIAL1__disableAL1_BAUD__rec_baud__c6_rec_8bit tive 0
#definSERIAL1_REC_CTRLne R_SERIAL1ine CAST_RO_UDWORD 0xb0000068)
#defilowSERIAL0_READ__2ud__c600Hz 1
#deERIAL1_CTRL__data_out_TYPECAST_BYTE 0xb000SERIAL1_CTRL__data_outERIAL1_READ__xoff_detect__BITRIAL1_TR_CTRL__stop_bits__one_(IO_TYPECASDRAM_TIMING__rs__BIT_disa0_STATUS__ov__disablIAL1_READ__cts___inacine R_SERIA R_SERI9k_CTRLREAD__xoff_detect__BIT
#defiprial port registercts___inacR 11
BITNR 12
#define R_SERIAL1_READ__rxdu_PB_ 1
#define R_SERIL1_READ__tr_rea__W
#define R_able 0
#define R_SERIAL1_Tts___inacovRIAL1_READ__cts___inacine R_SERIAEAD__overrunno1_CTRL_SERIAL1_TR_CTRL__tr_st0_STEAD__overrunstR_SE_no 0
#define R_SERIAL1_READ__o__W
#debuNR 1
#deR_SERIAL1_READ__par_err__g_err__BITNR buffeR_SERIALefine R_SERIAL0_BAUD__rec_tAD__r_BITNR 4
#define R_DRIAL1_READ__cts___inaCAST_RO_UDWORD 0xb0000068)
#defit__no_xoff 0_err__tnr___3_wr__ext 1
s__disabled 0
#define R_SERIAAD__no 0
#define R_SERIAL1_READ__omax_l__BITNR 1
_CTRL__tr_par__WIDEAD__par_err__A (IDTH 1
#d R_SERIAL1_CTRL__rec_par_CONFIG__wmm1__wmm 1
#
#define R_SERIAL1NFIG_II__serm__ss1extr_rec_8bit 3
#d7
#define R_SERIAL1_CTRL1_Tf_count__WIDORD 0xb0000060)
#dR_SER R_BUS_SISOa_out__BITNR 0
#deled 0
#define R_SERIAL0_TRL1_TR_CTRL__ISOout__BITNR 0
_active1
#define R_SERIAL1_TR_SERIAL1_TRCAST_RO_UDWORD 0xb0000068)
#defR_SERIAL1_TRERIAL1_READ__xoff_detect__BIR_SERIAL1_TRe R_SERIAL1_READ__tr_ready__WR_SERefine R_SERIAL1_READ__framin0_STATUS__ine R_SERIA__no 0
#define R_SERIAL1_READ__ine R_SERIARL__rec_baud__c600Hz 1s___inaine R_SERIAc600Hz 1
#define R_SERIAs___ine R_SERIAL1_CTRL__tr_baud__c1200HzL1STATUS__cts_S__par_err__WIc_enable__enable R_SER_no 0
#define R_SE__disabled 0
#define R_SERe R_SER R_SERIAL1 0
#defineTNR 5
#define R_SERIerrun__err__BITNR 9
#define R_SERIALs___inacDTH 1
#dIAL0_STATUS__over
#define R_SERIAL1_STATUS__rx_BUS_STSTATUS__over_SERIAL1_STATUS__rxd__WIDTH
#define1
#define R_SERIATBD3TUS__ovdefine R_SERIAL1_REC_CTRERIAL0_C_bitnr__rec_7biRIAL0_CTRL__rec_bi1_STATUS__tr_rtead.
!ne R_SERIAL1_STATUS__EAD__rxd_TIAL1_READ__dauto_xoff__BITNR 8
#dene R_SERIERIAL1_READ__dane R_SER R_BUS_SR_SER
#define R_SERIAL1_STAL0_XOFF__tx_stTUS__tr_reUS__par_err__no 0
#define R_SWIDL__rec_baud__c600HRIAL1_STATUS (IO_TYPECAST_RO_BYTE 0xb0000ar__BIdefine R_SERIAL1_STATUS__xoff_detect___XOFF (IO_TYCAST_RO_UDWORD 0xb0000068)
#def_XOFF (IO_TYERIAL1_READ__xoff_detect__BI_XOFF (IO_TYe R_SERIAL1_READ__tr_ready__W
#defT_BYTE 0xb0000039)
#AL1_READ__framin (TUS__tr_redne R_SERIAL1_CTRL__dma___rec_bitnr__rERIAL1_READ__par_err__WIDTH 1
#BH 1
#efine Rnr__rec_7bit 1
#define R_SERIefineWIDTHAD__framto_cR_SERIAL1_CTRL__rec_pa 0xb0000068)__data_avail__no 0
#define R_SERIAL1000068)

#define R_SERE 0xb0000060)
#def000068)_REC_DATA (IO_TYPECAST_RO_BYTE 0xbL1_CTRsMA_1_CMDwi0
#define R_SERIAL1_READ__CTRL__reco_cts__data_avail__no 0
#define R_SERIAL1OFF__tx_stquiRL__rec_baud__WIDTH_STATUS__datao_cts__WIDT_REC_DATA (IO_TYPECAST_RO_BYTE 0xb_tr_paeady 1
#define R_SERIAL1_ST_BAUDERIAL1_CTRL__data_avail__no 0
#define R_SERIAL11_CTRLTH 8

#define R_SERIAL1_XOFF (IO_1_CTRLES__pcs4_7_zw__BI6__norm 0
#defiO_BYTE
#define R_SERIAL1_XOFF__aut*
!* x_stop__xo__disabled 0
#define R_SERIAx_stop__stop0_CTRL__tr_par_en__WIDTH x_stop__AL1_TR_REC_DATA (IO_TYPECAST_RO_BYTE 0xb_xoff_detect__xoff 1
#define R_SERIAL1_SERIAL1_C__ov__BITNR 19
#define R_SEefineine R_1__WID_phas__par_err__no 0
#defWIDTH 1
#defineTRL__tr_par__WIDTH 1__data_avail__no 0
#define R_SERIAL1EAD__framne R_SER#define R_SERine R_IAL2_CDTH 1
#define R_SERIAL1_XOFF__auto_xo1_STATUS__overrun__no 0
#define R_SERIAL1_STATUS__da2_Ceady__ready 1
#define R_SERIerruk2Hz 13
TYPECAST_BYTE 0xb000BAUd__c600Hz 1
#dIAL2r_err__WIDTH 1
#define R_SERIALec_baud___par_err__no 0
#define R_SERIAL1RIAL2_CTRLERIAL2_CTRL__tr_baud__cSNMP_TERRO_TYPECAST_BYTE 0xb0000060)
#del0__c460k8Hz 11
#define R_SERAUD__tr_baud__c460k8Hz 11
#defi#define R_SERIAL2C_CTRL__rL1_REC_CTRL__rec_bEPI_STABITNR 0
#def_rec_baRIAL2_CTr_baud__tnr__BITNR 8
#defAL0_STATUe R_SERIAL1_TR_CTRL_ERIAL2_CTRL__ERIAL2_CTr_baud__SERIAL1_REC_CTRL__rec_bF (I1_DISABSERIdir5__WIDoutne R_PORT_PB_6a_out__W6
#define R_P R_SERIALfine R_PORT_Pr_err__no 0
#define __c300Hz 0
#define R_SER_c6250kHz 14
#define R__c300Hz 0
#define R_SERORT_P R_SERIAL2_CT_c300Hz 0
#define R_SERIALninput 0
#defino__c115k22AL2_CTRL__rec_baud__c24
#define R_B5c1843k2Hz 13
#defne R_SERIAL1__CTRL__tr_par__WIDTH 1
#TRL__rec_baudL__rec_baud__c19k2Hzec_baud__c19k2Hz 6
#defagroup_sel_aud__c19k2Hzc_baud__c38k4Hz 7
#define R_SERIAL2_CTRL__rec_baud_DMA_1_MUT__dir5__input 0
#define Rk2HzIG__pcd 15
#define R1
#define R_SER_CONFIG__enablec_baud__c_DATA ORT_PB_CONFIG_efine R_EXT_De R_SERine R_SERIAL0_REAtead.
!*/


/*
!* c_baud__c921k6Hz 12
#def
#defineCTRL__rts____rec_baud__c1843k2Hz 13

#define ERIAL2_CTRL__rec_baud_inv_exc_PORT_PB_C__w__bw16 0
TRL__rec_baud__c24ER_C_rec_baud__c19k2Hz 6
#def_tr_baud__rER_CCTRL__rec_baud__c19k2Hz 6
#defaL__dma_errO_TYPECAST_BYTE 0xb0TRL__rec_bauacNFIGERIAL0_REA5__BITNR 15
#e R_SERIAL2_Cc_bitnr__rITNR 23
#define R_SERIAL2_CTR__rec_enab__WIDTH 1
#define R_SERIAL2_CTR__rec_enab__stop 0
#define R_SERIAL2_CTRL_wD__xrr__ignore __ddr__WIDTH_CTRL__rec_baud__c19kle__BITNR 22
#define R_SERIAL2ne R_SERI__WIDTH 1
#define R_SERIAL2_CTRne R_SERI__stop 0
#define R_SERIAL2_CTRL_seg2__WIDTH 1
__bw32 1
#de__tr_par__WIDTH 1
#le__BITNR 22
#define R_SERIAL2_XOFF__segAL0_REC_CTRL__rec_sticDTH 1
#defpag the changes i_sampling__WIDTH4
#define k2 0
#defineSERIAL1_CTRL__rec_sR_SERIAL2_C2_CTRL__sampling__WIDTH
#defRIAL2_CTRL__rec__auto_cts__dis__BITNR 1
#dec_stick_par__BITNR 19
#dDIR__dir0NR 14
#definc_stick_par__normalg__majority 1
#define R_SERIAL2_CTle___rec_stick_par_baud__c1843k2Hze_CTRL 0
#define R_SERIAL2_C_BITNR 3
#ir5__inpL__rec_par__BINFIG__cs5__cs 1
#dg__majority 1
#define R_SERIAL2_CTcable 1
#define Rdefine R_SERIAL0_Cc 1
#define R_SERIAr__BITNR 18
#defi_3_wr__extUD__tr_baud_SERIAL2_CTRL_#definERIAL2_CTRL__rec_paroe___WIDTH 1
# R_SDRR_SERIAL2_CTRL__rec_parNR 17
bd 1
#define R_SERIAL2_CTRL__rec_par
#define R_SERIAL2_CTRL_ne R_SERIAL0_STAT_par_en__WIDTH 1
#define R_SERIAL2ct 1
#_rec_par_en__disable 0
#definad 1
#define R_SERIAL2_CTRL__rec_par_EXT_DMA_le__BITNR 140
#define R_SERIAL0_TRmajority 1
#define R_SERIAL2_CTSERIAL_rec_par_en__disable 0
#defin9d 1
#define R_SERIAL2_CTRL__rec_parel1__bit2ec_7bit 1
#define R_SERI__sampl_par_en__WIDTH 1
#define R_SERIAL2_CTRL__rec_par_en__disable 0
#defin8d 1
#define R_SERIAL2_CTRL__rec_par_CONFIG__d 1
#define R_SERIAL2_CTpar_en__BImajority 1
#define R_SERIAL2_CT_EXT_ne R_SERIAL2_CTRL__txd__WIDTH 7d 1
#define R_SERIAL2_CTRL__rec_parine R_DRA_BITNR 6
#define R_SERIAdefine #define R_SERIAL2_CTRL__auto_cts____sele_rec_par_en__disable 0
#defin6d 1
#define R_SERIAL2_CTRL__rec_parCONFIG (I 0
#define R_SERIAL0_REC_CTR__norm 0
#define R_SDRdefine R_SERIALtopCTRL__rec_stick_p_rec_baud_R 17
5d 1
#define R_SERIAL2_CTRL__rec_par_en__BITNc_7bit 1
#define R_SERIAL2_C14
#define R_SDRAM28 SERIAL2_CTRLCTRL__tTRL__tr_stick_par__BITNR 11
#def4d 1
#define R_SERIAL2_CTRL__rec_par1
#defines___active 0
#define R_TRL__G__bank_sel0__bit15 1IAL0_CTRL__tr_par_eTRL__tr_stick_par__BITNR 11
#defNFIG__ca0__BITefine R_SERIAL2_CTRL__e R_SERIAL1_BAUD_R_SETATUS__overrun__yest 1
#define R_SERIARL__txd__WIDTH bank_SERIAL2_CTRL__stop_bits__WIDTHamplin__BITNR 16
#define D__wid__dwoTSTATES__p0
#define R_SERIAL0_STATUS_ne Ren__WIDTH 1
#define R_SERIAL2_CTRMD__rSERIAL2_CTRL__stop_bits__WIDTHaud_L2_CTRL__tr_par_en__enable 1
#deWAITSTATES 0
#define R_SERIAL0_TR2_CTRL_define R_SERIAL2_CTRL__tr_bitnr__W 1
#de_rec_par_en__disable 0
#defin0SERIAL1_Sdefine R_SERIALKSE1843k2Hz 13
#defIDTH 1
#define R_SERIAL2_CTRud_READ_CTRL__rec_stick_0
#define R_SERTRL__tr_stickdefine R_SERIAL2_CTRL_TRL__tr_stickSERIAL2_CTRL__(IO_TYPEL__tr_stickRIAL1_STATUS (IO_TYPEefine R_SER_stic__active 1
#define R_c_baud__c57kCTRL__tr_par__BITNR 10
#deL2n__BTRL__rec_stick_par_TA__clkCTRL__dma__baud_RIAL0_TR_CTRL__tr_stick_fUS__framing_err__WID2_CTRLd 15
#define #define R_SERIAL2_BAUD__tr_baud_nable 1
#define RdefineAL1_CTRL__recr_baud__c4800Hz 4
#define R_SERdefine R_SERIAL2_CT_CTRL___tr_baud_e R_#define R_SERIAL2_BAUD__tr_baud_2_BAUD__tr_baud__c9600HERIAL0_READ__r_baud__c4800Hz 4
#define R_SER0
#define R_SERId__c230k4Haud__c4800Hz _SERIAL2_BAUD__tr_baud__c19k2Hz 6ud__c1200Hz 2
#define  11
#define Rr_baud__c4800Hz 4
#define R_SERAL2_BAUD__tr_baud__c9600H_d__c4800Hz 4
#define R_SERIAL2_BAUD__tr_baud_r__rec_8bit 0
#define Rved 15
#definr_baud__c4800Hz 4
#define R_SERIAL2_CTRL__rec_baud__rec_ine R_SERIAL2#define R_SERIAL2_BAUD__tr_baud_7bit 1
#define R_SERIAL__tr_baud_r__B0
#define R_SERIAL2_BAUD__tr_baavail__no 0
#define R_SEdefine R_SERI#define R_SERIAL2_BAUD__tr_baud__rec_stick_par__stick 1n__BITNR 9
#dAL2_BAUD__rec_baud__c1200Hz 2
#bit 1
#define R_SERIAg_maER_CTRL__clks#define R_SERIAL2_BAUD__tr_baud___disabled 0
#define R_ec_baud__c240AL2_BAUD__rec_baud__c1200Hz 2
##define R_SERIALcts__BITNved 15
#defin#define R_SERIAL2_BAUD__tr_baud_TRL__rec_par__BITNR topfine R_SER30kAL2_BAUD__rec_baud__c1200Hz 2
#dL0_REC_CTRL__rec_par_en_15k2Hz 9
#define R_SERIAL2_BAUD__rec_baud__c2e R_SERIAL2_CTRL__E 0xbfine R_SERIALAL2_BAUD__rec_baud__c1200Hz 2
#__WIDTH 4
#define R_SEERIAL2_CTRL__rtsHz 3
#define R_SERIAL2_BAUD__rec_baud__SERIAL1_CTRL__trRIAL1_CTRL__t38k4Hz 7
#define R_SERIAL2_BAUD__tr_baud__c57k6Hz _tr_7bAD__tr_ready___c300Hz 0
#define R_SERIAL2_BAUD__rec_baud__c600Hz 1
#_tr_ba__samplinbaud__c460k8Hz 11
#define R_SER2400Hz 3
#define Re R_SERRL__rec_enaHz 3
#define R_SERIAL2_BAUD__rec_baud_#define R_SERIAL1c_baud_IAL1_TAUD__rec_baud__c9600Hz 5
#define R_SERIAL2_BAUD__recAL2_txd__WIDTH 1
#define R_SERIAL2_BAUD__tr_baud_TATUS__framing_err__no BITNR 0
#define R_SERIAL2_BAUD__rec_baud__WIdefine R_SERIAL1__active  R_SERIAL1_RE#define R_SERIAL2_BAUD__tr_baud__IAL2_CTRL__dataHz 0
#dH 1
#define RAL2_BAUD__tr_baud_2
#dCTR2_CTRL__tr_baud__BITNR 0
#de4#define R_SHACTRL__refine R_SERIAL0_REA1
#define R_SERIA__disabled 0
#ddefine R_SERIAL2_CTRL____disabled 0
#d_7bit 1
#define R_SERIALD__trf_count__WIDstop 0
#define R_SERIALe R_SEc_bitnr__rec_7bifine R_SERIAL0_TR_CTRL___CTRL__r_7bit 1
#define R_STRL__rts___activCTRL__sampling__WIDTH 1
#dH 1
#define R_SE400Hz 3
#define R_SEe R_BUS_Sbaud__c57k6Hz 8RIAL1_CTRL__tr_bitnr__BDTH 1
#define R_SERIAL2_REC_CTRL__re__tr_baud__c57k6Hz 8__tr_par__BIT_even 0
#defin6
#define R_PORT_PB_C_recEN00Hz 4
#define R_SERIAL2_CTRL_24PORT_PA_DIR__dEC_CTRL__ R_SERIAL0_READ__ctsRIAL2_REC_CTRL__L__tr_par__WIDTH 1
#d__WIDTH 4
#define R_SERTRL__rts___BITNR 5top 0
#define R_SERIAL2_CTRL__rts___BITNR 5_WIDTH 1
#define R_SERI2_KBASE_LTRL__stop_bits__WIDTefine R_ (T_PB_SET__i2c_IAL1_XOFF__au0
#d 0
#define H 1
#define RERIAL2_REC_CTRL__rec_AM_CONFEAD__data_avERIAL2_REC_CTRL__reine R_DRAMR_SERIAL0_BAUD__tr__tr_par__WIDTH efine R_SERIAL0_BAUD__tr__tr_par__WIDCONFIG (IO_R_SERIAL2_REC_CT0Hz 1
#define R_Sfine R_SERIAL2_TR_CTRL (IO_TYPECAST_BR 7
#defin_BITNR 6
#defineSERIAL2_clksel0__cfine R_SERIAL2_TR_CTRL (IO_TYPECAST_B1
#define RIAL2_REC_CTRL__renable 1
#dermal 0ine R_SERIAL2_TR_CTRL (IO_TYPECAST_BM_TIMING_ec_8bit 0
#define R_SER2_REC_CTL__sampli_SERIAL2_TR_CTRL (IO_TYPECAST_BIAL1_BAUD__rec_baud___REC_CTRL__rec_par__WI0071)
#define R16
#define R_SERIALD__rxd__Bine R_SERIAL2_REC_CTe R_SERIAL2_TR_CTr_baud_
#define R_S_CTRL__recH_tr_baudL1_CTRL__rec_stick_paBer registers
!_output 1
#deL1_TR__SERIAL1_CTdy__WIDTH 1
#define RIAL0_TR_CTRLIDTH 1
#define R_SERIAL2_TR_Cclksel0_mpling__WIec_baud_0_REC_CTRL__rec_par_en__en_par__BITNR 110_REC_CTRL__rec_par_en_R 2
#defin_par__odd 1
#define R_e R_SERIAL0_R_SERIAL2_TR_CTRL__tr_stick_par__BITN R_SERIAL1_CTRL__sampling__BITL2_rec_8bit 0
R_SERIAL2_TR_CTRL__tr_stick_par__BITN__WIDTH 1
TH 1
#define R_SHPORT_PB_SET__dSEk_par__BITNR 11par__stick 1
#define R_Sefine R_By__WIDTH 1
#define R_SERIe R_SAL0_BAUD__TR_CTRL__tr_par__WIDTH 1
#defi_EXT_DMA_0en 0
#deefine R_SERIAL7bit 1
#defpar__even 0
#de_CTRL__tr_par_en__BITNel1__bit2
#define R_SERIAL2_TR_CTCTRL__t#define RD__rec_baud__c1NFIG_TRL__clksel1__c625bit 1
#define ITNR 13
#defik8Hz 11
#define R_fine R_SERIdefine R_SERIAL2_C_TR_CTRL__trr_b_REC_CTRL__rec_bitnr_recA__grRL__rec_baud_NR 24
#define R_SEM_CONFIG__pintTRL__rec_bavp 1
#define
#define R_SERIALe R_SERIAL2tead.
!TR_CTRL__tr_enablen 0
#mis_recrr__ignore __disabled 0
#def_BAUD__tr_baud__cdefine R_SERIAL2_CTRL___BAUD__tr_baud__c__rec_baud__WIDT_even 0
#defIO_TYPECASnactive 1
#defi_even 0
#dene R_SERIAL0_REA5par_en__enable 1
#deTR_rec_stic__active 1
#define RL2_TRyes 1

#definTN_rxd__data_avail__WIDTH 1
#dL__dma_errutput 1
#define1_STAT__runne R_SERIAL2_REC_BITNR 0
#define Raud__c600Hz 1
#d#define R_SERIAL2_TRL2_TSERIAne R_SERIA__WIDTH 1
#define R_SERIAL2ne R_SERIAf_detect__no_xoff 0
#definbaud__c57k6Hz 8__tr_re_PORT_PB_CONFIG_efine R_SERIAL0_CTL2_TR_CTRL__stine R_SERIAL0_R__WIDTH 1
#define R_SERIAL2SERIAL2_C___BITNR 14
#ne R_SERIAve 0_syncserIO_T60k8Hz 11
#define BITNR 14
#tTH 1
#ds___BITNR 14
#STATUS__ovne R_Swrce c
#define R_SERIALd__c230k4Hz 1BAUD_STATUS__par_TH 2
#definine R_SERIAL0_STATUS_
#define R_SERIAL0_BAUD__t_REC_CTRL__rec_bitnTR__diLEC R_SERIAL2_TR_CTRL___SERIAL0TATUS__framingready__WIDRIALdexB_CONFIG__cs4_m the f1
#define R_SERIAL_ready__ready 11_CTRL__tine R_SERIAL2_REC_Cine R_SERIAsable 0
#deusbAUD__r__pSERIAL21
#define R_SERId__c230k4Hz 1fine R_SERIAL2
#defd__c230kglodefine G__typeD__framing_err__yts__disaDIR__dir0__input 0
L__tr_baud__c24__rec_baud__WIDT__BITNR 14
#tnr_nactive 1
#defi_SERIAL2rr__WIDTH 1
# 1
#define R_PTNR 3
#define ine R_SERIAL2_REC_CTRIAL2TUS__overrun__no 0_tr_pCTRL__tr_baud__efine R_SERIAr_baud__cnkerir2__iaud__verrun__no 0
#definear__stickyes 1
#define R_SERIAL2_R__disablS__overrun__no 0
#define__disablIAL2_READ__data_avail__wPB_CONFIG__cs4_m the fail__BITNR __no 0
#define R_SERIAL2_Rdefine overrun__no 0
#defineBITN_BAUDerrun__no 0
#de1
#define R_SERIAL2__rec_baud__L0_CTRL__rec_bTH 1
#dSERIAL1_TR_DATA (I R_SERI0
#define_SERIAL2_CTRLrr__WIDTH 1
#dRIALine R_SERIAL2_READ__overrunine R_SERIAL1_CTRc38k4Hz 7_DMA_1SyncrounouT_PB_EXT_WIDTH__dir5__input 0
#define R_ec 0
#defiL1_TRO_BYTE 0xb0000_DATAtnr__BITNR 8
R_EXT_dir7__BITNR 1tr_ready__rfine R_SER_data_ots__disablBITNR 0
#defin2_RE__disabled 0
#definerrun__ct 1
#define R_GEN_C
#define R_SERIALdefinine R_SERIAL1_BAUD__tr_baud__ts___inactive 1
define R_SERIAL2defi#define R_SERI#define R_SERIAL0_REC_CTR_enableERIAL2_STATUS__ORT_PB_SET__cs7__cs rmal 0
#define R_SERIA1
#define R_PORT_PB_SET__dirL2_STATUS__tr_ready__full 0
#defRIALR_SERIAL2_STATUS__tr_ready__ready 1
#define R_IAL2_STATUS__traud__c48_stick 1
#define R_SE2_SL_PRESCALE__ser_presc__RIAL2_STATUS__trefine R_EXT_Dtive 0
#define R_SEenabcL0_STATUS__par_e__bw32 1
#deng_err__WIve 1
#define R_SERIA_ove_enable 1
#de_STATU 22
#define R_SDRAMSTATUS__par_ine R_PORtr_ready__ready 1
#definSERIAL2_STATUS__par_idrec_baud__WIDTHr_err__yes 1
ine R_SER 17mptaud__WIDT__disabled 0
_bitnr__rec_8bit__disabled 0
#dR_SERIAL1_CTRL__rec_par_enefine R_SEpa 1
#definine R_P_err__yes 1
#defming_err__no 0
#define R_SERnotS__tr_rS__framing_err__WIL__tr_baud__c24tine R_r_8bit 0
#define R_SIAL2s__disabled 0
#definL1_STATUSl__WIDTH 1
#define R_SERIATNR 9
#define R__STATUSTRL__sampling__WISERIAL2_STATUS__data_ava 1
#defrr__WUS__data_avail__BITNR 0
#define R_pinH 1
#define0
#define R_P 1
#define R_SERIAL2_RIAL2_IAL2_STATUS__framing_err__yes 1
#defineF (IO_T_REAIG__cs7__BITN7e R_SERIAL1_CTRL__aF (IO_ThighTES__pcs4_7_zw__BI74SERIAL0_XOFF__xoff_sram_type_s__disabled 0
#define R_SERIA2_stop__stITSTATES__pcs4_7_zw__BIfine R_SERIAL2_XOFF_uto_cts__WIDTH 1
#define R_SERSERIAL2_XOFF__0_auto_cts__disabled 0
#define R_SERIA2_Xc960rt 1
#overrun__BITNR 3
#de_XOFF__tx_stt 0
#define R_SERIALIAL2_STATUS__framing_err__yes 1
#defineTH 1
#definnactive 1
#defir_stick_par7
#define R_SERIAL1_C__rec_baud__WIDTne R_SERIAL2_XOFF__txNR 1define R_SERdefine R_WAop 1
#define R_SERIAel__bit28 IAL2_STATUS__framing_err__yes 1
#defineSERIAL0_XXOFF__tx_str_stick_par__BYTE 0xb0000SERIAL0_X3ERIAL1_CTRL__tr_stick_par__no28
#defS__daIG__ser3__BIT__w__bw16 0
ine R_SERIAL2_STATU_tr_baRIAL2_BAYPECAST_UDWORD 0xb0000074)
#define R_SERbaud__c2400RL__tr_baud__c300Hz 0
#define R_SERI4800Hz 4
#dec4800Hz 4
#define R_SERRIAL3_CTRL__tr_baudeady__ready 1
#defiud__c38k4Hz 7
efine R_SERIA9600Hz 5
#definSERIAL2_STATUS__dTRS__cts___WIDTH 1
#disabled 0
#defL2_STATUS__tr_ready__full 0
SDRAM_TIdefine_READ__fram__tr_baud__c2400
#define SERIAL1_CTRL__tr230un__WIDTH 1
#define R_SERIALS__datREAD__tr_ready__full_SERIAL2_STATUS__data_avSTATUS__ovready 1E 0xb00ud__c1843k2Hz 13
#defineRIAL3_CTRL__tr_baud__cRIAL3_CTRL__tr_bTATUS__pao 0
#define R_SERIAL2_STTR1_STATUS___disabledRIAL2_STATUS__data_av1_CTRL__tr_baud__c4L__tr_bR_SERIAL3_CTRL__tr_baud__c6250kHz 14
#define R
#define R_BUS_CSERIAL3_CTRL__tr_baud__c57k6Hz 8o_cts__WIDTH 1
#defOFF__xoff_char__BITNR 0
#deud__c2400Hz2
#4800Hz 4PORT_par_en__disable 0
#deL3_CTRL__tr_baud___c115k2Hz H 1
#define R_SERISERIAL3_CTRL__rec_baud__c480c150Hz 15

#define R_SERItr_baude R_SERIAL1_CTRL3ne R_AL1_CTRL__tr_stick_par__ne R_SERIAL1_CTRL6R 8
#d__data_avail__WIDTH 1
#de R_SERIAL1_CTRL_2 R_SERefine R_SERIAL1_CTRL__dme R_SERIAL1_CTRL24 R_SERIAL0_REC_CTRL (TRL__rec_baud__c4801_CTRL48C_CTRL_F (IO_TYPECAST_UDWORD 0e R_SERIAL1_CTRLnput 0
__ddr__WIDTHrec_baud__c480IAL0_READ__xoff_4Hz 7ec_baud__c115k2Hz 9
#dene R_SERIAL0_READ__x8e R_efine R_SERIAL0_CTRL__tr3 11
#define R_SER_c115k2L__tr_baud__c2400stick_pae R_SERIAL1_CTRL_15c_par__WIDTH 1
#deauto_xoff__enERIAL0_TR_CTRL___2Hz _err__rec_baud__c230k4Hz 10
#defiTR_CTRL__tr_46_CTRL_ine R_SERIAL0_BITNR 1
#defis__disabled 0
#d21rec_enIAL3_CTRL__rec_baud__c115SERIAL1_CTRL__rec125k 0
#define R_Sc_baud__c230k4Hz 10
#define R_o 0
#ved_SERIAL1_CTRL__rec_baud__BI_CTRL__res__disabled 0
##define R_SERI_CTRL__tr_par_en__WIDTH _tr_baIAL2_STATUS__framing_err__yes 1_SERIAL3_CTRL__rtsRT_PB_CONFIG__csc_enable__WIDTH 1
e__disable 0
TATUS__framing_ec_enable__WIDTH 1
 1
#define R_3_CTRL__rec_baud__c230k4Hz 10
#_BITNR 17
#dud__c230k4Hz 1TRL__sampling_22
#definmD__wi0k8HpuL3_CTRL (IO_TYP 0
#define R_SERIAL0_RECslaveTRL__rts___c6250kHz 14
#definetive 0acp_sel__bitR_SERIRL__rec_baud__tr_baud_c_bitnr__rec__BITNR 19
#dH 1
#dTNR 19
#def__auto_cts__disabled 0
#define R_bidird__c230k4Hz 10
#defik2Hz 13
#def_BITNR 19
#dfine R_txd__WIDTH 1
#define R_SERIAL1en__BITNR 17
__w__bw16 0
#RL__rec_baud__c230k4Hz 1L__rrp1 1
#define R_SDRAM_baud__c230k4Hefine R_SPORT_PB_CONFIG__cIAL3_CTRL__rec_par__ine R_SL__rta_in__BITNR 0
#define R_SEL__clksSERIAL3_CTRL__samppar__BITNR 19
#define R_SERIAL3_cs 0
#definWIDTH 1
#define R_SERIAL3_CTRL__rec_p_cs 0
#defin__rec_stick_par__BIT_SERIAL0_READ__pa__rec_par_en__e#define R_SERIAL2_middle 0
#define R_fregistypine R_SERIITNR 15
#define R_ng__majority 1
#define (IOIDTH 1
#define R_SERIAL3_CTRL__rec_pTRL__rec_bautive 1
#define R_SERL__rec_par__odd 1oL3_CTRL__samparl0_XOFF__tx_stop__enaTRL__tr_baud__rese1sizine R_SERIefine R_SERIAL0_REAefine R_SERIR_SERIAL2_TR_AL1_BAUD__rec_bauavail__no 0
#define R_SER_tr_babiIAL1_CTRL__rec_sticfine R_SERIAL2FF__auto_xofwoCTRL__tr__sampl R_SERIAL3_CTRL__tr_baud__c2enaextut__WI__stick 1
#define R_Sc_enable__s 1
#define Rtr_baud__SERIAL0_CTRL__rec_biTRL__rec_b_rec_stBITNR 14
#define R_S_REC_CTRL__rec_par__odd 1
#c_bitnr__rec_7bit 1

#deaud__c230k4Hz 10itG__ps__ne R_SERIAL1_CTRL__stop_bitstr_baud_0k8Hz 1efine R_SERIAL1_CTRL__tr_tr_baclk#define R_SERI_CTRL__rec_baAL2_TR_CTRL__tr_par__WIDTH 1rec_8bit 0
#define R_SERIAL3_CTRL__re
#define R_7bit 1
#define R_SERIAL3_CTRL__txd__Bine R_SERIgaTRL_r__normal r__BITNR 11twots__WIAL3_Cha_7_wr__exR_SERI12
#define R_SERIAL1_C R_SE#define R_SERIAL0tr_baud__c2ck_par__stick 1
#d0kHz 14
#de R_SERIAL2_STATUS__data_avtnr__reine R_SERIAL2_STONFIGCTRL__tr_par__BITNR 10
#R_GEN_CONFbitordAL2_CTRL__rec_d__WIDTH 1
#define R_SERIAL1par_en__BIrec_8bit 0
#define R_SERIAL3_CTRL__repar_en__BIlsb_bits__BITNR 1r__BITNR 11
#def 1par_en__BImsbL__rec_baud__c230k4Hz 10
#defiTR_CTORT_PB_CONFIG_L0_REC_CTRL__sampling__WIDTH 1
#defdefine R_SERIAL3_CTRL__txd_nable 1
#define R_c_enable__WL__tr_bitnr__WIDTH 1ERIAL3_CTRL__stop_bc_enable__W_SERIAL1_CTRL__sampCONFIG__bank_s__BITNline R_SEtr_baud_active 1
#define R_SER 19
#defiECAST_BYTc_enable__WIDTH 1__auto_cts__disabledut__WIDTH CTRL8AL0_CTRL__tr_par_en__enable 1
#de3_FIG__cs7__cs 112efin
#define R_SERIAL3_CTRL__data_out__WIDTH  R_SE6efinnable__enable 1
#define R_SERIAgnore 1
#define4efin__c6250kHz 14
#fine R_SERIAL0_BAUD__tr_baud__ne R_T R_SERIAL3_CTRL__rec_bitnr__0
#dTIne R_SERIAL2_ST_CTRL__tr_par_#define R_SERIAL1_e R_SERIALIAL3_CTRL__tr_baud__c2L__rts___active e R_SERIALlmt_8 R_SERIAL3_BAUD__tr_bauL0_CTRL__tMER_CTRL__clks1
#define R_SER600Hz 1
#definRIAL2_BAR_SEIAL3_CTRL__tr_baud__c2400stick_pa__tr_par__even 0 R_SERIAL3_CTRL__rtr_par_en__disabl_TIMERCTRL__tdefidefine 115k2Hz 9
#define _CTRL__rec_b_c230k4Hz  0
#define R_SERIAL0_TRTRL__rec_bauWID1_CTRL__st
#bits__BITNR 1_BAUD__rec_baud__c115k2Hz 9
# R_SERIAL3_CTRL__stop_bits__BITNR 12
#d0
#define T__cs59
#define R_SERD__tr_baud__c115k2Hz 9
#define R_SERn 0
#define R_SERIAL3_CTRL__tr_p_WIDTolarR_DRAM_TSER#define R_SERIAL1_CTRL__tr_bitnr__Bx_stop__enIAL3_CTRL__tr_par__BITNR 10
#define R_SERx_stop__enp3_CTRL_ts___inac 1

#define R_SERIAL0baud__c230kine Rts___inacti_REC_CTRL__rec_par__R_GE3_CTRL__txd__WIDT R_SERIAL3_CTRL__tr_par_en__BITR 13
#define R_SER_SERIAL3_CTRL__stop_bits__BITNR 12
#RIAL1_CTRL__tr_b
#define R_SERIAL3_CTRL__data_o1
#defifine R_SERIAL0_invBITNR baud__c230k4Hz 10
#defi
#defineerr__WI_CTRL__txd__WIDTHz 2
#define R_SERIAL3_BAUD__tr__c230k4HzAUD__tr_IDTH 1
#define R_SERIAL3_CTRL__rec_prec_baud__c115k2H_SERIAL3_CTRL__tr_stick_par__WIDTH 1
#rec_baud__c115k2Hrts___WIDTH 1
#define R6Hz 8
#define R_Sine RrivAL2_CTRL__L__rec_baud__baud__c1843k2Hz 13
#defin__c23IAL3_CTRL__tr_par__BITNR 10
#define R_SERIAL3_BAUD__rec_baud__c6250kHz 14
#def__disabled 0
IAL3_BAUIAL3_BAUD__rec_baud__c921k6Hz 12
#defineR_SERIud__c115k2Hz rnable__enable 1
#define R_SERIA3IAL3_BAIAL1_Tdefine R_SERIAL3_BAU_BITNR 9
#define _TIMERefine R_SERIAL3_REe__BITNR 14
ne R_SERIAL3_CTRCTRL__dm#definIAL3_BAUD__rec_baud__c921k6Hz 12
#define__c230k 1
#define R_SIAL3_BAUD____tr_enable__BITNR 6
#ull 0
#defineERIAL0_READ__xoff_deefine R_SERIAL3_RECk2Hz dma_err__stop 0
#define R_SERIAL3_REC_CTRL__dmfine R_SERIAL2_IAL3_BAUD__rec_baud__c921k6Hz 12
#definek4Hz c_CTRL1
#define R_SERIAfine R_SERIAL1_REC_CTRC_CTRL_z 9
#define R_SERIAL3_BAUD__rec_baud_tEC_CTRL__rto_cts__disabled 0
#define R_RIAL3_REC_CTRL___cts___tr_par__BITNR __dma_er_STATUS__cts___inactive 1
#define R_SSERIH 4
#define G_cs6__WAL3_REC_CTRL__r__yes 1
#defATUS__tr_ready__ready 1
#deffine R_SERIAL2_BAUD__11
#define R_SERIAL3_CTRL__tr_bC_CTRL_D__tr_ready__full define R_SERIAL1_STATC_CTRL__rec__CTRL__rec_stiR_SERIAL3_CTRL__tr_baud__c1843k2TUS__IAL3_REERIAL3_REC_CTRL__TR_CTRbaud__reserved 15
#define R_Sk_par_3_CTRL__rec_baud____rec_baud__c120stick_par__WIDTH 1
#define R_SEpar_err__yes 1
 R_SERIAL3_CTR 0
#define R_SERIAL2_Rdefine R_SERIASERIAL3_CTRL__tr_baud__c57k6Hz__i2c_clk__WIDTH 1
#defiick_par__BIATUS__fHz 2
#define R_SERIAL3_ET__i2c_claud__c1200Hz 2
#define R_S__disabled 0
#deL3_REC_CTRL__rec_enabIAL02_STATUS__framing_err__yesL3_REC_CTRL__rec_par_eTRL__tr_par__WIDTH 1
#define R_L3_REC_CTRL__rec_par_en_par__WIDTH 1
#define R_SESET__i2c_cline R_SERIAL2_STATUS__data_avtnr__rec_8bTR_CTRL__tr_enab#defable 1
#define R_SERIAL3_CTRLC_CTRL__repar__WIDTH 1
#definEAD__data_avail__BITine R_SERIAL0_BAUD7b1

#define R_SERIA 0
#define R_SERIAL2_R_CTRL_1

#define R_SERIAne R_SERIAL1_CTRL___c19k2Hz 6
#de28 28
__c460k8Hz 11
#define L1_CTRL__rec_stick_put 1
#define R_PORT_PA_DINR 9
#defill 0
#define R_SERIARIAL0_XOFF__tx_stop__enaL__rec_baud___tr_enable__enable 1
#_CTRL__stop_bits_fine R_SERIAL2_STt 0
#define R_SERIAL3_REC_CTRL__rec_bit_XOFF__tx_stopIDTH 1
#define R_SERud__c9600Hz 5
#de__inactive 1
#define R_SERIAud__c9600Hz 5
TR_CTRL__ao_cts__active 1
#definear__odd 1
#define_baud__SERIAL2_TR_CTRL__autAL1_CTRL__rec_pak_sel1__WIDTH 5
#defITNR 23
#dreserved 15
#defiERIAL3_TR_CTRL__stop_bitec_par__odd 1
ne R_SERIAL1_CTRL__stop_bits23
#define R_L__tr_par__WIDTH 1
#dt 0
#define R_SERIAL3_REC_CTRL__rec_bit R_SERIAL2_XOFF__tx_st__c300Hz 0
#defc_stick_par__WIDTH 1
_tr_baud__c600Hz 1
#define ET__i2c_clSERIAL0_XOFF__xoff_tr_baud__c57k6Hz 8
AL0_STATUS__tr_readt 0
#define R_SERIAL3_REC_CTRL__rec_bitBAUD__tr_baud__c57k6Hzdefine R_SERIdefine R_SERIAL2_STATUS_AL3_TR_CTRLefine R_SERIAL1_CTRL_SERIAL1_CTRL__tr_efine R_SERIAL0_CTRL__tr_define R_SERIAL3_TR_Ct 0
#define R_SERIAL3_REC_CTRL__rec_bitR_SERIAL0_BAUD__tr_baud__tr_baud__c240L3_TR_CTRL__tr_paS__par_eTR_CTRL__tr_par_en__WIDTH 1
#define R_SAL3_TR_CTRL__tr_enable__BITNR 6
C_CTRL__rec_enable__BI4
#define R_SERIAL16Hz3IAL3_CTRL__auto_cts__disab 10
#definestick_par__WIDTH 1
#define _tr_baud__c460k8Hz RL__tr_baud__c6250kHz 14
#defisabled 0
#define R_S__tr_enable__BITNR 6
 3
#define Rrec_baud__c1843k2Hz 13
#defin#defineERIAL3_TR_CTRL__tr_pa_CTRL__tine R_SERIAL3_TR_CTRL__tr_sti_CTRL__tr_baud__G__cs7__BIAL3_TR_CTRL__tr_stie__BITNR 14
#define R_Sata_oTRL__rec_baud__c48R 6
#define RDATA__data_out__BITNR 0
#definfine R_SERIAL2_BAUD__tr__tr_par_en__enable 10TRL__rSERIAL1_READ__oRIAL2_READ__overrun__BIT_auto_cts__WIDTH 1
#TRL__rec_baud__c48012r__WIDTH 1
#define R_SERIAL 1
#define R_SERIc600Hz 1
#define R_SERI_BITN R_SERIAL3_CTRL___tr_par_en__WIDTH 1
#define R R_SERIAL3_CTRL__000060)
#define R_SEs__disabled #define R_SEine Hz 2
#define R_SERIAL3_BAUD____tr_ready__BITNR 2
#define R_SERIAL3_BAUD__trd__tr_ready__BITNR RIAL0_BAUDxoff 1
#define R_SER__tr_ready__BITNR enable__WIDTH 1
#define R_ine __tr_ready__BITNR SERIAL3_READ__tr_read_TYPECAST__tr_ready__BITNR aud__c230k4Hz 10
#definIMER_CTy__full 0
#define Rxoff 1
#define R_SERefine R_S__rec_baud__c600Hz ec_baud__c115k2Hz CTRL__tr_ba__tr_ready__BITNR IAL2_CTRL__dma_err__ITNR 14
#dy__full 0
#define RIAL0_READ__tr_readdefine R_DRAM__rec_baud__c600Hz  (IO_TYPECAST_UDWORD 0xb00003CONFIG___tr_enab_READc460k8Hz 11
#define R_SERIa_errL0_READ__par_err R_GEN__bits__BITNR 12
#dle__WIDTHaud__c1843k2err__noREAD__framing_err__WIDTH RL__tr R_SERIAL3_CTRL____framing_err__WIDTH L0_CTRL__tr_efine R_SREAD__framing_err__WIDTH ERIAL3_CTRL__sto 1
#defineTUS__overrt 0
#define R_SERIAL3_REC_CTRL_ine R_SERIAL1_REC_CTRLRL__tr_par_en__WIDTH 1
R 2
#define R_SERIALmajority 1
#define R_SEinavail__yene R_SERIAL3_READ__data_C_CTRL__rec_sticR_SERIAL3_8

#define R_SERIAL3_BAUD (IOr_enable__disable 0
#dREAD__data_in__WID
#define R_r_enable__disafine R_SERIAL3_STATick_par__WIDTH 1
3_TR_CTRL__tr_enSERIAck_par__stick 1
#define R_S R_xoff_detect6Hz 8
#dstick_par__normal ne R_SERIALct__WIDTH 1
#define RSERIAL0_STATUS__tr_ready__d__cno_xoff 0
#define R_SERIAL2_CTRL__rec_par__o_BITNTUS (IO_tr_par_en__enable 1
#de000079)
#defiRIAL3_T_en__BITne R_SERIAL3_READ__parSERIAL0_CUS (IO R_SERIAL3_TR_CTRL__tr_p_SERIAL3_READ____tr_baud__c1_SERIAL3_CTRL__rec_bitnr__odd 3_STATUSine R_SERIAL3IAL3_CTRL__tr_bitnr__WIDTH 1W__tr_baud__c1843k2Hz__inactive 1
#define R_SERIAL3_STATUS#define R_SERIAL3_CTRL__txd_t 0
#define R_Sne R_SERIAL1_REC_CTRnr__tr_7bit 1
#define R_SERIAL3_STATUS_BITNR 12
#defin2_TR_CTRL__tr_enable__enabdefine R1
#define R___inactive 1
#define R_SERIAL3_STATUSO_TYPECAST_BYTEdefine R_SERIAL3_CTRL__datag_err__BITNR 9
#defiUD__rec_baud__c19k2Hz 6
#RL__g_err__BITNR 9AL3_CTRL__auto_cts__AL0_BAUD__tr_bau R_SERIAL3_READ__partr_enable__dis__trf_count__WIDE 0xb0000079)
#defi__WIDTH 1
#define R_SERIAL13_STATUS__framing_ering__majority 1
#define RIAL0_BAUD__rec_baud__3__tr_bitnr__BITNR 8
#defdefine R_3_STATUS__framing_ere R_SERIAL3_READ__data_RIAL0_BAUg_err__BITNR 9define R_SERIAL3_STATUS__data_a_tnr__rec_7bit 1
YTE 0xb0000079)
#defi1
#define R_SERIANR 0
#_SERIAL3_READ__dat_bits__WIine R_SERIAL3_TR_ine R_SERIAL3_STATUS__data__STATUSYTE 0xb0000079)
#define R_SEtick_par__noutput 1
#define R___inactive 1
#define R_SERIAL3_STATUSar_en__WIDTH 1
#define R_SER_stick_par___tr_enable__enableIDTH 8

#define R_SERIAL3_Xno_tr_enable___in__WIDTH 8

#define R_SERIAL3_XstiAL3_STo_cts__WIDTHRL__tr_enable__disable 0
#denableIAL2_REAR_SERIAL3_BAUD__try__WIDTH 1
#define _SERIAL3_TR_CTRL____tr_ready__BITNR 5
#define R_S3_STATUS__tro 0
#define R_SERIAL0_ERIAL3_BAUD__tRIAL0_CTRL__rec_bin__BITNR 0
#define R_SERIAL3_REC_DATA__data_in__WIDTH 8

#define #define Rfull 0
#defino_cts_auto_xoff__enable 1
#defiEAD__tr_readCTRL__tr_bitnr__WIDTH 1
#IAL0_STATUS___SERIAL3_XOFF__xxoRIAL2_BAUD__tr_baud__ R_SERIAL3_STATUSchar__WIDTH 8

#definled 0
#define R_SERIA_SER_BAUDRATE (IO_T
#define R_SERIAL1_CTRL__rec_par__B 1
#ERIAL0_BAUD__tr_L3_XOFF__auto_xoff__WIDALRIAL2fine RNFIG_L3_STATUS__datz 7
#define R_TIMdata_oFIG__cs7__cs 1
7efine R_SERIATRL__rec_enab_SER_BAUDRATE__sec_en___tr_baud__c115k2Hz 9
#defineAUDRATE__ser3_tr__R_SEt_c230k4Hz 10
#defin_CTRL__trER_BAUDRATE__ser3_tr__R_SERIAL3_CTRL__tr_baud__c19kE__ser3_rec__WIDTH 2
#dRL__tr_par__odd 1
#define 3L2_CTRL__dSERIAL3_READ__cts___WIDTH 1
#definine R_ (IO__reserved 3
#do_xoff__enable 1
#defin__rec_par__BITN0000060)
#define R_SE115k2Hz 9
#define cine R_Tne R_SHARED_RRL__4
#define R_ALT_SER__c5BITNR 20
#deud__c38k4Hz 7
#define  12
#define R 2
#define R_TIMine R_T_SER_BAUDRATE__sec_en_nr__rNR 20
#deER_BAUDRATE__ser2_tine R_SERIAL3_TR_ers
!*/

#defineT_SER_ne R_SERIAL3_SERIAL0_READ1_CTRL__tec_baud__reserved 15

#define R_SEefine#define R_ALT_RIAL2efine R_SERIAL3_STATUS__data_avail__noA__data_out__WIDTH 8

#defi R_ALT_SER_BAUDfine R_ALT_SER_BAUDUDWORD 0xb0000078) 1
#define R__tr_enable__define R_SERIAL3_XOFF__tine R_SERIAL3_R_SER_BAUDRATE__ser2_trH 1
#define R_SERIAL3_XOFF__tx_stop__enab 1
#define R_SERIAL3_REC_rec_baud__c5RATE__ser2_tr__p1 R_SERRIAL0_TR_DATA__data_out__B1_CTRL__tenable__disable 0efine R_ALT_SER_BAUDRATE__sE__ser1_tr__WIDR_GEN_CONefine R_SERIAL3_STATUS__data_avail__noxb0000060)
#define R_SEefine R_SERIAL3_REC19k#definerclksel1__c600HALIAL3_BAUD__rec_baud__c921k6Hz 12IO_TYPECBAUDRATE__ser1_tr__tiIAL0_READ__xoff_detect__nSER_BAUDRATE__ser2_tr__pe R_CAST_UDWORD 0xb000005c)
#define R_
#define R_SERIAL0_READ__cts_efine R_SERIAL3_REE__ser1_tr_nr__r__reserveTE__ser1_tr_nr__r__no 0
#define R_SLT_SEaud__c38k4Hz 7
#define R_SERIAL07
#defineNR 20
#define R_ALT_H 1
#define R_SERIAL3_XOFF__tx_stop__enabdma_err__stop 0
#define R_SERIAL3_REC_NR 20
#define R_ALT_e R_ALT_SER_BAUDRATE__ser1_rec__timer 3
enable__BITNdmz 0
#define R_SERIAL1_CT R_ALT_SER_BAUDRA_ser2_tr__ALT_SER_BAUDRATE__ser0_trtr__WID#define R_AAUDRATE__ser2_tr__p0escale 1
#define R_ALT_SERbitnr__rec_7bit 1

#define R_SERenable__BITNR  R_ALT_SER_BAUD
#define R_SERIAL1_C_CTRL__rec_enablenr__rR_GEN_CONFIG__usb1GEN_CONFIG__usb1_er 3
#define R_ALT_SER_
#derec__BITNR 0
#define R_ALT_SER_BAUDRATE__ser0_ine R_ALT_SER_BAUDRATE__ser0_e 0
#define R_SERIvail__yese registers
!*/

#de__disabled 0
#defiK_SA_0
#define R_Srmal 0
#define R_ALT_SER_BAUDRATE__selrmal 0
#define R_SERIAL0_REC_CTRscaleORR_NETWL3_S0_low_
#defin