strict digraph "" {
	node [label="\N"];
	"253:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff826d85210>",
		fillcolor=turquoise,
		label="253:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"254:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d85250>",
		fillcolor=springgreen,
		label="254:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"253:BL" -> "254:IF"	 [cond="[]",
		lineno=None];
	"258:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff826d852d0>",
		fillcolor=springgreen,
		label="258:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"259:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fd3d0>",
		fillcolor=firebrick,
		label="259:NS
DlyCrcCnt <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fd3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"258:IF" -> "259:NS"	 [cond="['StateData', 'DlyCrcCnt', 'StartJam', 'PacketFinished_q']",
		label="(StateData[1] & (DlyCrcCnt == 3'h4) | StartJam | PacketFinished_q)",
		lineno=258];
	"261:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff8277fd150>",
		fillcolor=springgreen,
		label="261:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"258:IF" -> "261:IF"	 [cond="['StateData', 'DlyCrcCnt', 'StartJam', 'PacketFinished_q']",
		label="!((StateData[1] & (DlyCrcCnt == 3'h4) | StartJam | PacketFinished_q))",
		lineno=258];
	"Leaf_252:AL"	 [def_var="['DlyCrcCnt']",
		label="Leaf_252:AL"];
	"259:NS" -> "Leaf_252:AL"	 [cond="[]",
		lineno=None];
	"252:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7ff826d85090>",
		clk_sens=False,
		fillcolor=gold,
		label="252:AL",
		sens="['MTxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['StateSFD', 'Reset', 'PacketFinished_q', 'DlyCrcCnt', 'StartJam', 'DlyCrcEn', 'StateData']"];
	"252:AL" -> "253:BL"	 [cond="[]",
		lineno=None];
	"262:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fd290>",
		fillcolor=firebrick,
		label="262:NS
DlyCrcCnt <= DlyCrcCnt + 3'd1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff8277fd290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"262:NS" -> "Leaf_252:AL"	 [cond="[]",
		lineno=None];
	"257:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7ff826d85290>",
		fillcolor=turquoise,
		label="257:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"257:BL" -> "258:IF"	 [cond="[]",
		lineno=None];
	"261:IF" -> "262:NS"	 [cond="['DlyCrcEn', 'StateSFD', 'StateData', 'DlyCrcCnt']",
		label="(DlyCrcEn & (StateSFD | StateData[1] & |DlyCrcCnt[2:0]))",
		lineno=261];
	"255:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826d855d0>",
		fillcolor=firebrick,
		label="255:NS
DlyCrcCnt <= 3'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff826d855d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"255:NS" -> "Leaf_252:AL"	 [cond="[]",
		lineno=None];
	"254:IF" -> "257:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=254];
	"254:IF" -> "255:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=254];
}
