# coding: utf-8

"""
    Jungfraujoch

    API to control Jungfraujoch developed by the Paul Scherrer Institute (Switzerland). Jungfraujoch is a data acquisition and analysis system for pixel array detectors, primarly PSI JUNGFRAU. Jungfraujoch uses FPGA boards to acquire data at high data rates. 

    The version of the OpenAPI document: 1.0.0-rc.64
    Contact: filip.leonarski@psi.ch
    Generated by OpenAPI Generator (https://openapi-generator.tech)

    Do not edit the class manually.
"""  # noqa: E501


import unittest

from jfjoch_client.models.fpga_status_inner import FpgaStatusInner

class TestFpgaStatusInner(unittest.TestCase):
    """FpgaStatusInner unit test stubs"""

    def setUp(self):
        pass

    def tearDown(self):
        pass

    def make_instance(self, include_optional) -> FpgaStatusInner:
        """Test FpgaStatusInner
            include_optional is a boolean, when False only required
            params are included, when True both required and
            optional params are included """
        # uncomment below to create an instance of `FpgaStatusInner`
        """
        model = FpgaStatusInner()
        if include_optional:
            return FpgaStatusInner(
                pci_dev_id = '',
                serial_number = '',
                fw_version = '',
                base_mac_addr = '',
                eth_link_count = 56,
                eth_link_status = 56,
                power_usage_w = 1.337,
                fpga_temp_c = 1.337,
                hbm_temp_c = 1.337,
                packets_udp = 56,
                packets_sls = 56,
                idle = True,
                pcie_link_speed = 56,
                pcie_link_width = 56
            )
        else:
            return FpgaStatusInner(
                pci_dev_id = '',
                serial_number = '',
                fw_version = '',
                base_mac_addr = '',
                eth_link_count = 56,
                eth_link_status = 56,
                power_usage_w = 1.337,
                fpga_temp_c = 1.337,
                hbm_temp_c = 1.337,
                packets_udp = 56,
                packets_sls = 56,
                idle = True,
                pcie_link_speed = 56,
                pcie_link_width = 56,
        )
        """

    def testFpgaStatusInner(self):
        """Test FpgaStatusInner"""
        # inst_req_only = self.make_instance(include_optional=False)
        # inst_req_and_optional = self.make_instance(include_optional=True)

if __name__ == '__main__':
    unittest.main()
