# VHDL_Projects

<details>
<summary>Description</summary>
Lab Assigments from Bachelor Degree in Computer Engineering. It includes all VHDL projects developed during classes
</details>

----

<details>
<summary>Made Using</summary>
<b>Quartus Prime<b/>

![Quartus](https://i.imgur.com/EGLjymI.png)
</details>
