#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f206e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f20360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x1f47e60 .functor NOT 1, L_0x1f72be0, C4<0>, C4<0>, C4<0>;
L_0x1f729c0 .functor XOR 2, L_0x1f72880, L_0x1f72920, C4<00>, C4<00>;
L_0x1f72ad0 .functor XOR 2, L_0x1f729c0, L_0x1f72a30, C4<00>, C4<00>;
v0x1f6f5b0_0 .net "Y1_dut", 0 0, L_0x1f71900;  1 drivers
v0x1f6f670_0 .net "Y1_ref", 0 0, L_0x1f24a50;  1 drivers
v0x1f6f710_0 .net "Y3_dut", 0 0, L_0x1f72680;  1 drivers
v0x1f6f7e0_0 .net "Y3_ref", 0 0, L_0x1f70c40;  1 drivers
v0x1f6f8b0_0 .net *"_ivl_10", 1 0, L_0x1f72a30;  1 drivers
v0x1f6f9a0_0 .net *"_ivl_12", 1 0, L_0x1f72ad0;  1 drivers
v0x1f6fa40_0 .net *"_ivl_2", 1 0, L_0x1f727e0;  1 drivers
v0x1f6fb00_0 .net *"_ivl_4", 1 0, L_0x1f72880;  1 drivers
v0x1f6fbe0_0 .net *"_ivl_6", 1 0, L_0x1f72920;  1 drivers
v0x1f6fcc0_0 .net *"_ivl_8", 1 0, L_0x1f729c0;  1 drivers
v0x1f6fda0_0 .var "clk", 0 0;
v0x1f6fe40_0 .var/2u "stats1", 223 0;
v0x1f6ff00_0 .var/2u "strobe", 0 0;
v0x1f6ffc0_0 .net "tb_match", 0 0, L_0x1f72be0;  1 drivers
v0x1f70090_0 .net "tb_mismatch", 0 0, L_0x1f47e60;  1 drivers
v0x1f70130_0 .net "w", 0 0, v0x1f6d690_0;  1 drivers
v0x1f701d0_0 .net "y", 5 0, v0x1f6d730_0;  1 drivers
L_0x1f727e0 .concat [ 1 1 0 0], L_0x1f70c40, L_0x1f24a50;
L_0x1f72880 .concat [ 1 1 0 0], L_0x1f70c40, L_0x1f24a50;
L_0x1f72920 .concat [ 1 1 0 0], L_0x1f72680, L_0x1f71900;
L_0x1f72a30 .concat [ 1 1 0 0], L_0x1f70c40, L_0x1f24a50;
L_0x1f72be0 .cmp/eeq 2, L_0x1f727e0, L_0x1f72ad0;
S_0x1f39170 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x1f20360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1f24a50 .functor AND 1, L_0x1f703f0, v0x1f6d690_0, C4<1>, C4<1>;
L_0x1f39e40 .functor OR 1, L_0x1f705b0, L_0x1f70650, C4<0>, C4<0>;
L_0x1f47ed0 .functor OR 1, L_0x1f39e40, L_0x1f70770, C4<0>, C4<0>;
L_0x1f70a90 .functor OR 1, L_0x1f47ed0, L_0x1f708e0, C4<0>, C4<0>;
L_0x1f70bd0 .functor NOT 1, v0x1f6d690_0, C4<0>, C4<0>, C4<0>;
L_0x1f70c40 .functor AND 1, L_0x1f70a90, L_0x1f70bd0, C4<1>, C4<1>;
v0x1f47fd0_0 .net "Y1", 0 0, L_0x1f24a50;  alias, 1 drivers
v0x1f48070_0 .net "Y3", 0 0, L_0x1f70c40;  alias, 1 drivers
v0x1f24b60_0 .net *"_ivl_1", 0 0, L_0x1f703f0;  1 drivers
v0x1f24c30_0 .net *"_ivl_11", 0 0, L_0x1f70770;  1 drivers
v0x1f6c6a0_0 .net *"_ivl_12", 0 0, L_0x1f47ed0;  1 drivers
v0x1f6c7d0_0 .net *"_ivl_15", 0 0, L_0x1f708e0;  1 drivers
v0x1f6c8b0_0 .net *"_ivl_16", 0 0, L_0x1f70a90;  1 drivers
v0x1f6c990_0 .net *"_ivl_18", 0 0, L_0x1f70bd0;  1 drivers
v0x1f6ca70_0 .net *"_ivl_5", 0 0, L_0x1f705b0;  1 drivers
v0x1f6cbe0_0 .net *"_ivl_7", 0 0, L_0x1f70650;  1 drivers
v0x1f6ccc0_0 .net *"_ivl_8", 0 0, L_0x1f39e40;  1 drivers
v0x1f6cda0_0 .net "w", 0 0, v0x1f6d690_0;  alias, 1 drivers
v0x1f6ce60_0 .net "y", 5 0, v0x1f6d730_0;  alias, 1 drivers
L_0x1f703f0 .part v0x1f6d730_0, 0, 1;
L_0x1f705b0 .part v0x1f6d730_0, 1, 1;
L_0x1f70650 .part v0x1f6d730_0, 2, 1;
L_0x1f70770 .part v0x1f6d730_0, 4, 1;
L_0x1f708e0 .part v0x1f6d730_0, 5, 1;
S_0x1f6cfc0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x1f20360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x1f6d220_0 .net "clk", 0 0, v0x1f6fda0_0;  1 drivers
v0x1f6d300_0 .var/2s "errored1", 31 0;
v0x1f6d3e0_0 .var/2s "onehot_error", 31 0;
v0x1f6d4a0_0 .net "tb_match", 0 0, L_0x1f72be0;  alias, 1 drivers
v0x1f6d560_0 .var/2s "temp", 31 0;
v0x1f6d690_0 .var "w", 0 0;
v0x1f6d730_0 .var "y", 5 0;
E_0x1f336c0/0 .event negedge, v0x1f6d220_0;
E_0x1f336c0/1 .event posedge, v0x1f6d220_0;
E_0x1f336c0 .event/or E_0x1f336c0/0, E_0x1f336c0/1;
S_0x1f6d830 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x1f20360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x1f70e80 .functor AND 1, L_0x1f70de0, v0x1f6d690_0, C4<1>, C4<1>;
L_0x1f70fe0 .functor NOT 1, v0x1f6d690_0, C4<0>, C4<0>, C4<0>;
L_0x1f71050 .functor AND 1, L_0x1f70f40, L_0x1f70fe0, C4<1>, C4<1>;
L_0x1f71160 .functor OR 1, L_0x1f70e80, L_0x1f71050, C4<0>, C4<0>;
L_0x1f71340 .functor AND 1, L_0x1f712a0, v0x1f6d690_0, C4<1>, C4<1>;
L_0x1f71510 .functor OR 1, L_0x1f71160, L_0x1f71340, C4<0>, C4<0>;
L_0x1f71730 .functor NOT 1, v0x1f6d690_0, C4<0>, C4<0>, C4<0>;
L_0x1f717a0 .functor AND 1, L_0x1f71660, L_0x1f71730, C4<1>, C4<1>;
L_0x1f71900 .functor OR 1, L_0x1f71510, L_0x1f717a0, C4<0>, C4<0>;
L_0x1f71b00 .functor AND 1, L_0x1f71a60, v0x1f6d690_0, C4<1>, C4<1>;
L_0x1f71d00 .functor NOT 1, v0x1f6d690_0, C4<0>, C4<0>, C4<0>;
L_0x1f71d70 .functor AND 1, L_0x1f71c20, L_0x1f71d00, C4<1>, C4<1>;
L_0x1f71ea0 .functor OR 1, L_0x1f71b00, L_0x1f71d70, C4<0>, C4<0>;
L_0x1f72050 .functor AND 1, L_0x1f71fb0, v0x1f6d690_0, C4<1>, C4<1>;
L_0x1f71e30 .functor OR 1, L_0x1f71ea0, L_0x1f72050, C4<0>, C4<0>;
L_0x1f72530 .functor AND 1, L_0x1f72230, v0x1f6d690_0, C4<1>, C4<1>;
L_0x1f72680 .functor OR 1, L_0x1f71e30, L_0x1f72530, C4<0>, C4<0>;
v0x1f6dad0_0 .net "Y1", 0 0, L_0x1f71900;  alias, 1 drivers
v0x1f6db90_0 .net "Y3", 0 0, L_0x1f72680;  alias, 1 drivers
v0x1f6dc50_0 .net *"_ivl_1", 0 0, L_0x1f70de0;  1 drivers
v0x1f6dd40_0 .net *"_ivl_10", 0 0, L_0x1f71160;  1 drivers
v0x1f6de20_0 .net *"_ivl_13", 0 0, L_0x1f712a0;  1 drivers
v0x1f6df50_0 .net *"_ivl_14", 0 0, L_0x1f71340;  1 drivers
v0x1f6e030_0 .net *"_ivl_16", 0 0, L_0x1f71510;  1 drivers
v0x1f6e110_0 .net *"_ivl_19", 0 0, L_0x1f71660;  1 drivers
v0x1f6e1f0_0 .net *"_ivl_2", 0 0, L_0x1f70e80;  1 drivers
v0x1f6e360_0 .net *"_ivl_20", 0 0, L_0x1f71730;  1 drivers
v0x1f6e440_0 .net *"_ivl_22", 0 0, L_0x1f717a0;  1 drivers
v0x1f6e520_0 .net *"_ivl_27", 0 0, L_0x1f71a60;  1 drivers
v0x1f6e600_0 .net *"_ivl_28", 0 0, L_0x1f71b00;  1 drivers
v0x1f6e6e0_0 .net *"_ivl_31", 0 0, L_0x1f71c20;  1 drivers
v0x1f6e7c0_0 .net *"_ivl_32", 0 0, L_0x1f71d00;  1 drivers
v0x1f6e8a0_0 .net *"_ivl_34", 0 0, L_0x1f71d70;  1 drivers
v0x1f6e980_0 .net *"_ivl_36", 0 0, L_0x1f71ea0;  1 drivers
v0x1f6ea60_0 .net *"_ivl_39", 0 0, L_0x1f71fb0;  1 drivers
v0x1f6eb40_0 .net *"_ivl_40", 0 0, L_0x1f72050;  1 drivers
v0x1f6ec20_0 .net *"_ivl_42", 0 0, L_0x1f71e30;  1 drivers
v0x1f6ed00_0 .net *"_ivl_45", 0 0, L_0x1f72230;  1 drivers
v0x1f6ede0_0 .net *"_ivl_46", 0 0, L_0x1f72530;  1 drivers
v0x1f6eec0_0 .net *"_ivl_5", 0 0, L_0x1f70f40;  1 drivers
v0x1f6efa0_0 .net *"_ivl_6", 0 0, L_0x1f70fe0;  1 drivers
v0x1f6f080_0 .net *"_ivl_8", 0 0, L_0x1f71050;  1 drivers
v0x1f6f160_0 .net "w", 0 0, v0x1f6d690_0;  alias, 1 drivers
v0x1f6f200_0 .net "y", 5 0, v0x1f6d730_0;  alias, 1 drivers
L_0x1f70de0 .part v0x1f6d730_0, 0, 1;
L_0x1f70f40 .part v0x1f6d730_0, 1, 1;
L_0x1f712a0 .part v0x1f6d730_0, 3, 1;
L_0x1f71660 .part v0x1f6d730_0, 4, 1;
L_0x1f71a60 .part v0x1f6d730_0, 1, 1;
L_0x1f71c20 .part v0x1f6d730_0, 2, 1;
L_0x1f71fb0 .part v0x1f6d730_0, 3, 1;
L_0x1f72230 .part v0x1f6d730_0, 5, 1;
S_0x1f6f390 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1f20360;
 .timescale -12 -12;
E_0x1f33210 .event anyedge, v0x1f6ff00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f6ff00_0;
    %nor/r;
    %assign/vec4 v0x1f6ff00_0, 0;
    %wait E_0x1f33210;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f6cfc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f6d300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f6d3e0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x1f6cfc0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f336c0;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f6d730_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f6d690_0, 0;
    %load/vec4 v0x1f6d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6d3e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f6d3e0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f6d300_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f336c0;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x1f6d560_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x1f6d560_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x1f6d560_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x1f6d560_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1f6d560_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x1f6d560_0;
    %pad/s 6;
    %assign/vec4 v0x1f6d730_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1f6d690_0, 0;
    %load/vec4 v0x1f6d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6d300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1f6d300_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1f6d3e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x1f6d300_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x1f6d3e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x1f6d300_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1f20360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6fda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6ff00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1f20360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f6fda0_0;
    %inv;
    %store/vec4 v0x1f6fda0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1f20360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f6d220_0, v0x1f70090_0, v0x1f701d0_0, v0x1f70130_0, v0x1f6f670_0, v0x1f6f5b0_0, v0x1f6f7e0_0, v0x1f6f710_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f20360;
T_6 ;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1f20360;
T_7 ;
    %wait E_0x1f336c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6fe40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
    %load/vec4 v0x1f6ffc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f6fe40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1f6f670_0;
    %load/vec4 v0x1f6f670_0;
    %load/vec4 v0x1f6f5b0_0;
    %xor;
    %load/vec4 v0x1f6f670_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x1f6f7e0_0;
    %load/vec4 v0x1f6f7e0_0;
    %load/vec4 v0x1f6f710_0;
    %xor;
    %load/vec4 v0x1f6f7e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x1f6fe40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f6fe40_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/2012_q2b/iter0/response8/top_module.sv";
