<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>EON (shifted register)</h2> 
  <p>Bitwise Exclusive-OR NOT (shifted register) performs a bitwise exclusive-OR NOT of a register value and an optionally-shifted register value, and writes the result to the destination register.</p> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>sf</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="2">shift</td> 
      <td>1</td> 
      <td colspan="5">Rm</td> 
      <td colspan="6">imm6</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td colspan="2">opc</td> 
      <td colspan="5"></td> 
      <td colspan="2"></td> 
      <td>N</td> 
      <td colspan="5"></td> 
      <td colspan="6"></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4>32-bit<span> (sf == 0)</span></h4> 
   <a id="EON_32_log_shift"></a> 
   <p>EON <a title="32-bit general-purpose destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Wd&gt;</a>, <a title="First 32-bit general-purpose source register (field &quot;Rn&quot;)" class="document-topic">&lt;Wn&gt;</a>, <a title="Second 32-bit general-purpose source register (field &quot;Rm&quot;)" class="document-topic">&lt;Wm&gt;</a>{, <a title="Optional shift applied to final source, default LSL (field &quot;shift&quot;) [ASR,LSL,LSR,ROR]" class="document-topic">&lt;shift&gt;</a> #<a title="Shift amount [0-31], default 0 (field &quot;imm6&quot;)" class="document-topic">&lt;amount&gt;</a>}</p> 
  </div> 
  <div> 
   <h4>64-bit<span> (sf == 1)</span></h4> 
   <a id="EON_64_log_shift"></a> 
   <p>EON <a title="64-bit general-purpose destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Xd&gt;</a>, <a title="First 64-bit general-purpose source register (field &quot;Rn&quot;)" class="document-topic">&lt;Xn&gt;</a>, <a title="Second 64-bit general-purpose source register (field &quot;Rm&quot;)" class="document-topic">&lt;Xm&gt;</a>{, <a title="Optional shift applied to final source, default LSL (field &quot;shift&quot;) [ASR,LSL,LSR,ROR]" class="document-topic">&lt;shift&gt;</a> #<a title="Shift amount [0-63], default 0 (field &quot;imm6&quot;)" class="document-topic">&lt;amount&gt;</a>}</p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);
integer datasize = if sf == '1' then 64 else 32;
boolean setflags;
<a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp</a> op;
case opc of
    when '00' op = <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_AND</a>; setflags = FALSE;
    when '01' op = <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_ORR</a>; setflags = FALSE;
    when '10' op = <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_EOR</a>; setflags = FALSE;
    when '11' op = <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_AND</a>; setflags = TRUE;

if sf == '0' &amp;&amp; imm6&lt;5&gt; == '1' then UNDEFINED;

<a title="enumeration ShiftType   {ShiftType_LSL, ShiftType_LSR, ShiftType_ASR, ShiftType_ROR}" class="document-topic">ShiftType</a> shift_type = <a title="function: ShiftType DecodeShift(bits(2) op)" class="document-topic">DecodeShift</a>(shift);
integer shift_amount = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(imm6);
boolean invert = (N == '1');</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wd&gt;</td> 
      <td><a id="sa_wd"></a> <p>Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wn&gt;</td> 
      <td><a id="sa_wn"></a> <p>Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Wm&gt;</td> 
      <td><a id="sa_wm"></a> <p>Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xd&gt;</td> 
      <td><a id="sa_xd"></a> <p>Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xn&gt;</td> 
      <td><a id="sa_xn"></a> <p>Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xm&gt;</td> 
      <td><a id="sa_xm"></a> <p>Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;shift&gt;</td> 
      <td><a id="sa_shift"></a> <p>Is the optional shift to be applied to the final source, defaulting to LSL and encoded in <q>shift</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>shift</th> 
          <th>&lt;shift&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00</td> 
          <td>LSL</td> 
         </tr> 
         <tr> 
          <td>01</td> 
          <td>LSR</td> 
         </tr> 
         <tr> 
          <td>10</td> 
          <td>ASR</td> 
         </tr> 
         <tr> 
          <td>11</td> 
          <td>ROR</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;amount&gt;</td> 
      <td><a id="sa_amount"></a> <p>For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.</p> </td> 
     </tr> 
     <tr> 
      <td></td> 
      <td><a id="sa_amount_1"></a> <p>For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre>bits(datasize) operand1 = <a title="accessor: bits(width) X[integer n, integer width]" class="document-topic">X</a>[n, datasize];
bits(datasize) operand2 = <a title="function: bits(N) ShiftReg(integer reg, ShiftType shiftype, integer amount, integer N)" class="document-topic">ShiftReg</a>(m, shift_type, shift_amount, datasize);
bits(datasize) result;

if invert then operand2 = NOT(operand2);

case op of
    when <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_AND</a> result = operand1 AND operand2;
    when <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_ORR</a> result = operand1 OR  operand2;
    when <a title="enumeration LogicalOp   {LogicalOp_AND, LogicalOp_EOR, LogicalOp_ORR}" class="document-topic">LogicalOp_EOR</a> result = operand1 EOR operand2;

if setflags then
    PSTATE.&lt;N,Z,C,V&gt; = result&lt;datasize-1&gt;:<a title="function: bit IsZeroBit(bits(N) x)" class="document-topic">IsZeroBit</a>(result):'00';

<a title="accessor: X[integer n, integer width] = bits(width) value" class="document-topic">X</a>[d, datasize] = result;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>