[2025-09-17 00:33:39] START suite=qualcomm_srv trace=srv473_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv473_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2641695 heartbeat IPC: 3.785 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5051670 heartbeat IPC: 4.149 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5051670 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5051670 cumulative IPC: 3.959 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13642222 heartbeat IPC: 1.164 cumulative IPC: 1.164 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22054392 heartbeat IPC: 1.189 cumulative IPC: 1.176 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30344459 heartbeat IPC: 1.206 cumulative IPC: 1.186 (Simulation time: 00 hr 04 min 26 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 38751004 heartbeat IPC: 1.19 cumulative IPC: 1.187 (Simulation time: 00 hr 05 min 26 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 47211689 heartbeat IPC: 1.182 cumulative IPC: 1.186 (Simulation time: 00 hr 06 min 33 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 55611664 heartbeat IPC: 1.19 cumulative IPC: 1.187 (Simulation time: 00 hr 07 min 40 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 63959891 heartbeat IPC: 1.198 cumulative IPC: 1.188 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 72237808 heartbeat IPC: 1.208 cumulative IPC: 1.191 (Simulation time: 00 hr 09 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv473_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 80701849 heartbeat IPC: 1.181 cumulative IPC: 1.19 (Simulation time: 00 hr 10 min 59 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 84183098 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 04 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 84183098 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv473_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.188 instructions: 100000001 cycles: 84183098
CPU 0 Branch Prediction Accuracy: 91.5% MPKI: 14.99 Average ROB Occupancy at Mispredict: 27.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2818
BRANCH_INDIRECT: 0.4185
BRANCH_CONDITIONAL: 12.62
BRANCH_DIRECT_CALL: 0.703
BRANCH_INDIRECT_CALL: 0.5126
BRANCH_RETURN: 0.4594


====Backend Stall Breakdown====
ROB_STALL: 182526
LQ_STALL: 0
SQ_STALL: 566601


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 96.56198
REPLAY_LOAD: 70.206665
NON_REPLAY_LOAD: 15.713683

== Total ==
ADDR_TRANS: 11684
REPLAY_LOAD: 10531
NON_REPLAY_LOAD: 160311

== Counts ==
ADDR_TRANS: 121
REPLAY_LOAD: 150
NON_REPLAY_LOAD: 10202

cpu0->cpu0_STLB TOTAL        ACCESS:    1762370 HIT:    1756949 MISS:       5421 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762370 HIT:    1756949 MISS:       5421 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 189.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7676460 HIT:    6787210 MISS:     889250 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6219785 HIT:    5490157 MISS:     729628 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     536703 HIT:     397897 MISS:     138806 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     910144 HIT:     897997 MISS:      12147 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9828 HIT:       1159 MISS:       8669 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14421186 HIT:    8061898 MISS:    6359288 MSHR_MERGE:    1534383
cpu0->cpu0_L1I LOAD         ACCESS:   14421186 HIT:    8061898 MISS:    6359288 MSHR_MERGE:    1534383
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29881068 HIT:   26560703 MISS:    3320365 MSHR_MERGE:    1378921
cpu0->cpu0_L1D LOAD         ACCESS:   16858870 HIT:   15122674 MISS:    1736196 MSHR_MERGE:     341296
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13010933 HIT:   11436603 MISS:    1574330 MSHR_MERGE:    1037614
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11265 HIT:       1426 MISS:       9839 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.63 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12067661 HIT:   10342579 MISS:    1725082 MSHR_MERGE:     868793
cpu0->cpu0_ITLB LOAD         ACCESS:   12067661 HIT:   10342579 MISS:    1725082 MSHR_MERGE:     868793
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.111 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28262860 HIT:   27055976 MISS:    1206884 MSHR_MERGE:     300803
cpu0->cpu0_DTLB LOAD         ACCESS:   28262860 HIT:   27055976 MISS:    1206884 MSHR_MERGE:     300803
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.037 cycles
cpu0->LLC TOTAL        ACCESS:    1087196 HIT:    1017390 MISS:      69806 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     729628 HIT:     703893 MISS:      25735 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     138806 HIT:      99149 MISS:      39657 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     210093 HIT:     209838 MISS:        255 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8669 HIT:       4510 MISS:       4159 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4261
  ROW_BUFFER_MISS:      65290
  AVG DBUS CONGESTED CYCLE: 3.61
Channel 0 WQ ROW_BUFFER_HIT:       1602
  ROW_BUFFER_MISS:      34144
  FULL:          0
Channel 0 REFRESHES ISSUED:       7016

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533339       410869        74075         5049
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          486          359          190
  STLB miss resolved @ L2C                0          274          306          488          156
  STLB miss resolved @ LLC                0          344          591         2319          953
  STLB miss resolved @ MEM                0            3          208         2113         2242

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157109        54541      1155121       103941          555
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          277          132           28
  STLB miss resolved @ L2C                0          217          270           36            7
  STLB miss resolved @ LLC                0           77          291          518           74
  STLB miss resolved @ MEM                0            1           90          241          119
[2025-09-17 00:45:44] END   suite=qualcomm_srv trace=srv473_ap (rc=0)
