#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000254d652ccf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000254d655b180 .scope module, "tb_icache" "tb_icache" 3 2;
 .timescale -9 -12;
v00000254d65c0240_0 .net "ack", 0 0, L_00000254d652c040;  1 drivers
v00000254d65c0b00_0 .var "addr", 31 0;
v00000254d65c0920_0 .var "clk", 0 0;
v00000254d65c1320_0 .net "inst", 31 0, v00000254d65bed70_0;  1 drivers
v00000254d65c1c80_0 .var "rst", 0 0;
v00000254d65c1500_0 .var "send_pulse", 0 0;
S_00000254d64fed40 .scope module, "dut" "icache" 3 7, 4 1 0, S_00000254d655b180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 1 "send_pulse";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /OUTPUT 1 "ack";
enum00000254d651d210 .enum2/s (32)
   "START_WB" 0,
   "POLL" 1,
   "IDLE_WB" 2
 ;
enum00000254d651d170 .enum2/s (32)
   "START_WRITE" 0,
   "WAIT_BUSY" 1,
   "REWRITE" 2,
   "IDLE_WRITE" 3
 ;
enum00000254d651d2b0 .enum2/s (32)
   "REC" 0,
   "SEND" 1
 ;
L_00000254d652c040 .functor OR 1, v00000254d65beeb0_0, v00000254d65bf630_0, C4<0>, C4<0>;
L_00000254d652cba0 .functor NOT 1, v00000254d65c1c80_0, C4<0>, C4<0>, C4<0>;
L_00000254d652c190 .functor NOT 1, v00000254d65c1c80_0, C4<0>, C4<0>, C4<0>;
L_00000254d652c430 .functor NOT 1, v00000254d65c1c80_0, C4<0>, C4<0>, C4<0>;
L_00000254d652ca50 .functor NOT 1, v00000254d65c1c80_0, C4<0>, C4<0>, C4<0>;
L_00000254d652bd30 .functor NOT 1, v00000254d65c1c80_0, C4<0>, C4<0>, C4<0>;
v00000254d65bec30_0 .net "ack", 0 0, L_00000254d652c040;  alias, 1 drivers
v00000254d65beeb0_0 .var "ack_hit", 0 0;
v00000254d65bf630_0 .var "ack_miss", 0 0;
v00000254d65be230_0 .net "addr", 31 0, v00000254d65c0b00_0;  1 drivers
v00000254d65be370_0 .var "addr_0", 31 0;
v00000254d65bf770_0 .var "addr_1", 31 0;
v00000254d65be4b0_0 .var "addr_2", 31 0;
v00000254d65bee10_0 .var "addr_3", 31 0;
v00000254d65be5f0_0 .net "busy_0", 0 0, v00000254d653a120_0;  1 drivers
v00000254d65bef50_0 .net "busy_1", 0 0, v00000254d65385a0_0;  1 drivers
v00000254d65bf810_0 .net "busy_2", 0 0, v00000254d6538c80_0;  1 drivers
v00000254d65becd0_0 .net "busy_3", 0 0, v00000254d65be870_0;  1 drivers
v00000254d65bf9f0_0 .net "clk", 0 0, v00000254d65c0920_0;  1 drivers
v00000254d65bfa90_0 .var "ct", 1 0;
v00000254d65bfb30 .array "data", 15 0, 58 0;
v00000254d65be550_0 .var/2s "hit", 31 0;
v00000254d65bfc70_0 .net "idx", 3 0, L_00000254d65c04c0;  1 drivers
v00000254d65bed70_0 .var "inst", 31 0;
v00000254d65bfbd0_0 .var "next_ct", 1 0;
v00000254d65bfd10 .array "next_data", 15 0, 58 0;
v00000254d65c0ec0_0 .var/2s "next_hit", 31 0;
v00000254d65c1280_0 .var "next_origin", 25 0;
v00000254d65c0a60_0 .var/2s "next_wb", 31 0;
v00000254d65c0380_0 .var/2s "next_write", 31 0;
v00000254d65c15a0_0 .var "origin", 25 0;
v00000254d65c0060_0 .net "rdata_0", 31 0, v00000254d6539d60_0;  1 drivers
v00000254d65c0740_0 .net "rdata_1", 31 0, v00000254d6538500_0;  1 drivers
v00000254d65c1960_0 .net "rdata_2", 31 0, v00000254d6538aa0_0;  1 drivers
v00000254d65c0420_0 .net "rdata_3", 31 0, v00000254d65be910_0;  1 drivers
v00000254d65c13c0_0 .net "rdata_solo", 31 0, v00000254d65bf3b0_0;  1 drivers
v00000254d65c0ce0_0 .var "req", 0 0;
v00000254d65c1a00_0 .var "req_solo", 0 0;
v00000254d65c01a0_0 .net "rst", 0 0, v00000254d65c1c80_0;  1 drivers
v00000254d65c1000_0 .net "send_pulse", 0 0, v00000254d65c1500_0;  1 drivers
v00000254d65c1460_0 .net "tag", 25 0, L_00000254d65c1be0;  1 drivers
v00000254d65c0880_0 .net "valid_0", 0 0, v00000254d6539720_0;  1 drivers
v00000254d65c02e0_0 .net "valid_1", 0 0, v00000254d6539900_0;  1 drivers
v00000254d65c0560_0 .net "valid_2", 0 0, v00000254d653a080_0;  1 drivers
v00000254d65c18c0_0 .net "valid_3", 0 0, v00000254d65bfef0_0;  1 drivers
v00000254d65c0600_0 .net "valid_solo", 0 0, v00000254d65be050_0;  1 drivers
v00000254d65c0f60_0 .var/2s "wb", 31 0;
v00000254d65c07e0_0 .var/2s "write", 31 0;
E_00000254d654e040 .event posedge, v00000254d65c01a0_0, v00000254d65383c0_0;
E_00000254d654e480/0 .event anyedge, v00000254d65c0f60_0, v00000254d65c15a0_0, v00000254d65bfa90_0, v00000254d65c07e0_0;
v00000254d65bfb30_0 .array/port v00000254d65bfb30, 0;
v00000254d65bfb30_1 .array/port v00000254d65bfb30, 1;
v00000254d65bfb30_2 .array/port v00000254d65bfb30, 2;
v00000254d65bfb30_3 .array/port v00000254d65bfb30, 3;
E_00000254d654e480/1 .event anyedge, v00000254d65bfb30_0, v00000254d65bfb30_1, v00000254d65bfb30_2, v00000254d65bfb30_3;
v00000254d65bfb30_4 .array/port v00000254d65bfb30, 4;
v00000254d65bfb30_5 .array/port v00000254d65bfb30, 5;
v00000254d65bfb30_6 .array/port v00000254d65bfb30, 6;
v00000254d65bfb30_7 .array/port v00000254d65bfb30, 7;
E_00000254d654e480/2 .event anyedge, v00000254d65bfb30_4, v00000254d65bfb30_5, v00000254d65bfb30_6, v00000254d65bfb30_7;
v00000254d65bfb30_8 .array/port v00000254d65bfb30, 8;
v00000254d65bfb30_9 .array/port v00000254d65bfb30, 9;
v00000254d65bfb30_10 .array/port v00000254d65bfb30, 10;
v00000254d65bfb30_11 .array/port v00000254d65bfb30, 11;
E_00000254d654e480/3 .event anyedge, v00000254d65bfb30_8, v00000254d65bfb30_9, v00000254d65bfb30_10, v00000254d65bfb30_11;
v00000254d65bfb30_12 .array/port v00000254d65bfb30, 12;
v00000254d65bfb30_13 .array/port v00000254d65bfb30, 13;
v00000254d65bfb30_14 .array/port v00000254d65bfb30, 14;
v00000254d65bfb30_15 .array/port v00000254d65bfb30, 15;
E_00000254d654e480/4 .event anyedge, v00000254d65bfb30_12, v00000254d65bfb30_13, v00000254d65bfb30_14, v00000254d65bfb30_15;
E_00000254d654e480/5 .event anyedge, v00000254d65be550_0, v00000254d65be050_0, v00000254d65bf3b0_0, v00000254d65c1000_0;
E_00000254d654e480/6 .event anyedge, v00000254d65bfc70_0, v00000254d65bfb30_0, v00000254d65bfb30_1, v00000254d65bfb30_2;
E_00000254d654e480/7 .event anyedge, v00000254d65bfb30_3, v00000254d65bfb30_4, v00000254d65bfb30_5, v00000254d65bfb30_6;
E_00000254d654e480/8 .event anyedge, v00000254d65bfb30_7, v00000254d65bfb30_8, v00000254d65bfb30_9, v00000254d65bfb30_10;
E_00000254d654e480/9 .event anyedge, v00000254d65bfb30_11, v00000254d65bfb30_12, v00000254d65bfb30_13, v00000254d65bfb30_14;
E_00000254d654e480/10 .event anyedge, v00000254d65bfb30_15, v00000254d65c1460_0, v00000254d65bfb30_0, v00000254d65bfb30_1;
E_00000254d654e480/11 .event anyedge, v00000254d65bfb30_2, v00000254d65bfb30_3, v00000254d65bfb30_4, v00000254d65bfb30_5;
E_00000254d654e480/12 .event anyedge, v00000254d65bfb30_6, v00000254d65bfb30_7, v00000254d65bfb30_8, v00000254d65bfb30_9;
E_00000254d654e480/13 .event anyedge, v00000254d65bfb30_10, v00000254d65bfb30_11, v00000254d65bfb30_12, v00000254d65bfb30_13;
E_00000254d654e480/14 .event anyedge, v00000254d65bfb30_14, v00000254d65bfb30_15, v00000254d65bfb30_0, v00000254d65bfb30_1;
E_00000254d654e480/15 .event anyedge, v00000254d65bfb30_2, v00000254d65bfb30_3, v00000254d65bfb30_4, v00000254d65bfb30_5;
E_00000254d654e480/16 .event anyedge, v00000254d65bfb30_6, v00000254d65bfb30_7, v00000254d65bfb30_8, v00000254d65bfb30_9;
E_00000254d654e480/17 .event anyedge, v00000254d65bfb30_10, v00000254d65bfb30_11, v00000254d65bfb30_12, v00000254d65bfb30_13;
E_00000254d654e480/18 .event anyedge, v00000254d65bfb30_14, v00000254d65bfb30_15, v00000254d653a120_0, v00000254d65385a0_0;
E_00000254d654e480/19 .event anyedge, v00000254d6538c80_0, v00000254d65be870_0, v00000254d6539720_0, v00000254d6539900_0;
E_00000254d654e480/20 .event anyedge, v00000254d653a080_0, v00000254d65bfef0_0, v00000254d6539d60_0, v00000254d6538500_0;
E_00000254d654e480/21 .event anyedge, v00000254d6538aa0_0, v00000254d65be910_0;
E_00000254d654e480 .event/or E_00000254d654e480/0, E_00000254d654e480/1, E_00000254d654e480/2, E_00000254d654e480/3, E_00000254d654e480/4, E_00000254d654e480/5, E_00000254d654e480/6, E_00000254d654e480/7, E_00000254d654e480/8, E_00000254d654e480/9, E_00000254d654e480/10, E_00000254d654e480/11, E_00000254d654e480/12, E_00000254d654e480/13, E_00000254d654e480/14, E_00000254d654e480/15, E_00000254d654e480/16, E_00000254d654e480/17, E_00000254d654e480/18, E_00000254d654e480/19, E_00000254d654e480/20, E_00000254d654e480/21;
L_00000254d65c04c0 .part v00000254d65c0b00_0, 2, 4;
L_00000254d65c1be0 .part v00000254d65c0b00_0, 6, 26;
S_00000254d64fc0a0 .scope module, "wb0" "wb_simulator" 4 241, 5 1 0, S_00000254d64fed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_00000254d64ffdc0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_00000254d64ffdf8 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_00000254d64ffe30 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v00000254d653a1c0_0 .net "addr", 31 0, v00000254d65be370_0;  1 drivers
v00000254d6538780_0 .var "addr_reg", 31 0;
v00000254d653a120_0 .var "busy", 0 0;
v00000254d65383c0_0 .net "clk", 0 0, v00000254d65c0920_0;  alias, 1 drivers
v00000254d6538820_0 .var "counter", 1 0;
v00000254d6539e00 .array "mem", 1023 0, 31 0;
v00000254d6539a40_0 .var "pending", 0 0;
v00000254d6539d60_0 .var "rdata", 31 0;
v00000254d6539b80_0 .net "req", 0 0, v00000254d65c0ce0_0;  1 drivers
v00000254d653a260_0 .net "rst_n", 0 0, L_00000254d652c190;  1 drivers
v00000254d6539720_0 .var "valid", 0 0;
L_00000254d65c2100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000254d6539180_0 .net "wdata", 31 0, L_00000254d65c2100;  1 drivers
L_00000254d65c20b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000254d6538460_0 .net "we", 0 0, L_00000254d65c20b8;  1 drivers
E_00000254d654e800/0 .event negedge, v00000254d653a260_0;
E_00000254d654e800/1 .event posedge, v00000254d65383c0_0;
E_00000254d654e800 .event/or E_00000254d654e800/0, E_00000254d654e800/1;
S_00000254d64fc230 .scope module, "wb1" "wb_simulator" 4 257, 5 1 0, S_00000254d64fed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_00000254d65001e0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_00000254d6500218 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_00000254d6500250 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v00000254d6539c20_0 .net "addr", 31 0, v00000254d65bf770_0;  1 drivers
v00000254d6538a00_0 .var "addr_reg", 31 0;
v00000254d65385a0_0 .var "busy", 0 0;
v00000254d6539ae0_0 .net "clk", 0 0, v00000254d65c0920_0;  alias, 1 drivers
v00000254d6539ea0_0 .var "counter", 1 0;
v00000254d65397c0 .array "mem", 1023 0, 31 0;
v00000254d6538be0_0 .var "pending", 0 0;
v00000254d6538500_0 .var "rdata", 31 0;
v00000254d65388c0_0 .net "req", 0 0, v00000254d65c0ce0_0;  alias, 1 drivers
v00000254d6539860_0 .net "rst_n", 0 0, L_00000254d652c430;  1 drivers
v00000254d6539900_0 .var "valid", 0 0;
L_00000254d65c2190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000254d6538f00_0 .net "wdata", 31 0, L_00000254d65c2190;  1 drivers
L_00000254d65c2148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000254d65392c0_0 .net "we", 0 0, L_00000254d65c2148;  1 drivers
E_00000254d654e840/0 .event negedge, v00000254d6539860_0;
E_00000254d654e840/1 .event posedge, v00000254d65383c0_0;
E_00000254d654e840 .event/or E_00000254d654e840/0, E_00000254d654e840/1;
S_00000254d65028a0 .scope module, "wb2" "wb_simulator" 4 273, 5 1 0, S_00000254d64fed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_00000254d64ff630 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_00000254d64ff668 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_00000254d64ff6a0 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v00000254d65399a0_0 .net "addr", 31 0, v00000254d65be4b0_0;  1 drivers
v00000254d6538640_0 .var "addr_reg", 31 0;
v00000254d6538c80_0 .var "busy", 0 0;
v00000254d65390e0_0 .net "clk", 0 0, v00000254d65c0920_0;  alias, 1 drivers
v00000254d6538960_0 .var "counter", 1 0;
v00000254d6539fe0 .array "mem", 1023 0, 31 0;
v00000254d6539220_0 .var "pending", 0 0;
v00000254d6538aa0_0 .var "rdata", 31 0;
v00000254d6538b40_0 .net "req", 0 0, v00000254d65c0ce0_0;  alias, 1 drivers
v00000254d6539360_0 .net "rst_n", 0 0, L_00000254d652ca50;  1 drivers
v00000254d653a080_0 .var "valid", 0 0;
L_00000254d65c2220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000254d65be410_0 .net "wdata", 31 0, L_00000254d65c2220;  1 drivers
L_00000254d65c21d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000254d65be690_0 .net "we", 0 0, L_00000254d65c21d8;  1 drivers
E_00000254d654e880/0 .event negedge, v00000254d6539360_0;
E_00000254d654e880/1 .event posedge, v00000254d65383c0_0;
E_00000254d654e880 .event/or E_00000254d654e880/0, E_00000254d654e880/1;
S_00000254d6502a30 .scope module, "wb3" "wb_simulator" 4 289, 5 1 0, S_00000254d64fed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_00000254d64ffd10 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_00000254d64ffd48 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_00000254d64ffd80 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v00000254d65be190_0 .net "addr", 31 0, v00000254d65bee10_0;  1 drivers
v00000254d65bf090_0 .var "addr_reg", 31 0;
v00000254d65be870_0 .var "busy", 0 0;
v00000254d65beaf0_0 .net "clk", 0 0, v00000254d65c0920_0;  alias, 1 drivers
v00000254d65be9b0_0 .var "counter", 1 0;
v00000254d65bf6d0 .array "mem", 1023 0, 31 0;
v00000254d65bf1d0_0 .var "pending", 0 0;
v00000254d65be910_0 .var "rdata", 31 0;
v00000254d65bf270_0 .net "req", 0 0, v00000254d65c0ce0_0;  alias, 1 drivers
v00000254d65be730_0 .net "rst_n", 0 0, L_00000254d652bd30;  1 drivers
v00000254d65bfef0_0 .var "valid", 0 0;
L_00000254d65c22b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000254d65bea50_0 .net "wdata", 31 0, L_00000254d65c22b0;  1 drivers
L_00000254d65c2268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000254d65bfdb0_0 .net "we", 0 0, L_00000254d65c2268;  1 drivers
E_00000254d654e940/0 .event negedge, v00000254d65be730_0;
E_00000254d654e940/1 .event posedge, v00000254d65383c0_0;
E_00000254d654e940 .event/or E_00000254d654e940/0, E_00000254d654e940/1;
S_00000254d64f64d0 .scope module, "wb_solo_inst" "wb_simulator" 4 224, 5 1 0, S_00000254d64fed40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 32 "rdata";
    .port_info 7 /OUTPUT 1 "busy";
    .port_info 8 /OUTPUT 1 "valid";
P_00000254d64ff4d0 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000010000000000>;
P_00000254d64ff508 .param/l "LATENCY" 0 5 4, +C4<00000000000000000000000000000011>;
P_00000254d64ff540 .param/str "MEM_FILE" 0 5 2, "instruction_memory.memh";
v00000254d65beb90_0 .net "addr", 31 0, v00000254d65c0b00_0;  alias, 1 drivers
v00000254d65bf590_0 .var "addr_reg", 31 0;
v00000254d65bf130_0 .var "busy", 0 0;
v00000254d65bf450_0 .net "clk", 0 0, v00000254d65c0920_0;  alias, 1 drivers
v00000254d65bf8b0_0 .var "counter", 1 0;
v00000254d65beff0 .array "mem", 1023 0, 31 0;
v00000254d65bf310_0 .var "pending", 0 0;
v00000254d65bf3b0_0 .var "rdata", 31 0;
v00000254d65bf950_0 .net "req", 0 0, v00000254d65c1a00_0;  1 drivers
v00000254d65bfe50_0 .net "rst_n", 0 0, L_00000254d652cba0;  1 drivers
v00000254d65be050_0 .var "valid", 0 0;
L_00000254d65c2070 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000254d65bf4f0_0 .net "wdata", 31 0, L_00000254d65c2070;  1 drivers
L_00000254d65c2028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000254d65be2d0_0 .net "we", 0 0, L_00000254d65c2028;  1 drivers
E_00000254d654df40/0 .event negedge, v00000254d65bfe50_0;
E_00000254d654df40/1 .event posedge, v00000254d65383c0_0;
E_00000254d654df40 .event/or E_00000254d654df40/0, E_00000254d654df40/1;
S_00000254d64dd4b0 .scope task, "reset" "reset" 3 19, 3 19 0, S_00000254d655b180;
 .timescale -9 -12;
E_00000254d654dc40 .event posedge, v00000254d65383c0_0;
TD_tb_icache.reset ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254d65c1c80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c0b00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c1500_0, 0, 1;
    %wait E_00000254d654dc40;
    %wait E_00000254d654dc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c1c80_0, 0, 1;
    %end;
S_00000254d64dd640 .scope task, "trans" "trans" 3 28, 3 28 0, S_00000254d655b180;
 .timescale -9 -12;
v00000254d65c06a0_0 .var "addr_in", 31 0;
v00000254d65c1140_0 .var "inst_rec", 31 0;
TD_tb_icache.trans ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254d65c1500_0, 0, 1;
    %load/vec4 v00000254d65c06a0_0;
    %store/vec4 v00000254d65c0b00_0, 0, 32;
    %delay 0, 0;
    %wait E_00000254d654dc40;
    %delay 0, 0;
    %wait E_00000254d654dc40;
    %load/vec4 v00000254d65c0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000254d65c1320_0;
    %store/vec4 v00000254d65c1140_0, 0, 32;
    %load/vec4 v00000254d65c1140_0;
    %load/vec4 v00000254d65c06a0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call/w 3 42 "$display", "[%0t] HIT/PASS: addr=0x%08h inst=0x%08h", $time, v00000254d65c06a0_0, v00000254d65c1140_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 44 "$display", "[%0t] HIT/FAIL: addr=0x%08h expected=0x%08h got=0x%08h", $time, v00000254d65c06a0_0, v00000254d65c06a0_0, v00000254d65c1140_0 {0 0 0};
T_1.3 ;
    %wait E_00000254d654dc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c1500_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
T_1.4 ;
    %wait E_00000254d654dc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c1500_0, 0, 1;
    %load/vec4 v00000254d65c0240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.4, 8;
    %load/vec4 v00000254d65c1320_0;
    %store/vec4 v00000254d65c1140_0, 0, 32;
    %load/vec4 v00000254d65c1140_0;
    %load/vec4 v00000254d65c06a0_0;
    %cmp/e;
    %jmp/0xz  T_1.5, 4;
    %vpi_call/w 3 55 "$display", "[%0t] MISS/PASS: addr=0x%08h inst=0x%08h", $time, v00000254d65c06a0_0, v00000254d65c1140_0 {0 0 0};
    %jmp T_1.6;
T_1.5 ;
    %vpi_call/w 3 57 "$display", "[%0t] MISS/FAIL: addr=0x%08h expected=0x%08h got=0x%08h", $time, v00000254d65c06a0_0, v00000254d65c06a0_0, v00000254d65c1140_0 {0 0 0};
T_1.6 ;
    %wait E_00000254d654dc40;
T_1.1 ;
    %end;
    .scope S_00000254d64f64d0;
T_2 ;
    %vpi_call/w 5 20 "$readmemh", P_00000254d64ff540, v00000254d65beff0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000254d64f64d0;
T_3 ;
    %wait E_00000254d654df40;
    %load/vec4 v00000254d65bfe50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000254d65bf8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bf310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bf130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65be050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254d65bf3b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65be050_0, 0;
    %load/vec4 v00000254d65bf950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v00000254d65bf130_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65bf310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65bf130_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000254d65bf8b0_0, 0;
    %load/vec4 v00000254d65beb90_0;
    %assign/vec4 v00000254d65bf590_0, 0;
    %load/vec4 v00000254d65be2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v00000254d65bf4f0_0;
    %load/vec4 v00000254d65beb90_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65beff0, 0, 4;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000254d65bf310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v00000254d65bf8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bf310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bf130_0, 0;
    %load/vec4 v00000254d65be2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v00000254d65bf590_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000254d65beff0, 4;
    %assign/vec4 v00000254d65bf3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65be050_0, 0;
T_3.11 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v00000254d65bf8b0_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000254d65bf8b0_0, 0;
T_3.10 ;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000254d64fc0a0;
T_4 ;
    %vpi_call/w 5 20 "$readmemh", P_00000254d64ffe30, v00000254d6539e00 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000254d64fc0a0;
T_5 ;
    %wait E_00000254d654e800;
    %load/vec4 v00000254d653a260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000254d6538820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d653a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254d6539d60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539720_0, 0;
    %load/vec4 v00000254d6539b80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v00000254d653a120_0;
    %nor/r;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d6539a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d653a120_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000254d6538820_0, 0;
    %load/vec4 v00000254d653a1c0_0;
    %assign/vec4 v00000254d6538780_0, 0;
    %load/vec4 v00000254d6538460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v00000254d6539180_0;
    %load/vec4 v00000254d653a1c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d6539e00, 0, 4;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000254d6539a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v00000254d6538820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d653a120_0, 0;
    %load/vec4 v00000254d6538460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v00000254d6538780_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000254d6539e00, 4;
    %assign/vec4 v00000254d6539d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d6539720_0, 0;
T_5.11 ;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v00000254d6538820_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000254d6538820_0, 0;
T_5.10 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000254d64fc230;
T_6 ;
    %vpi_call/w 5 20 "$readmemh", P_00000254d6500250, v00000254d65397c0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000254d64fc230;
T_7 ;
    %wait E_00000254d654e840;
    %load/vec4 v00000254d6539860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000254d6539ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6538be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65385a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254d6538500_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539900_0, 0;
    %load/vec4 v00000254d65388c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v00000254d65385a0_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d6538be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65385a0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000254d6539ea0_0, 0;
    %load/vec4 v00000254d6539c20_0;
    %assign/vec4 v00000254d6538a00_0, 0;
    %load/vec4 v00000254d65392c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v00000254d6538f00_0;
    %load/vec4 v00000254d6539c20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65397c0, 0, 4;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000254d6538be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v00000254d6539ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6538be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65385a0_0, 0;
    %load/vec4 v00000254d65392c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %load/vec4 v00000254d6538a00_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000254d65397c0, 4;
    %assign/vec4 v00000254d6538500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d6539900_0, 0;
T_7.11 ;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v00000254d6539ea0_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000254d6539ea0_0, 0;
T_7.10 ;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000254d65028a0;
T_8 ;
    %vpi_call/w 5 20 "$readmemh", P_00000254d64ff6a0, v00000254d6539fe0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000254d65028a0;
T_9 ;
    %wait E_00000254d654e880;
    %load/vec4 v00000254d6539360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000254d6538960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6538c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d653a080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254d6538aa0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d653a080_0, 0;
    %load/vec4 v00000254d6538b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v00000254d6538c80_0;
    %nor/r;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d6539220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d6538c80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000254d6538960_0, 0;
    %load/vec4 v00000254d65399a0_0;
    %assign/vec4 v00000254d6538640_0, 0;
    %load/vec4 v00000254d65be690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v00000254d65be410_0;
    %load/vec4 v00000254d65399a0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d6539fe0, 0, 4;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000254d6539220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v00000254d6538960_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6539220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d6538c80_0, 0;
    %load/vec4 v00000254d65be690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v00000254d6538640_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000254d6539fe0, 4;
    %assign/vec4 v00000254d6538aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d653a080_0, 0;
T_9.11 ;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v00000254d6538960_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000254d6538960_0, 0;
T_9.10 ;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000254d6502a30;
T_10 ;
    %vpi_call/w 5 20 "$readmemh", P_00000254d64ffd80, v00000254d65bf6d0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000254d6502a30;
T_11 ;
    %wait E_00000254d654e940;
    %load/vec4 v00000254d65be730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000254d65be9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bf1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65be870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bfef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254d65be910_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bfef0_0, 0;
    %load/vec4 v00000254d65bf270_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v00000254d65be870_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65bf1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65be870_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000254d65be9b0_0, 0;
    %load/vec4 v00000254d65be190_0;
    %assign/vec4 v00000254d65bf090_0, 0;
    %load/vec4 v00000254d65bfdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v00000254d65bea50_0;
    %load/vec4 v00000254d65be190_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bf6d0, 0, 4;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000254d65bf1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v00000254d65be9b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65bf1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254d65be870_0, 0;
    %load/vec4 v00000254d65bfdb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v00000254d65bf090_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v00000254d65bf6d0, 4;
    %assign/vec4 v00000254d65be910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000254d65bfef0_0, 0;
T_11.11 ;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000254d65be9b0_0;
    %subi 1, 0, 2;
    %assign/vec4 v00000254d65be9b0_0, 0;
T_11.10 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000254d64fed40;
T_12 ;
Ewait_0 .event/or E_00000254d654e480, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65bf630_0, 0, 1;
    %load/vec4 v00000254d65c0f60_0;
    %store/vec4 v00000254d65c0a60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65beeb0_0, 0, 1;
    %load/vec4 v00000254d65c15a0_0;
    %store/vec4 v00000254d65c1280_0, 0, 26;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65bed70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c0ce0_0, 0, 1;
    %load/vec4 v00000254d65bfa90_0;
    %store/vec4 v00000254d65bfbd0_0, 0, 2;
    %load/vec4 v00000254d65c07e0_0;
    %store/vec4 v00000254d65c0380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65be370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65bf770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65be4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65bee10_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfb30, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %load/vec4 v00000254d65be550_0;
    %store/vec4 v00000254d65c0ec0_0, 0, 32;
    %load/vec4 v00000254d65c0f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254d65c1a00_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000254d65c0a60_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v00000254d65c0600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000254d65c0a60_0, 0, 32;
    %load/vec4 v00000254d65c13c0_0;
    %store/vec4 v00000254d65bed70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254d65bf630_0, 0, 1;
T_12.4 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %load/vec4 v00000254d65be550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v00000254d65c1000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v00000254d65bfc70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000254d65bfb30, 4;
    %parti/s 1, 58, 7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.14, 9;
    %load/vec4 v00000254d65c1460_0;
    %load/vec4 v00000254d65bfc70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000254d65bfb30, 4;
    %parti/s 26, 32, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000254d65c0ec0_0, 0, 32;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c0a60_0, 0, 32;
    %load/vec4 v00000254d65c15a0_0;
    %load/vec4 v00000254d65c1460_0;
    %cmp/ne;
    %jmp/1 T_12.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000254d65c07e0_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_12.17;
    %jmp/0xz  T_12.15, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c0380_0, 0, 32;
    %load/vec4 v00000254d65c1460_0;
    %store/vec4 v00000254d65c1280_0, 0, 26;
T_12.15 ;
T_12.13 ;
T_12.10 ;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c0ec0_0, 0, 32;
    %load/vec4 v00000254d65bfc70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000254d65bfb30, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v00000254d65bed70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254d65beeb0_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %load/vec4 v00000254d65c07e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %jmp T_12.23;
T_12.18 ;
    %load/vec4 v00000254d65be5f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_12.28, 8;
    %load/vec4 v00000254d65bef50_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.28;
    %jmp/1 T_12.27, 8;
    %load/vec4 v00000254d65bf810_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.27;
    %jmp/1 T_12.26, 8;
    %load/vec4 v00000254d65becd0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_12.26;
    %jmp/0xz  T_12.24, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000254d65bfbd0_0, 0, 2;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000254d65c0380_0, 0, 32;
    %jmp T_12.25;
T_12.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000254d65c0ce0_0, 0, 1;
    %load/vec4 v00000254d65c15a0_0;
    %load/vec4 v00000254d65bfa90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %store/vec4 v00000254d65be370_0, 0, 32;
    %load/vec4 v00000254d65c15a0_0;
    %load/vec4 v00000254d65bfa90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 4, 0, 4;
    %store/vec4 v00000254d65bf770_0, 0, 32;
    %load/vec4 v00000254d65c15a0_0;
    %load/vec4 v00000254d65bfa90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 8, 0, 4;
    %store/vec4 v00000254d65be4b0_0, 0, 32;
    %load/vec4 v00000254d65c15a0_0;
    %load/vec4 v00000254d65bfa90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 12, 0, 4;
    %store/vec4 v00000254d65bee10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000254d65c0380_0, 0, 32;
T_12.25 ;
    %jmp T_12.23;
T_12.19 ;
    %load/vec4 v00000254d65c0880_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.33, 11;
    %load/vec4 v00000254d65c02e0_0;
    %and;
T_12.33;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.32, 10;
    %load/vec4 v00000254d65c0560_0;
    %and;
T_12.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.31, 9;
    %load/vec4 v00000254d65c18c0_0;
    %and;
T_12.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.29, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c0380_0, 0, 32;
T_12.29 ;
    %jmp T_12.23;
T_12.20 ;
    %load/vec4 v00000254d65c0880_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_12.38, 11;
    %load/vec4 v00000254d65c02e0_0;
    %and;
T_12.38;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_12.37, 10;
    %load/vec4 v00000254d65c0560_0;
    %and;
T_12.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.36, 9;
    %load/vec4 v00000254d65c18c0_0;
    %and;
T_12.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000254d65c15a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65c0060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65bfa90_0;
    %concati/vec4 0, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000254d65c15a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65c0740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65bfa90_0;
    %concati/vec4 1, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000254d65c15a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65c1960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65bfa90_0;
    %concati/vec4 2, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000254d65c15a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65c0420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000254d65bfa90_0;
    %concati/vec4 3, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000254d65bfd10, 4, 0;
    %load/vec4 v00000254d65bfa90_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.39, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v00000254d65c0380_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000254d65bfbd0_0, 0, 2;
    %jmp T_12.40;
T_12.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c0380_0, 0, 32;
    %load/vec4 v00000254d65bfa90_0;
    %addi 1, 0, 2;
    %store/vec4 v00000254d65bfbd0_0, 0, 2;
T_12.40 ;
T_12.34 ;
    %jmp T_12.23;
T_12.21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000254d65bfbd0_0, 0, 2;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000254d64fed40;
T_13 ;
    %wait E_00000254d654e040;
    %load/vec4 v00000254d65c01a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000254d65c15a0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v00000254d65c07e0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v00000254d65c0f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254d65be550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000254d65bfa90_0, 0;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %pushi/vec4 0, 0, 59;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000254d65bfb30, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000254d65c0ec0_0;
    %assign/vec4 v00000254d65be550_0, 0;
    %load/vec4 v00000254d65c1280_0;
    %assign/vec4 v00000254d65c15a0_0, 0;
    %load/vec4 v00000254d65c0380_0;
    %assign/vec4 v00000254d65c07e0_0, 0;
    %load/vec4 v00000254d65c0a60_0;
    %assign/vec4 v00000254d65c0f60_0, 0;
    %load/vec4 v00000254d65bfbd0_0;
    %assign/vec4 v00000254d65bfa90_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000254d65bfd10, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000254d65bfb30, 4, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000254d655b180;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000254d65c0920_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000254d655b180;
T_15 ;
    %delay 10000, 0;
    %load/vec4 v00000254d65c0920_0;
    %inv;
    %store/vec4 v00000254d65c0920_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_00000254d655b180;
T_16 ;
    %vpi_call/w 3 64 "$dumpfile", "waves.vcd" {0 0 0};
    %vpi_call/w 3 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000254d655b180 {0 0 0};
    %fork TD_tb_icache.reset, S_00000254d64dd4b0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 24, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 60, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 56, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 72, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 144, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v00000254d65c06a0_0, 0, 32;
    %fork TD_tb_icache.trans, S_00000254d64dd640;
    %join;
    %delay 20000, 0;
    %vpi_call/w 3 92 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\tb\tb_icache.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\icache.sv";
    "C:\Users\jeliu\OneDrive\Desktop\pipeline5\src\wb_simulator.sv";
