Flow report for main
Wed Feb 24 16:35:26 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Wed Feb 24 16:35:26 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; main                                        ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 975 / 15,880 ( 6 % )                        ;
; Total registers                 ; 2126                                        ;
; Total pins                      ; 136 / 314 ( 43 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 302,080 / 2,764,800 ( 11 % )                ;
; Total DSP Blocks                ; 1 / 84 ( 1 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/24/2021 16:30:35 ;
; Main task         ; Compilation         ;
; Revision Name     ; main                ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------------------------+-----------------------------------+
; Assignment Name                       ; Value                                                                                                                                                                                                       ; Default Value ; Entity Name                    ; Section Id                        ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                 ; 91770117839.161417703104128                                                                                                                                                                                 ; --            ; --                             ; --                                ;
; ECO_REGENERATE_REPORT                 ; On                                                                                                                                                                                                          ; Off           ; --                             ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                                                                                                                                                                                                         ; --            ; --                             ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                                                                                                                                                                                                         ; --            ; --                             ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                                                                                                                                                                                                         ; --            ; --                             ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                                                                                                                                                                                                         ; --            ; --                             ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                ; Vhdl                                                                                                                                                                                                        ; --            ; --                             ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                   ; ModelSim-Altera (VHDL)                                                                                                                                                                                      ; <None>        ; --                             ; --                                ;
; EDA_TIME_SCALE                        ; 1 ps                                                                                                                                                                                                        ; --            ; --                             ; eda_simulation                    ;
; ENABLE_SIGNALTAP                      ; On                                                                                                                                                                                                          ; --            ; --                             ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                                                                                                                      ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                                                                                                                           ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                                                                                                                   ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                                                                                                              ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                                                                                                                   ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                                                                                                                      ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                                                                                                                    ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                                                                                                                      ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/system.pre.h                                                                                                                                                      ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                                                                                                                   ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                                                                                                                    ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                                                                                                                      ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/hps.pre.xml                                                                                                                                                                 ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; HPS_PARTITION                         ; On                                                                                                                                                                                                          ; --            ; soc_system_hps_0_hps_io_border ; --                                ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                                                                                                                                                          ; --            ; --                             ; --                                ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                                                                                                                                                           ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/../soc_system.cmp                                                                                                                                                                      ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/soc_system_hps_0_hps.svd                                                                                                                                                               ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/../../soc_system.qsys                                                                                                                                                                  ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/emif.pre.xml                                                                                                                                                      ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h                                                                                                                                           ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                                                                                                                                                   ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h                                                                                                                                              ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                                                                                                                                                   ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                                                                                                                                                      ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                                                                                                                                    ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                                                                                                                                                      ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/system.pre.h                                                                                                                                                      ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                                                                                                                                                   ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                                                                                                                                                    ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                                                                                                                                      ; --            ; --                             ; --                                ;
; MISC_FILE                             ; soc_system/synthesis/submodules/hps.pre.xml                                                                                                                                                                 ; --            ; --                             ; --                                ;
; PARTITION_COLOR                       ; -- (Not supported for targeted family)                                                                                                                                                                      ; --            ; --                             ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; -- (Not supported for targeted family)                                                                                                                                                                      ; --            ; --                             ; Top                               ;
; PARTITION_NETLIST_TYPE                ; -- (Not supported for targeted family)                                                                                                                                                                      ; --            ; --                             ; Top                               ;
; POWER_BOARD_THERMAL_MODEL             ; None (CONSERVATIVE)                                                                                                                                                                                         ; --            ; --                             ; --                                ;
; POWER_PRESET_COOLING_SOLUTION         ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                       ; --            ; --                             ; --                                ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                                                                                                                                                                                                ; --            ; --                             ; --                                ;
; SLD_FILE                              ; soc_system/synthesis/soc_system.regmap                                                                                                                                                                      ; --            ; --                             ; --                                ;
; SLD_FILE                              ; soc_system/synthesis/soc_system.debuginfo                                                                                                                                                                   ; --            ; --                             ; --                                ;
; SLD_FILE                              ; db/stp1_auto_stripped.stp                                                                                                                                                                                   ; --            ; --                             ; --                                ;
; SLD_INFO                              ; QSYS_NAME soc_system HAS_SOPCINFO 1 GENERATION_ID 1613827524                                                                                                                                                ; --            ; soc_system                     ; --                                ;
; SLD_NODE_CREATOR_ID                   ; 110                                                                                                                                                                                                         ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_ENTITY_NAME                  ; sld_signaltap                                                                                                                                                                                               ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                     ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_DATA_BITS=53                                                                                                                                                                                            ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_BITS=53                                                                                                                                                                                         ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_BITS=53                                                                                                                                                                               ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_NODE_INFO=805334528                                                                                                                                                                                     ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                      ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK_LENGTH=184                                                                                                                                                                               ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                               ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SEGMENT_SIZE=2048                                                                                                                                                                                       ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                  ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                              ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_BITS=11                                                                                                                                                                                           ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                      ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                   ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                         ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SAMPLE_DEPTH=2048                                                                                                                                                                                       ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                    ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                      ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_PIPELINE=0                                                                                                                                                                                          ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                      ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                        ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                ; --            ; --                             ; auto_signaltap_0                  ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                               ; --            ; --                             ; auto_signaltap_0                  ;
; SOPCINFO_FILE                         ; soc_system/synthesis/../../soc_system.sopcinfo                                                                                                                                                              ; --            ; --                             ; --                                ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                                                                                                                                                          ; --            ; --                             ; --                                ;
; USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ; On                                                                                                                                                                                                          ; Off           ; --                             ; --                                ;
; USE_SIGNALTAP_FILE                    ; output_files/stp1.stp                                                                                                                                                                                       ; --            ; --                             ; --                                ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:31     ; 1.0                     ; 5169 MB             ; 00:00:43                           ;
; Fitter               ; 00:01:16     ; 1.1                     ; 7350 MB             ; 00:02:44                           ;
; Assembler            ; 00:00:07     ; 1.0                     ; 4909 MB             ; 00:00:07                           ;
; Timing Analyzer      ; 00:00:29     ; 1.2                     ; 5624 MB             ; 00:00:32                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4854 MB             ; 00:00:04                           ;
; Total                ; 00:02:27     ; --                      ; --                  ; 00:04:10                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-7DQ2053  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-7DQ2053  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-7DQ2053  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-7DQ2053  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-7DQ2053  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off VGA_Ambilight -c main
quartus_fit --read_settings_files=off --write_settings_files=off VGA_Ambilight -c main
quartus_asm --read_settings_files=off --write_settings_files=off VGA_Ambilight -c main
quartus_sta VGA_Ambilight -c main
quartus_eda --read_settings_files=off --write_settings_files=off VGA_Ambilight -c main



