#a Copyright
#  
#  This file 'model_list' copyright Gavin J Stark 2003, 2004
#  
#  This program is free software; you can redistribute it and/or modify it under
#  the terms of the GNU General Public License as published by the Free Software
#  Foundation, version 2.0.
#  
#  This program is distributed in the hope that it will be useful,
#  but WITHOUT ANY WARRANTY; without even implied warranty of MERCHANTABILITY
#  or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
#  for more details.

cdl_options ass:on

c_model log   c_log_toggle

cdl simple tie_high
cdl simple tie_both
cdl simple toggle
cdl simple invert
cdl simple and
cdl simple invert_chain
cdl simple constants
cdl simple mux
cdl simple alu
cdl simple mux_array

cdl struct copy_bits vabi:copy_bits_body_feedthrus vapi:copy_bits_port_feedthrus
#cdl struct nested_structures  rmt:t_cline=t_cline_lg rmt:t_color=t_color_lg
cdl struct nested_structures  rmt:t_cline=t_cline_lg rmt:t_color_lg=t_color
#cdl struct nested_structures_2 This does not work as arrays of structures are not correctly indexed yet
cdl struct nested_structures_3 inc:struct finc:point.h finc:color.h
cdl struct nested_structures_4

cdl struct generic_fifo rmn:generic_fifo=generic_fifo_word         rmt:gt_fifo_content=t_fifo_content_word         model:generic_fifo_word
cdl struct generic_fifo rmn:generic_fifo=generic_fifo_struct       rmt:gt_fifo_content=t_fifo_content_struct       model:generic_fifo_struct
#cdl struct generic_fifo rmn:generic_fifo=generic_fifo_deep_struct  rmt:gt_fifo_content=t_fifo_content_deep_struct  model:generic_fifo_deep_struct
cdl struct generic_fifo rmn:generic_fifo=generic_fifo_hierarchy    rmt:gt_fifo_content=t_fifo_content_hierarchy    model:generic_fifo_hierarchy

cdl enum enum_cycle

cdl fsm fsm_cycle
cdl fsm fsm_machine

cdl vector vector_toggle dc:width=16 model:vector_toggle__width_16                 rmn:vector_toggle=vector_toggle__width_16
cdl vector vector_toggle         dc:width=18 model:vector_toggle__width_18         rmn:vector_toggle=vector_toggle__width_18
cdl vector vector_toggle_complex dc:width=18 model:vector_toggle_complex__width_18 rmn:vector_toggle_complex=vector_toggle_complex__width_18 rmr:vector_toggle_complex=vector_toggle__width_18 rim:vector_toggle_complex=complex_cdl_model
cdl vector vector_add dc:width=4 model:vector_add__width_4 rmn:vector_add=vector_add__width_4
cdl vector vector_add dc:width=8 model:vector_add__width_8 rmn:vector_add=vector_add__width_8
cdl vector vector_mult_by_11 dc:width=8 model:vector_mult_by_11__width_8 rmn:vector_mult_by_11=vector_mult_by_11__width_8
cdl vector vector_reverse dc:width=8 model:vector_reverse__width_8 rmn:vector_reverse=vector_reverse__width_8
cdl vector vector_nest dc:width=8 model:vector_nest__width_8 rmn:vector_nest=vector_nest__width_8
cdl vector vector_sum dc:width=4 model:vector_sum__width_4 rmn:vector_sum=vector_sum__width_4
cdl vector vector_sum dc:width=8 model:vector_sum__width_8 rmn:vector_sum=vector_sum__width_8
cdl vector vector_sum dc:width=64 model:vector_sum__width_64 rmn:vector_sum=vector_sum__width_64
cdl vector vector_op_1
cdl vector vector_op_2
cdl vector vector_sum_2 dc:width=4 model:vector_sum_2__width_4 rmn:vector_sum_2=vector_sum_2__width_4

cdl instantiation hierarchy_reg
cdl instantiation hierarchy_and         rim:hierarchy_and=simple
#cdl instantiation hierarchy_and_complex rmr:hierarchy_and_complex=hierarchy_and rim:hierarchy_and=complex
cdl instantiation hierarchy_gated_clock
cdl_options mul:on
cdl instantiation hierarchy_comb_and_clocked
cdl_options mul:off
cdl instantiation hierarchy_comb_and_clocked2
cdl instantiation hierarchy_complex
#cdl instantiation hierarchy                     inc:instantiation
cdl instantiation hierarchy_test_harness        inc:instantiation
cdl instantiation hierarchy_struct              inc:instantiation
cdl instantiation hierarchy_struct_test_harness inc:instantiation
cdl instantiation failure_0

#cdl bugs missing_reset
#cdl bugs output_cyclic_dependency
#cdl bugs empty_case_statements
#cdl bugs sm_test inc:bugs
#cdl bugs sm_sub inc:bugs
#cdl bugs check_64bits
#cdl bugs bundle_width
#cdl bugs operator_precedence
#cdl bugs single_entry_arrays
cdl bugs case_expression_lists
cdl bugs for_case
cdl bugs partial_ports

# uncomment the following to check errors do not cause bus errors
#cdl bugs type_errors
#cdl bugs constant_errors
#cdl bugs prototype_errors
#cdl bugs module_errors

cdl cdl_examples reg
cdl cdl_examples adder
cdl cdl_examples clocked_adder

cdl clock_gate gc_simple 

