sim_seconds                                  0.072837                       # Number of seconds simulated
sim_ticks                                 72836646000                       # Number of ticks simulated
final_tick                               4278048690500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7141253                       # Simulator instruction rate (inst/s)
host_op_rate                                  7921524                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              395282142                       # Simulator tick rate (ticks/s)
host_mem_usage                                1896324                       # Number of bytes of host memory used
host_seconds                                   184.27                       # Real time elapsed on the host
sim_insts                                  1315882599                       # Number of instructions simulated
sim_ops                                    1459659235                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           14                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           14                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           14                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           14                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       129280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       127488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       118272                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       127488                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       137728                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       122624                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       126464                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       128512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1034496                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       483584                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        483584                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          505                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          462                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          538                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          479                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data          494                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              4041                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1889                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1889                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst        28118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      1774931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      1750328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      1623798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      1750328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        63265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      1890916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      1683548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.itb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      1736269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        49206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      1764387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            14202960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        28118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        63265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        49206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         214398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6639295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6639295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6639295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        28118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      1774931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      1750328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      1623798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      1750328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        63265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      1890916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      1683548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.itb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      1736269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        49206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      1764387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           20842256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      4041                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1889                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   32328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  15112                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              1034048                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                483840                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               1034496                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             483584                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          385                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            2129                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            1992                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            2072                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            1968                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            2129                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            1968                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            2008                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            2104                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            2008                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            1992                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           1944                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           1984                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           2016                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           1944                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           1976                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           2080                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             912                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             936                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1000                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             936                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            960                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            976                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            913                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            912                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            983                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 74291578000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               32328                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              15112                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  4028                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  4026                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  4027                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  4027                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  4028                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  4028                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  4028                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  4028                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    8                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  630                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  630                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  633                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  633                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  628                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         6559                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   231.420643                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   207.392250                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    65.385775                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          610      9.30%      9.30% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           11      0.17%      9.47% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            7      0.11%      9.57% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            4      0.06%      9.64% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            8      0.12%      9.76% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           13      0.20%      9.96% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          601      9.16%     19.12% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5305     80.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         6559                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          629                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    51.373609                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    45.054040                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    26.422197                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-11            3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-19           32      5.09%      5.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-27           88     13.99%     19.55% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-35           91     14.47%     34.02% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-43           81     12.88%     46.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-51           82     13.04%     59.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-59           59      9.38%     69.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-67           46      7.31%     76.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-75           36      5.72%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-83           30      4.77%     87.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-91           17      2.70%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-99           27      4.29%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-107           14      2.23%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-115           12      1.91%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-123            6      0.95%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-139            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-147            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          629                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          629                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.038156                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.021015                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.929938                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              2      0.32%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            619     98.41%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              6      0.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          629                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  845892400                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1393614700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                103404800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26177.27                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43127.27                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      14.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   14.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  28260                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 12615                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 12528090.73                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  69748272800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1505152000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          3196972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1               3166128                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          3176409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               3284064                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          3203020.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          3140726.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          3127420.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          3230841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               2156688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               2135880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               2142816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               2215440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               2160768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               2118744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               2109768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               2179536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         12381158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         12128563.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         12293299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         12640742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         12157516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         11966323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         11854003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         12093619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5583790.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5517434.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5504163.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5553930.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5434905.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        5633556.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1737744681.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1741982909.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2        1740960576                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1745158420.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1747343390.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1745646796.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1742999060.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1752600286.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       78667628304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       78663910560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       78664807344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       78661125024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       78659208384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       78660696624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       78663019200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       78654597072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        86123979298.560013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        86124129179.519989                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        86124172312.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        86125374811.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        86124914713.919998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        86124341175.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        86123832061.440002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        86125622615.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.438360                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.438472                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.438504                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.439404                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.439060                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.438631                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.438250                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.439590                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       123648                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       123392                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       126720                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       122624                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       128000                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       120576                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       128000                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       119296                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1007872                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       476672                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        476672                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          483                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          495                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          479                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          471                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data          466                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3937                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         1862                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             1862                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      1697607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      1694092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      1739784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      1683548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        56235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      1757357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      1655430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      1757357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        28118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      1637857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            13837430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        56235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        28118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         210883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       6544398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            6544398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       6544398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      1697607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      1694092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      1739784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      1683548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        56235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      1757357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      1655430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      1757357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        28118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      1637857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           20381828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3937                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     1862                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   31496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  14896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              1007872                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                476928                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               1007872                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             476672                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          209                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            1976                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            1992                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            2024                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            1928                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            1976                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            1984                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            2008                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            1888                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            1944                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           1928                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           2008                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           1968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           1992                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           2000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           1944                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             920                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             928                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             912                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             905                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             912                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             968                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             952                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            968                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            935                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            960                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            928                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            936                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 74285696000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               31496                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              14896                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3926                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3926                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3929                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3929                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3929                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3930                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3930                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3930                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  624                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  624                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         6422                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   231.205232                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   207.037570                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    65.592902                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          603      9.39%      9.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95            6      0.09%      9.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           10      0.16%      9.64% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            7      0.11%      9.75% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191            9      0.14%      9.89% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            7      0.11%     10.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          600      9.34%     19.34% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5180     80.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         6422                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    50.925566                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    44.003340                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    28.428493                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            3      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           25      4.05%      4.53% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27          124     20.06%     24.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35           91     14.72%     39.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           72     11.65%     50.97% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           52      8.41%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           55      8.90%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67           51      8.25%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75           39      6.31%     82.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83           28      4.53%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91           20      3.24%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99           14      2.27%     92.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107            9      1.46%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115           13      2.10%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123           11      1.78%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            4      0.65%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            3      0.49%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.116505                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.097759                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.037085                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            606     98.06%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             10      1.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  815965300                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1349822500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                100787200                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   25906.95                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              42856.95                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      13.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       6.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   13.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    6.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  27550                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 12428                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 12810087.26                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  69798341450                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1455083350                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          3072988.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          3089318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          3136492.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          3050611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          3066940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          3074198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          3088713.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          3108067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          2073048.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               2084064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               2115888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3          2057952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4          2068968.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               2073864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               2083656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7          2096712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             11813568                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         11850508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             12080640                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         11617382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         11495078.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         11665305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         11797094.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         11805081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5381821.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5411266.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5388042.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5331640.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5358182.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5298462.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1731043834.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1741886383.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1739802810.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1738570242.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1745268845.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1742270572.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1741508487.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1751586981.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       78673506240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       78663995232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       78665822928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       78666904128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       78661028160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       78663658224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       78664326720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       78655485936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        86122238509.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1         86123575032                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        86123657729.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        86122862790.720001                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        86123603738.879990                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        86123361508.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        86123450557.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        86124668944.319992                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.437058                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.438058                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.438119                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.437525                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.438079                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.437898                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.437964                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.438876                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       121344                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       131072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       120832                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       122112                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       127232                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       128000                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       129536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       126208                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1018624                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       486912                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        486912                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          474                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          512                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          477                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3979                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         1902                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             1902                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      1665975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      1799534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      1658945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      1676519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        52721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      1746813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      1757357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      1778445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        42177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      1732754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            13985048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        52721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        42177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         168706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       6684987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            6684987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       6684987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      1665975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      1799534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      1658945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      1676519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        52721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      1746813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      1757357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      1778445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        42177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      1732754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           20670035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3979                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     1902                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   31832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  15216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              1017408                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  1216                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                486912                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               1018624                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             486912                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          176                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            1976                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1984                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            2088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            1936                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            2000                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1960                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            2000                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1928                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            1984                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            1976                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           2040                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           1968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           2122                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           1968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           1952                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           1912                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             977                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             896                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             976                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             960                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             952                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             944                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10           1024                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            952                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12           1016                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            944                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            927                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            936                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 74249434000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               31832                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              15216                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3966                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3964                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3965                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  630                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  630                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  630                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  632                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  633                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  636                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  636                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  636                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  636                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  634                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  632                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         6507                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   231.184878                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   206.945230                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    65.668944                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          613      9.42%      9.42% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95            8      0.12%      9.54% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            9      0.14%      9.68% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            2      0.03%      9.71% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           10      0.15%      9.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223            8      0.12%      9.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          608      9.34%     19.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5249     80.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         6507                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          634                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    50.148265                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    43.012413                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    27.971212                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11           14      2.21%      2.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           29      4.57%      6.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27           96     15.14%     21.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35          104     16.40%     38.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           85     13.41%     51.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           71     11.20%     62.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           43      6.78%     69.72% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           49      7.73%     77.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           32      5.05%     82.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           25      3.94%     86.44% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91           29      4.57%     91.01% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99           22      3.47%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107            8      1.26%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            9      1.42%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            6      0.95%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            5      0.79%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            1      0.16%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            3      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          634                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          634                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.984305                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.859847                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.16%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.16%      0.63% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.16%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.16%      0.95% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            624     98.42%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              4      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          634                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  834603600                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1373511900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                101740800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26250.35                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43200.35                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      13.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       6.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   13.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    6.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.10                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  27809                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 12694                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 12625307.60                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  69689812900                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1563611900                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          3046377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          3162499.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          3108067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          3116534.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          3112905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          3091737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          3142540.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          3052425.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               2055096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               2133432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          2096712.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               2102424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               2099976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               2085696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               2119968                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               2059176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         11653324.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             12100608                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         12036710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3             11913408                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         11842022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         11778124.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         12053683.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7             11461632                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5494625.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5451079.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5397995.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        5431173.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5351546.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5331640.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1736705165.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1743679393.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1738610406.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1739214515.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1743582703.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1740781532.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1745291335.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1745039733.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       78668540160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       78662422416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       78666868896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       78666338976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       78662507232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5       78664964400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       78661008432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       78661229136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        86122662599.039993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        86124280678.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        86123363360.639999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        86123424641.279999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        86123830538.879990                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        86123420367.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        86124255210.239990                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        86123461446.720001                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.437375                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.438585                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.437899                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.437945                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.438249                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.437942                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.438566                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.437973                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       124416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       118528                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       127232                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       125952                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       126464                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       121088                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       131584                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       118272                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1006336                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       480256                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        480256                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          463                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          494                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data          514                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data          462                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3931                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         1876                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             1876                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      1708151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      1627313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      1746813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      1729239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        49206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      1736269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      1662460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      1806563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        28118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      1623798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            13816342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        49206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        28118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         144103                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       6593604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            6593604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       6593604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      1708151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      1627313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      1746813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      1729239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        49206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      1736269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      1662460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      1806563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        28118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      1623798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           20409946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3931                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     1876                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   31448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  15008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              1006080                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                480512                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               1006336                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             480256                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          424                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            1952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1968                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1992                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            2000                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            1992                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            1976                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1968                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            1968                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            1928                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            1952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           1944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           2056                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           1912                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           1920                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           1936                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             904                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             928                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             936                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             952                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             928                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             960                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             928                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             919                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             952                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            961                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            952                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            984                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            936                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            912                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            912                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 74323804000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               31448                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              15008                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3920                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3920                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3920                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3920                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3921                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3922                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3922                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3923                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  623                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  623                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  624                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  625                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  631                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  631                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  627                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         6433                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   231.088450                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   206.769692                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    65.782809                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          608      9.45%      9.45% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           10      0.16%      9.61% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            7      0.11%      9.72% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            3      0.05%      9.76% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191            7      0.11%      9.87% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            9      0.14%     10.01% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          606      9.42%     19.43% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5183     80.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         6433                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          623                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    50.478331                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    28.696366                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             4      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            7      1.12%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           31      4.98%      6.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27          101     16.21%     22.95% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           97     15.57%     38.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           85     13.64%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           52      8.35%     60.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           54      8.67%     69.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67           44      7.06%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           36      5.78%     82.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83           34      5.46%     87.48% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91           23      3.69%     91.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99           17      2.73%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107           11      1.77%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115           11      1.77%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            3      0.48%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-131            2      0.32%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-139            3      0.48%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            2      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-155            2      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-163            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::168-171            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          623                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          623                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.102729                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.085751                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.984955                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            612     98.23%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              9      1.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          623                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  821248800                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1354156800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                100608000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   26121.15                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              43071.15                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      13.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       6.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   13.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    6.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  27500                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 12523                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 12799001.89                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  69736655850                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1516768950                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          3062707.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          3118348.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               3111696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          3088108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          3076012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          3054844.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          3094761.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          3046982.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          2066112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               2103648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               2099160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3          2083248.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4          2075088.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5          2060808.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               2087736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               2055504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         11821555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         12048691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         11817062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         11777625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         11597414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         11574950.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6             11733696                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         11469619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        5434490.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5411266.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5351961.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1735583898.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1738085751.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1746058783.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1742763216.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1750331157.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1740562706.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1742985544.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1747044892.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       78669523728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       78667329120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       78660335232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       78663226080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       78656587536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       78665156352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       78663031056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       78659470224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        86122727111.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        86123407753.919998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        86124120904.319992                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        86123640567.360001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        86124283234.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        86123049327.360001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        86123575362.240005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        86123676706.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.437423                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.437932                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.438466                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.438107                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.438587                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.437664                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.438058                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.438134                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       126720                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       121344                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       125440                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       123904                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       120832                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       129280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       120832                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       122624                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1008384                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       473600                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        473600                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          495                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          474                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          505                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data          479                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3939                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         1850                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             1850                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      1739784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      1665975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      1722210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      1701122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        63265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      1658945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      1774931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        38662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      1658945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        38662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      1683548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            13844460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        63265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        38662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        38662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         186280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       6502221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            6502221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       6502221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      1739784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      1665975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      1722210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      1701122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        63265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      1658945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      1774931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        38662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      1658945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        38662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      1683548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           20346681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3939                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     1850                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   31512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  14800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              1008384                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                473600                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               1008384                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             473600                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          595                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            2024                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1968                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            2016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            1968                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            1960                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1944                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            2016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            1984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            1880                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            2000                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           1904                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           1968                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           1960                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           1976                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           1984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           1960                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             896                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             904                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             888                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             889                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             928                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             984                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             959                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            904                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            928                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            928                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 72836537000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               31512                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              14800                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3930                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3930                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3932                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3934                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3934                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3934                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  612                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  615                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  615                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  615                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  615                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  617                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  621                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  621                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  621                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  621                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  618                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  614                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         6397                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   231.668595                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   207.662056                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    65.230972                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          596      9.32%      9.32% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           10      0.16%      9.47% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            2      0.03%      9.50% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            4      0.06%      9.57% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            8      0.13%      9.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          594      9.29%     18.98% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5183     81.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         6397                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          614                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    51.257329                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    28.511677                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-3             2      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            8      1.30%      1.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           36      5.86%      7.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           89     14.50%     21.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35           87     14.17%     36.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           73     11.89%     48.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           70     11.40%     59.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59           61      9.93%     69.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           36      5.86%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75           40      6.51%     81.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83           34      5.54%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91           22      3.58%     90.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99           14      2.28%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107           18      2.93%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115            6      0.98%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            4      0.65%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            4      0.65%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            4      0.65%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::152-155            4      0.65%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::200-203            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          614                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          614                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.104235                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.085439                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.018050                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              1      0.16%      0.33% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            602     98.05%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25              1      0.16%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              9      1.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          614                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  814423700                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1348552100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                100838400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   25844.87                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42794.87                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      13.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       6.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   13.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    6.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  27563                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 12352                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 12581885.82                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  69800117500                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1453497300                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          3091737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1               3102624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               3114720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          3113510.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          3059078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          3094156.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          3069964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7               3099600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               2085696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               2093040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               2101200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               2100384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               2063664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5          2087328.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6          2071008.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               2091000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         11908915.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         12064665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         11896934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         11921894.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         11585433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         11749670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         11669798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7             11681280                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5405045.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5334958.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1736528967.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1737936256.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1743519447.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1741009714.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1744195731.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1744794806.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1742145865.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1745036504.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       78668694720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       78667460256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       78662562720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       78664764240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       78661969488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       78661443984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       78663767616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       78661231968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        86123045501.759995                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        86123309363.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        86123887771.199997                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        86123645208.959991                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        86123509328.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        86123832420.479996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        86123360185.919998                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        86123763014.399994                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.437661                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.437859                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.438292                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.438110                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.438008                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.438250                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.437897                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.438198                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       126976                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       125184                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       121856                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       132352                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       132608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       116736                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       123648                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       116224                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1014784                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       479232                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        479232                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          496                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          476                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          517                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          518                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          456                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data          483                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data          454                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3964                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         1872                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             1872                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      1743298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        24603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      1718695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        24603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      1673004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      1817107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        66780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      1820622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      1602710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      1697607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        42177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      1595680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            13932327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        24603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        24603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        66780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        42177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         263604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       6579545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            6579545                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       6579545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      1743298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        24603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      1718695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        24603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      1673004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      1817107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        66780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      1820622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      1602710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      1697607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        42177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      1595680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           20511873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3964                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     1872                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   31712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  14976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              1014528                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                478976                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               1014784                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             479232                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          163                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            1936                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            2008                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            2120                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1920                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            1968                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            1984                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1936                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            1992                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            1936                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            1984                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           1976                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           2080                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           1960                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           1928                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           2000                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             943                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             960                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             944                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             944                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             897                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             928                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            984                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            968                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            976                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            936                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 74287807000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               31712                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              14976                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3953                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3954                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3955                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3956                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3956                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3956                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3956                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3956                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  622                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         6460                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   231.192570                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   206.906407                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    65.696224                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          611      9.46%      9.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95            7      0.11%      9.57% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127            6      0.09%      9.66% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            4      0.06%      9.72% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191            6      0.09%      9.81% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           11      0.17%      9.98% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          603      9.33%     19.32% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5212     80.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         6460                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    50.803859                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    27.182631                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11           11      1.77%      1.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           27      4.34%      6.27% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27           96     15.43%     21.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           89     14.31%     36.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           83     13.34%     49.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           64     10.29%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           59      9.49%     69.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67           38      6.11%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75           37      5.95%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83           40      6.43%     87.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91           26      4.18%     91.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99           18      2.89%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107           11      1.77%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115            7      1.13%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123            6      0.96%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            3      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            2      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            3      0.48%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          622                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.064309                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.055566                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.714951                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            617     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32              5      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          622                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  825315900                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1362698700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                101452800                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26031.92                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              42981.92                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      13.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       6.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   13.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    6.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  27730                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 12482                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.35                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 12729233.55                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  69732065550                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1521359250                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          3083270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          3120163.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          3166732.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          3103833.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          3107462.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5          3132259.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          3100809.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          3082060.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               2079984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               2104872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               2136288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               2093856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4               2096304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               2113032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               2091816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7          2079168.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         11952844.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         12106099.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         12109593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         11829542.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         11789107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         11845516.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         11856998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         11665305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5407948.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5457715.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5342008.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5295144.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1735788879.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1736422536.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1744431356.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1745097462.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4        1745723952                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1747911165.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1745218722.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1743069703.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       78669343920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       78668788080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       78661762800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       78661178496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       78660628944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       78658710336                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       78661072128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       78662957232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        86122944551.040009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        86123287170.240005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        86124378731.520004                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        86123965665.600006                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        86123975481.600006                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        86124447774.720001                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        86123992995.840012                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        86123436318.719986                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.437586                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.437842                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.438659                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.438350                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.438357                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.438711                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.438370                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.437954                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       128768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       124672                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       126208                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       121088                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       123392                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       125696                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       123136                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       121600                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1010688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       476416                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        476416                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          503                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data          475                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3948                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         1861                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             1861                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      1767901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      1711666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      1732754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      1662460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        59750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      1694092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      1725725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      1690578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      1669489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            13876092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        59750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         175736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       6540883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            6540883                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       6540883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      1767901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      1711666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      1732754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      1662460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        59750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      1694092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      1725725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      1690578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      1669489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           20416975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3948                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     1861                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   31584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  14888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              1010688                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                476416                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               1010688                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             476416                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          733                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            2016                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            2040                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1952                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            1984                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            2000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1936                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1984                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            1960                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            1920                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            1992                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           1912                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           2016                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           2000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           1936                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           1960                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             943                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             896                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             904                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             904                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             912                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             960                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             896                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             928                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            936                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            960                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            968                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            937                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            928                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            928                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 74302290000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               31584                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              14888                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3943                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  616                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  616                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  616                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  616                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  621                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  624                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  623                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  623                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         6422                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   231.563999                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   207.588133                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    65.257459                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          597      9.30%      9.30% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95            8      0.12%      9.42% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            7      0.11%      9.53% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            3      0.05%      9.58% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            6      0.09%      9.67% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223            9      0.14%      9.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          594      9.25%     19.06% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5198     80.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         6422                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    51.055016                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    28.849583                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-3             3      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11           11      1.78%      2.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19           33      5.34%      7.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27           95     15.37%     22.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35           83     13.43%     36.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43           85     13.75%     50.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           54      8.74%     58.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           53      8.58%     67.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67           54      8.74%     76.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75           36      5.83%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83           29      4.69%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91           28      4.53%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99           20      3.24%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-107            8      1.29%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-115            4      0.65%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-123            8      1.29%     97.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-131            3      0.49%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            2      0.32%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::144-147            4      0.65%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::152-155            1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::160-163            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::168-171            3      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.090615                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.070746                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.039671                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.32%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            606     98.06%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              9      1.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  823162800                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1358511600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                101068800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26062.65                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43012.65                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      13.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       6.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   13.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    6.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  27629                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 12421                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 12790891.72                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  69733126450                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1520298350                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               3126816                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          3103228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          3082665.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3               3081456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          3070569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          3059683.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          3111091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7               3045168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               2109360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          2093448.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               2079576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               2078760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               2071416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5          2064072.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               2098752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               2054280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         12021235.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         11956838.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         11833036.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         11757657.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4             11661312                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         11629363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         11821555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         11545996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5454397.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5407948.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        5388042.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5             5308416                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5378503.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5288509.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1737976858.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1740339339.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1739416487.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1739951758.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1743597204.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1744131435.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1744133077.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1743261387.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       78667424640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       78665352288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       78666161808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       78665692272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       78662494512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       78662025888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       78662024448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       78662789088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        86123401010.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        86123540795.519989                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        86123249319.360001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3         86123204472                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        86123511040.319992                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        86123506561.919998                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        86123855131.199997                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        86123272133.759995                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.437927                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.438032                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.437814                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.437780                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.438010                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.438006                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.438267                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.437831                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       119040                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       125696                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       127488                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       124416                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       128256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       120576                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       126208                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       125952                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1015552                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       477952                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        477952                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          501                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          471                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3967                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         1867                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             1867                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      1634342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      1725725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        38662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      1750328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      1708151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        66780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      1760872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      1655430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        24603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      1732754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        28118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      1729239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            13942872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        38662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        66780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        24603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        28118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         246030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       6561972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            6561972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       6561972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      1634342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      1725725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        38662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      1750328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      1708151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        66780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      1760872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      1655430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        24603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      1732754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        28118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      1729239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           20504843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3967                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     1867                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   31736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  14936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              1015072                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                478208                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               1015552                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             477952                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          138                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            1984                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1960                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            2040                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1912                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            1984                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            2000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1944                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            1976                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            1960                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            2016                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           1952                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           1953                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           2120                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           1968                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           1984                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           1968                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             920                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             928                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             912                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             968                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             920                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            960                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            968                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            992                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            928                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            895                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            905                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 74287947000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               31736                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              14936                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3960                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3959                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3960                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3960                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3960                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3960                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3961                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3963                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  623                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         6442                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   231.803788                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   207.858294                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    65.103217                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          601      9.33%      9.33% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95            2      0.03%      9.36% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            5      0.08%      9.44% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            3      0.05%      9.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            4      0.06%      9.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223            5      0.08%      9.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          593      9.21%     18.83% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5229     81.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         6442                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    50.972669                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    28.712146                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-7             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-15            5      0.80%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-23           38      6.11%      7.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-31           96     15.43%     22.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-39           93     14.95%     37.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-47           64     10.29%     47.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-55           81     13.02%     60.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-63           56      9.00%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-71           42      6.75%     76.53% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-79           36      5.79%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-87           25      4.02%     86.33% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-95           30      4.82%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-103           15      2.41%     93.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-111           16      2.57%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-119            7      1.13%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-127            6      0.96%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-135            2      0.32%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-143            5      0.80%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-151            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::184-191            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-263            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          622                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.025723                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.017662                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.641542                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            618     99.36%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              3      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          622                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  822238050                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1359909000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                101507200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   25920.94                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              42870.94                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      13.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       6.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   13.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    6.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    30.86                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  27751                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 12472                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 12733621.36                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  69755493700                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1497931100                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0               3075408                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          3037910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          3121372.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          3057868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          3126211.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5               3057264                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6               3151008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          3112905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               2074680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               2049384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               2105688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3          2062848.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               2108952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               2062440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               2125680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               2099976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         11793100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         11665804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         12036710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         11690265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         11857497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         11568460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         12076646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         11904921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5448176.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5341593.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5378088.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5384724.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5394677.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5358182.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5385139.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5295559.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1735745322.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1735436756.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1738777521.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1738747753.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1745090294.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1741631662.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1745598260.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1747367467.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       78669382128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       78669652800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       78666722304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       78666748416                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       78661184784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       78664218672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       78660739200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       78659187264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        86122806519.360001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        86122471952.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        86123429389.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        86122979580.479996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        86124050120.639999                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        86123184384.960007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        86124363637.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        86124255797.759995                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.437483                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.437232                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.437949                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.437612                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.438413                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.437765                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.438648                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.438567                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       124416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       125184                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       125696                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       131584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       120320                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       120832                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       129536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       118272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1017088                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       481792                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        481792                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          514                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data          462                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3973                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         1882                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             1882                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst        42177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      1708151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      1718695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      1725725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      1806563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        63265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      1651916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      1658945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.itb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        42177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      1778445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        42177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      1623798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            13963960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        42177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        63265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        42177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        42177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         253059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       6614692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            6614692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       6614692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        42177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      1708151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      1718695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      1725725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      1806563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        63265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      1651916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      1658945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.itb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        42177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      1778445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        42177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      1623798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           20578652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3973                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     1882                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   31784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  15056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              1015872                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  1216                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                482048                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               1017088                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             481792                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                   38                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          235                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            1928                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            2072                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            2057                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            1968                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            2000                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1968                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            1992                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            1944                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            1960                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           1945                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           2016                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           2056                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           1928                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           1952                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           1976                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             912                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             968                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             976                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             920                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             976                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             920                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             919                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             952                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            968                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            984                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            928                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            952                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            896                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            905                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 74223469000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               31784                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              15056                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3962                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3960                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3960                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3960                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3960                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3960                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3960                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3961                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  623                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  623                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  627                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  631                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  631                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  629                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         6476                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   231.303274                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   207.167314                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    65.527025                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          607      9.37%      9.37% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95            7      0.11%      9.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            8      0.12%      9.60% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            7      0.11%      9.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            8      0.12%      9.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223            7      0.11%      9.94% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          601      9.28%     19.22% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5231     80.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         6476                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    50.819200                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    30.488611                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-7             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-15            7      1.12%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-23           31      4.96%      6.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-31          100     16.00%     22.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-39          104     16.64%     38.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-47           87     13.92%     52.80% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-55           62      9.92%     62.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-63           44      7.04%     69.76% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-71           42      6.72%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-79           42      6.72%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-87           28      4.48%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-95           19      3.04%     90.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-103           16      2.56%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-111           12      1.92%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-119            9      1.44%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-127            5      0.80%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-135            4      0.64%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-143            3      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::144-151            1      0.16%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-159            2      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::168-175            1      0.16%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::184-191            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-199            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-263            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.102400                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.084696                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.996345                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            614     98.24%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              9      1.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  823620300                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1361715000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                101587200                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   25944.07                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              42894.07                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      13.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       6.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   13.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    6.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    30.99                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  27766                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 12568                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 12676937.49                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  69786944700                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1466480100                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          3038515.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          3239308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          3066940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          3062102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          3028233.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5               3144960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          3098390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7               3072384                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          2049792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               2185248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2          2068968.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               2065704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               2042856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               2121600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               2090184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               2072640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         11641843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             12452544                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         11821555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         11689267.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         11529523.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         11850009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6         11814067.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7             11673792                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        5699911.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5351546.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5281873.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5494210.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5331640.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5259064.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1736265709.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1        1744013952                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1738129582.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1741433520.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1740745362.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1749583736.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1743714743.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1741850870.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       78668925648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       78662128944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       78667290672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       78664392480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       78664996128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       78657243168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       78662391408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       78664026384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        86122537534.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        86125007612.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        86123016968.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        86123285642.880005                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        86122911680.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        86124725388.479996                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        86123728136.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        86123242838.399994                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.437281                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.439129                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.437640                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.437841                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.437561                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.438918                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.438172                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.437809                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       125440                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       128512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       124672                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       124928                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       128256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       125184                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       120064                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       119040                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1011200                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       481024                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        481024                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          488                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          501                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data          469                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3950                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1879                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1879                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      1722210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      1764387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      1711666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      1715181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        52721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      1760872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      1718695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      1648401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      1634342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            13883121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        52721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         207368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       6604148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            6604148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       6604148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      1722210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      1764387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      1711666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      1715181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        52721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      1760872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      1718695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      1648401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      1634342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           20487270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3950                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1879                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   31600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  15032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              1010944                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                481536                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               1011200                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             481024                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            1952                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            2024                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            2008                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            1936                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            1952                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            2000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            2072                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            1992                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            1896                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            1960                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           1920                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           1944                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           2008                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           2000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           1984                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           1944                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             896                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             913                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1008                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             992                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             896                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             944                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            928                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            943                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            976                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            920                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            944                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 74288837000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               31600                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              15032                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3937                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3938                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3939                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3939                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3940                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3942                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3942                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3942                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  623                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  623                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  623                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  623                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  632                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  632                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  632                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  631                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  631                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  631                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  623                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         6452                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   231.320521                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   207.192043                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    65.505578                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          604      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95            9      0.14%      9.50% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            9      0.14%      9.64% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            9      0.14%      9.78% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           11      0.17%      9.95% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          600      9.30%     19.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5210     80.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         6452                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    50.521600                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    43.825548                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    27.296859                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-11            7      1.12%      1.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-19           32      5.12%      6.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-27           98     15.68%     21.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-35           92     14.72%     36.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-43           80     12.80%     49.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-51           63     10.08%     59.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-59           64     10.24%     69.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-67           46      7.36%     77.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-75           43      6.88%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-83           31      4.96%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-91           19      3.04%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-99           11      1.76%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-107           13      2.08%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-115            8      1.28%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-123            7      1.12%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-131            4      0.64%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-139            2      0.32%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::144-147            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-155            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.076800                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.059184                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.979202                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              1      0.16%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            613     98.08%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              8      1.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  823437800                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1358922200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                101094400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26064.76                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43014.76                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      13.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   13.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    6.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  27630                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 12558                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.54                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 12744696.69                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  86.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  69694359100                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1559065700                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          3063916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          3067545.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          3100204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          3103228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          3076617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          3074198.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          3097785.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          3103228.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          2066928.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               2069376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          2091408.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          2093448.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               2075496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               2073864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               2089776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7          2093448.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         11713228.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         11825049.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         11948851.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         11769139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4             11706240                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5             11746176                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         11837030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         11749171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5441126.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5338690.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5358182.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5431173.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5388042.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5361500.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1737989389.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1736612032.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1742350354.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1745927619.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4        1739370960                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1744224131.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1743819203.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1745184795.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       78667413648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       78668621856                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       78663588240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       78660450288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       78666201744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       78661944576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       78662299776                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       78661101888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        86122975941.119995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        86122822253.760010                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        86123724944.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        86124062600.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        86123106803.520004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        86123652430.080002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        86123792775.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        86123831969.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.437609                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.437494                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.438170                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.438422                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.437707                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.438115                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.438220                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.438250                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       118528                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       125696                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       123136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       124160                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       130048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       123392                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       126976                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       122368                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1010176                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       477952                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        477952                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          463                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          508                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data          496                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3946                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         1867                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             1867                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      1627313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      1725725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      1690578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      1704636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        70294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      1785475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        38662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      1694092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        24603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      1743298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      1680033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            13869063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        70294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        38662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        24603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         214398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       6561972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            6561972                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       6561972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      1627313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      1725725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      1690578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      1704636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        70294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      1785475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        38662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      1694092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        24603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      1743298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      1680033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           20431034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3946                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     1867                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   31568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  14936                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              1009504                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   672                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                478208                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               1010176                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             477952                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs          170                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            1976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            2032                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            2008                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            1961                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1936                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            1984                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1960                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            1912                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            1960                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           1961                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           2001                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           2024                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           1992                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           1960                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           1904                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             888                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             904                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10           1016                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            960                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            920                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            896                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            912                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 74290413000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               31568                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              14936                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3939                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3937                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3937                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3937                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3937                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3938                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3940                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3940                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  624                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  624                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         6440                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   231.011180                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   206.654762                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    65.870900                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          609      9.46%      9.46% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           11      0.17%      9.63% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            8      0.12%      9.75% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            4      0.06%      9.81% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            8      0.12%      9.94% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223            9      0.14%     10.08% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          602      9.35%     19.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5189     80.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         6440                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    50.882258                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    27.373690                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-3             3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            8      1.29%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           26      4.19%      5.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27          108     17.42%     23.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           74     11.94%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           78     12.58%     47.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           65     10.48%     58.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           58      9.35%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67           54      8.71%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75           40      6.45%     82.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83           31      5.00%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91           31      5.00%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99           11      1.77%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107            8      1.29%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115            7      1.13%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123            5      0.81%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            8      1.29%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.103226                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.080103                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.109071                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            608     98.06%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             10      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  820416550                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1355138200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                100950400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26006.17                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              42956.17                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      13.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       6.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   13.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    6.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  27591                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 12460                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 12780046.96                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  69712359600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1541065200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          3066940.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          3212697.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2               3120768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          3143145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          3074803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          3111091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          3146774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          3091737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          2068968.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               2167296                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               2105280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               2120376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4          2074272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               2098752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               2122824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               2085696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         11725708.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         12472012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         11974310.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         12055180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4         11682278.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         11774131.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6             12045696                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         11689267.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5454397.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5451079.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5418731.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5394677.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5315051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1740554991.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1739243298.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1738744087.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1740152580.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1740276247.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1745379270.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1745522746.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1750329351.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       78665163120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       78666313728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       78666751632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       78665516112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       78665407632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       78660931296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       78660805440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       78656589120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        86123232250.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        86124217488.960007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        86123438179.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        86123726178.239990                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        86123184343.679993                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        86124000976.320007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        86124325862.399994                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        86124387927.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.437801                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.438538                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.437955                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.438171                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.437765                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.438376                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.438619                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.438666                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       129792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       118528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       123392                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       119296                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       127744                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       126720                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       127744                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       121856                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1010176                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       478720                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        478720                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          507                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          463                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          466                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          495                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data          476                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3946                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         1870                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             1870                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      1781960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      1627313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      1694092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      1637857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        52721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      1753842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      1739784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      1753842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        45691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      1673004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            13869063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        52721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        45691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         175736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       6572516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            6572516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       6572516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      1781960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      1627313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      1694092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      1637857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        52721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      1753842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      1739784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      1753842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        45691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      1673004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           20441578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3946                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     1870                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   31568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  14960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              1010176                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                478208                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               1010176                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             478720                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          141                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            1960                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1984                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            2008                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            2072                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            1928                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            1952                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            2016                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            1992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            1880                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            1968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           1904                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           1992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           1952                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           1992                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           1976                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           1992                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             943                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             889                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             936                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             896                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             952                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             968                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             960                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            952                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            992                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            952                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            904                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 74281367000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               31568                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              14960                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3933                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3934                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3934                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3934                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3936                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3937                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3938                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3939                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   11                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  619                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  619                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  619                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  621                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  627                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         6422                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   231.763314                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   207.938638                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    65.025914                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          593      9.23%      9.23% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95            6      0.09%      9.33% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            7      0.11%      9.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            5      0.08%      9.51% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            6      0.09%      9.61% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            6      0.09%      9.70% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          592      9.22%     18.92% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5207     81.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         6422                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    50.812903                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    29.215436                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11           12      1.94%      2.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           44      7.10%      9.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           77     12.42%     21.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           87     14.03%     35.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           87     14.03%     49.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           77     12.42%     62.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59           53      8.55%     70.65% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           38      6.13%     76.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75           38      6.13%     82.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           23      3.71%     86.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91           21      3.39%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99           20      3.23%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107           12      1.94%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115           13      2.10%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123            3      0.48%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            4      0.65%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            3      0.48%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            2      0.32%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-163            1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::168-171            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::176-179            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::184-187            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.103226                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.081225                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.087002                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            608     98.06%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::31              1      0.16%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              9      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  824671000                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1359748600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                101017600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26123.64                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43073.64                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      13.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       6.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   13.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    6.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  27617                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 12473                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 12771899.42                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  69780913750                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1472511050                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          3128025.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          3146169.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2               3102624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          3160684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          3042748.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          3050006.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          3091737.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          3115324.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               2110176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               2122416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               2093040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               2132208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4          2052648.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               2057544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               2085696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               2101608                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         12041203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1             12200448                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2             11860992                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         12090124.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         11518041.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         11538009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         11790105.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7         11773132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5527388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        5468083.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5407948.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5490892.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5381406.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5331640.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5371453.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1739546720.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1737673709.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1740911054.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1741933169.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1742264608.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1743743033.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1742764694.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1750328092.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       78666047568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       78667690560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       78664850784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       78663954192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       78663663456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       78662366592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       78663224784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       78656590224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        86123688785.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        86123589090.239990                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        86123514146.879990                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        86124048975.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        86123140940.160004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        86123424295.679993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        86123576361.599991                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        86124567539.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.438143                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.438068                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.438012                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.438412                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.437733                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.437945                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.438059                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.438800                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       125184                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       129024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       122624                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       124160                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       119040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       123136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       129024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       119040                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1010176                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       479744                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        479744                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          504                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          479                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data          504                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data          465                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3946                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1874                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1874                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      1718695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      1771416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      1683548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      1704636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        63265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      1634342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      1690578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      1771416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        42177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      1634342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            13869063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        63265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        42177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         210883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       6586575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            6586575                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       6586575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      1718695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      1771416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      1683548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      1704636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        63265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      1634342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      1690578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      1771416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        42177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      1634342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           20455637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3946                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1874                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   31568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  14992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              1010176                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                480000                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               1010176                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             479744                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          365                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            1928                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            2048                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1952                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            2024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            1984                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            2024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1960                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            2000                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            1896                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            2008                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           1928                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           2016                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           1952                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           1944                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           1928                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           1976                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             896                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             959                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             944                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             944                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            952                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            960                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            961                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            928                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            920                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            936                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 72836700000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               31568                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              14992                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3937                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3937                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3939                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3940                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3943                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3943                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3943                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3943                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  622                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  622                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  623                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  623                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         6430                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   231.753655                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   207.862372                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    65.091326                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          596      9.27%      9.27% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95            7      0.11%      9.38% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127            4      0.06%      9.44% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            5      0.08%      9.52% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191            3      0.05%      9.56% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           10      0.16%      9.72% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          589      9.16%     18.88% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5216     81.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         6430                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          623                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    50.696629                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    30.123798                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-3             3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-11           11      1.77%      2.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-19           39      6.26%      8.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-27          102     16.37%     24.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-35           75     12.04%     36.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-43           73     11.72%     48.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-51           79     12.68%     61.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-59           62      9.95%     71.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-67           45      7.22%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-75           27      4.33%     82.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-83           30      4.82%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-91           19      3.05%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-99           11      1.77%     92.46% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-107           11      1.77%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-115           14      2.25%     96.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-123            2      0.32%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-131            7      1.12%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-139            2      0.32%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-147            3      0.48%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-155            2      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-163            1      0.16%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::168-171            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::176-179            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          623                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          623                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.077047                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.059545                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.011431                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            616     98.88%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              5      0.80%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          623                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  816980600                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1352058200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                101017600                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   25880.02                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              42830.02                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      13.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       6.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   13.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    6.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  27614                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 12524                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.54                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 12514896.91                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  69748649750                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1505015050                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          3125001.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          3044563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          3123187.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3               3102624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          3085084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5               3093552                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          3089923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7               3069360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               2108136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          2053872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               2106912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               2093040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4          2081208.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               2086920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6          2084472.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               2070600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         12056678.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         11809075.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         11984793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         11965324.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         11725209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         11753164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         11657318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         11538009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5325004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5361914.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1737679017.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1735445949.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1740001553.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1739126033.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1742698866.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5        1745648712                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1750599722.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1747092772.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       78667685904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       78669644736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       78665648592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       78666416592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       78663282528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       78660694944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       78656351952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       78659428224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        86123463193.920013                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1         86122610904                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        86123600503.679993                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        86123336229.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        86123515464.960007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        86123893319.039993                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        86124433007.040009                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        86123788450.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.437974                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.437336                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.438077                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.437879                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.438013                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.438296                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.438699                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.438217                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       126208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       123904                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       117760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       121600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       120576                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       129792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       125696                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       128000                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1012736                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       478720                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        478720                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          460                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          475                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          471                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          507                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3956                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         1870                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             1870                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        24603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      1732754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        28118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      1701122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      1616769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      1669489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        70294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      1655430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      1781960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.itb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      1725725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      1757357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            13904210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        24603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        28118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        10544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        70294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         217912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       6572516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            6572516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       6572516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        24603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      1732754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        28118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      1701122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      1616769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      1669489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        70294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      1655430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      1781960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.itb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      1725725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      1757357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           20476725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3956                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     1870                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   31648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  14960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              1012480                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                478720                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               1012736                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             478720                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       193881                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            1936                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1960                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            2112                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            1976                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            1944                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            2024                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            2024                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1952                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            1968                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            1936                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           2048                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           1952                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           1984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           1960                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           1936                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           1928                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             968                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             928                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             960                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             897                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            991                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            912                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            936                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 72836587000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               31648                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              14960                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3942                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3942                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3942                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3943                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3943                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3944                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3944                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3946                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  620                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  624                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  624                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  624                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  624                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  629                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         6439                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   231.588756                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   207.526107                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    65.304961                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          603      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95            6      0.09%      9.46% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            4      0.06%      9.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.03%      9.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            4      0.06%      9.61% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            7      0.11%      9.72% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          601      9.33%     19.06% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5212     80.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         6439                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          621                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    50.834138                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    43.702706                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    28.178347                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            8      1.29%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19           35      5.64%      6.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27          103     16.59%     23.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35           89     14.33%     37.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           66     10.63%     48.47% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51           65     10.47%     58.94% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59           60      9.66%     68.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-67           56      9.02%     77.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-75           30      4.83%     82.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83           30      4.83%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-91           22      3.54%     90.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99           19      3.06%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-107           14      2.25%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-115            6      0.97%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-123            5      0.81%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-131            4      0.64%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-139            3      0.48%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::152-155            1      0.16%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-163            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::168-171            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          621                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          621                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.090177                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.063241                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.183863                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.16%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.16%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            605     97.42%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::30              1      0.16%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             10      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          621                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  827163700                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1363461700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                101248000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26142.97                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43092.97                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      13.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       6.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   13.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    6.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  27675                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 12486                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 12501988.84                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  69785207150                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1468457650                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          3029443.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          3196972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          3105043.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               3081456                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          3040934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          3157660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          3102019.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7               3063312                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          2043672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               2156688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2          2094672.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               2078760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               2051424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               2130168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6          2092632.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               2066520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         11649830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         12484492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2             11980800                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3             11726208                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         11605401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         12017740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         11761651.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         11565964.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5321687.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5534023.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5338275.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5361500.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4             5318784                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5467668.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5364817.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5331640.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1735367371.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1738648929.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1739705846.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1743667355.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1742161898.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1745567398.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1742946091.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1743224014.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       78669713664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       78666835104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       78665907984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       78662432976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       78663753552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       78660766272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       78663065664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       78662821872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        86122413371.520004                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        86124143914.560013                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        86123420325.119995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        86123635959.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        86123219698.559998                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        86124394611.839996                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        86123620579.199997                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        86123361026.880005                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.437188                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.438483                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.437942                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.438103                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.437792                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.438671                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.438092                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.437897                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       125696                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       130304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       124416                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       125952                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       122880                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       120320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       127232                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       116480                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1009408                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       474880                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        474880                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          509                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data          455                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3943                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         1855                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             1855                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        38662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      1725725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      1788990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      1708151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      1729239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        56235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      1687063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        28118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      1651916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      1746813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        35147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      1599195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            13858518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        38662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst         7029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        56235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        28118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        35147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         221427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       6519795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            6519795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       6519795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        38662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      1725725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      1788990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      1708151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      1729239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        56235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      1687063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        28118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      1651916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      1746813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        35147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      1599195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           20378313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3943                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     1855                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   31544                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  14840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              1009408                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                475136                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               1009408                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             474880                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs          152                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            2008                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1984                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1960                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            2016                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            1960                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            1992                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            1992                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            1920                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            1976                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           1952                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           1968                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           1984                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           1992                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           1920                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             936                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             945                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             896                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             896                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             912                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             976                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             944                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             936                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             896                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            928                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            928                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            952                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            928                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            911                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            928                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 74293096000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               31544                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              14840                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3938                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3938                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3939                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3940                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3940                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3940                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3940                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3940                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  619                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  618                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         6414                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   231.453695                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   207.363312                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    65.409101                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          600      9.35%      9.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95            8      0.12%      9.48% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            7      0.11%      9.59% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            1      0.02%      9.60% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            6      0.09%      9.70% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           10      0.16%      9.85% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          595      9.28%     19.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5187     80.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         6414                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          617                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    51.111831                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    44.149816                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    28.325832                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-11            3      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-19           28      4.54%      5.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-27          129     20.91%     25.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-35           70     11.35%     37.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-43           74     11.99%     49.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-51           55      8.91%     58.18% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-59           63     10.21%     68.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-67           47      7.62%     76.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-75           35      5.67%     81.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-83           34      5.51%     87.20% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-91           25      4.05%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-99           15      2.43%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-107           15      2.43%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-115            5      0.81%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-123            6      0.97%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-131            4      0.65%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-139            4      0.65%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-147            1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          617                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          617                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.064830                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.056016                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.717824                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            612     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              5      0.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          617                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  822438100                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1357108900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                100940800                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   26072.73                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              43022.73                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      13.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       6.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   13.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    6.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    30.91                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  27594                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 12384                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 12813572.96                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  69775436250                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1477988550                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0               3096576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          3098390.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          3109276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          3149798.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          3111091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          3100204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6               3108672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          3092342.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               2088960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               2090184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               2097528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               2124864                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               2098752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5          2091408.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               2097120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               2086104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         11944857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         12076646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         11925388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         12077644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4             11833536                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5             11733696                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         11837030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         11665305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5421634.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5394677.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5417902.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5374771.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5325004.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5354864.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1735494485.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1736431346.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1739860375.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1741808024.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1744718253.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1742392762.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1745992134.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1748434233.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       78669602160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       78668780352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       78665772432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       78664063968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       78661511136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       78663551040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       78660393696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       78658251504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        86122936377.599991                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        86123159301.120010                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        86123470607.039993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        86123989625.279999                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        86123975056.319992                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        86123531586.239990                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        86124041361.600006                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        86124172057.920013                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.437580                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.437746                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.437979                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.438368                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.438357                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.438025                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.438406                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.438504                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       131072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       126208                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       129024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       122368                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       127232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       126720                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       115968                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       123392                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1017600                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       489472                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        489472                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          512                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          504                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          495                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data          453                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3975                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         1912                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             1912                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      1799534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        21088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      1732754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      1771416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker         7029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         3515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      1680033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker        10544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        63265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      1746813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      1739784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        17574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      1592166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        31632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      1694092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            13970989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        21088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         3515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        63265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        17574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        31632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         186280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       6720134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            6720134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       6720134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      1799534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        21088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      1732754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      1771416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker         7029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         3515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      1680033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker        10544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        63265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      1746813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      1739784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        17574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      1592166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        31632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      1694092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           20691123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3975                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     1912                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   31800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  15296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              1016864                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                489984                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               1017600                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             489472                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          257                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            1960                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            2016                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            2016                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            2040                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            1968                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            2008                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            2073                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            1992                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            1888                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            1976                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           1912                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           2008                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           1952                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           1960                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           2056                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           1952                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             896                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             921                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             992                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             920                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1080                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             904                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             976                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            936                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            959                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            968                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            936                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14           1072                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 72836587000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               31800                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              15296                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3945                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    2                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  632                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  632                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  632                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  636                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  637                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  638                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  641                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  644                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  644                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  643                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  641                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  641                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  639                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  632                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         6518                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   231.182571                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   206.933402                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    65.680107                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          615      9.44%      9.44% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95            6      0.09%      9.53% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            8      0.12%      9.65% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            8      0.12%      9.77% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            7      0.11%      9.88% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223            6      0.09%      9.97% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          609      9.34%     19.32% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5259     80.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         6518                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          635                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    50.105512                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    29.539524                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-3             4      0.63%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11           14      2.20%      2.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           45      7.09%      9.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27           92     14.49%     24.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35           92     14.49%     38.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           82     12.91%     51.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           54      8.50%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           61      9.61%     69.92% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           46      7.24%     77.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75           36      5.67%     82.83% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83           28      4.41%     87.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91           18      2.83%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99           19      2.99%     93.07% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107           15      2.36%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115            8      1.26%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-123            6      0.94%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-131            5      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            2      0.31%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::144-147            2      0.31%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-155            3      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::184-187            2      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          635                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          635                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.113386                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.078679                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.488037                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              2      0.31%      0.31% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.31%      0.63% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              2      0.31%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            620     97.64%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32              7      1.10%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::48              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          635                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  845886650                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1384506800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                101686400                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26619.46                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43569.46                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      13.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       6.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   13.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    6.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  27794                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 12777                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 12372445.56                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  69751979800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1583035200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1501685000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          3133468.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          3079036.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          3157660.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          3180643.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4               3033072                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          3045772.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6               3075408                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7               3099600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               2113848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          2077128.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               2130168                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               2145672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               2046120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5          2054688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               2074680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               2091000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         12077145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         11881958.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         12176486.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             12172992                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         11557478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         11542502.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         11589926.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         11625868.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5470986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5365232.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5461032.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5315051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5311733.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5351546.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5427855.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      5695287703.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1741123203.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1738021893.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1742627620.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1741748434.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1738747370.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1744314966.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6        1742164416                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7        1743756768                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       78664664688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       78667385136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       78663345024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       78664116240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4       78666748752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5       78661864896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       78663751344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       78662354544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        86123871044.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        86123098088.639999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        86124185696.639999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        86124172438.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        86122735548.480011                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        86123422263.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        86123295024.960007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        86123643339.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.438279                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.437701                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.438514                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.438505                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.437429                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.437943                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.437848                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.438109                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               39380                       # Transaction distribution
system.membus.trans_dist::ReadResp              39380                       # Transaction distribution
system.membus.trans_dist::WriteReq                974                       # Transaction distribution
system.membus.trans_dist::WriteResp               974                       # Transaction distribution
system.membus.trans_dist::Writeback             29988                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           379412                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1183978                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          198049                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         3471                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25180                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25068                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         4160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1921694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1925854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1925854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     23892225                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23900545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23900545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19690000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    632611500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       974000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       487000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    494802000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    189812784                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    599555675                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     99024500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq      2818303                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12591497                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    413622000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          295                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          391                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           82                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           33                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          496                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           48                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          782                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1522                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          193                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          291                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      1141999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      2566981                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        66495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1630979                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       182498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq      5795997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     11972000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq      1644498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      1969000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1896                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2237                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10395971                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           16574476                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1368924                       # Total snoops (count)
system.membus.snoop_fanout::samples           1660302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1660302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1660302                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             1526500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                2080                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           625498000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              291379                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1145745000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded             263471                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              38273                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             38273                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            29988                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            4677                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        193372                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         198049                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            25068                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           25068                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2693                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2507                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2529                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2531                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2509                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        99360                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         2679                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2730                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2744                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2470                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2613                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       138157                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2794                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2482                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2523                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2450                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2583                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2453                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2464                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        99238                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         2633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2639                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2840                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2695                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2708                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2634                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       138180                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2567                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2576                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2558                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2345                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2408                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2608                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        99357                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         2561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2859                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2771                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2495                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2618                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       138086                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2687                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2445                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2509                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2697                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2538                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2500                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2551                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        99589                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         2425                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2794                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2708                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2515                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2631                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       138347                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                552770                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       374784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       372224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       375808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       371712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       384000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       372480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       375552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       366336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       387584                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       368896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       369664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       372992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       378624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       363520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       368128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      5979648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       394496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       367872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       375552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       365056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       374016                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       373504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       382464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       363776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       373504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       377600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       369152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       364032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       384000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       373504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6004993                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       364288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       380928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       371968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       371456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       367872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       358400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       362752                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       381696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       369664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       377856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       379392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       369920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       390912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       373760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      5973248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       360704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       368384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       370944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       376320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       375808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       372992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       370944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       351488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       369152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       362496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       360448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       376320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       368640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      5934336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               23892225                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     53561400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    378571850                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    281885600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      6542600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    270712800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    277090351                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     35089600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    247962550                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           52                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           13                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           20                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        77400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq         8200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        27000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        14600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          103                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             128800                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           23949800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6315                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           23170000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               5950                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           23311400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               5983                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           23693000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6057                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           23307200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               6008                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           23227200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               5854                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           23296400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               5972                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           23374600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               5999                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          294533000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.4                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             199707                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           23581200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               6090                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          23730600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6231                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          24043200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6542                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          23737600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6384                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          23298600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              5957                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          23887200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6144                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          23651000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6185                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         225772163                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             65312                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         226844813                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             65335                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         224860789                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             65242                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         226148486                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             65502                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        38273                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        38273                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        29988                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         4677                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       193372                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       198049                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        25068                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        25068                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       138157                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       138180                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       138086                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       138347                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       552770                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      5979648                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6004993                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      5973248                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      5934336                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     23892225                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     30618400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    153092000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    119952000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      3741600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    154697600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    158439200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     20054400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp    100272000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           95                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          397                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          150                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       235300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       747300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       261000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   642                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1243600                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     82381600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        72845                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     82304900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        72845                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     82604800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        72844                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     81773600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        72845                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    411804000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       261391                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            7253210                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7250726                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2484                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               974                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              974                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            79134                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          379060                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1184190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1563250                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       177059                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       177059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44367                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44367                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        32582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1177119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        10106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        29434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1200230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        10039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        30116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1178799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        10034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        34288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1191862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        10170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        27632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1175773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         9942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        30762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1176947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        10075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        35130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1172525                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        10100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        32518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1199820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        10145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9806206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      4170496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     12687448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        12456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3767552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     14897580                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        12260                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3854848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12324032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        12308                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4388864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     13828236                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        12572                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      3536896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     12791628                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        12132                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      3937536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     12126464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side            8                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        12448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      4496640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     12813780                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      4162304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     15113745                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        12500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              138997321                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   3671196305                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  13716472920                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       984479                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       498456                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2572797734                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    189666223                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    601127970                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     99372616                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     90358161                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     22395571                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp   1380292249                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       943272                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        30439                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          175                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         5864                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        49083                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq       128223                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           66                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        27517                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         3020                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp         2250                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   3974104207                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    302933003                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      1992500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    102954040                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    269085978                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq    939933908                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       851496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    791661519                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     37033472                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp     34332987                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      1186733                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       32755                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         6116765624                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         338117486                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         8350648                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9115913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               9115913    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9115913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7163030943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            9117994                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         529642769                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             16291                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       29671647205                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            40.7                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           1102292                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           7095205                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              6992                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         478451372                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             14717                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       30188832981                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            41.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           1117332                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           7074221                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              6974                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        489564741                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            15058                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      29795042349                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           40.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          1105688                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          7076184                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             6957                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        557367237                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            17144                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      30014463668                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           41.2                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          1112777                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7143686                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7027                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        449181280                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            13816                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      29655659031                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           40.7                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          1101016                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          7014692                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             6909                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        500029423                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            15381                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      29747917036                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           40.8                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          1104552                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                2                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7067719                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             6963                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        571046782                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded            17565                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      29503712302                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           40.5                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          1097216                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            17499                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          7093180                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             6980                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        528567352                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded            16259                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      30145356886                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           41.4                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          1115905                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          7130692                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             7020                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         7283    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         7283                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         7283    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         7283                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         7283                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         7283    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         7283                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         7283                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         7283    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         7283                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         7283                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             7283    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         7283                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         7283                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            7283    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         7283                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     63677                       # number of replacements
system.l2.tags.tagsinuse                  8016.109222                       # Cycle average of tags in use
system.l2.tags.total_refs                      229181                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.599117                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3459.508256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.708541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    66.748237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   527.991879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     3.728133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    47.861105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   528.845640                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.369821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    57.053406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   533.282095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     5.525289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    29.475865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   525.069223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.501137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.084842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    31.989564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   524.635374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     1.361759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    22.042176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   526.336520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     3.055141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.176927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    35.188260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   492.504970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     3.709588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    82.551291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   502.804183                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.422303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.008148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.064452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.005842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.064556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.006965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.065098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.003598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.064095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.003905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.064042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.064250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.004295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.060120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.010077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.061377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978529                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.003906                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974487                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6230936                       # Number of tag accesses
system.l2.tags.data_accesses                  6230936                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         3103                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        16010                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        28494                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         3048                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        14506                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        34177                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         3065                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        14805                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        27840                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         3129                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        16947                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        32324                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         3024                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        13377                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        28210                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         3102                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        15208                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        27684                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         3103                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           14                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst        17295                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        28763                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         3102                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst        15961                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        34133                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  390436                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            79134                       # number of Writeback hits
system.l2.Writeback_hits::total                 79134                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          155                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           84                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          117                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           76                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           90                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data          101                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  807                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                212                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         2088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data         1838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         2083                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         1849                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data         2491                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data         1814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data         2079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data         1998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16240                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         3103                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         16010                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         30582                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         3048                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         14506                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         36015                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         3065                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         14805                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         29923                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         3129                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         16947                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         34173                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         3024                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         13377                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         30701                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         3102                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         15208                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         29498                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         3103                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst         17295                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         30842                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         3102                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst         15961                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         36131                       # number of demand (read+write) hits
system.l2.demand_hits::total                   406676                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         3103                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        16010                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        30582                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         3048                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        14506                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        36015                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         3065                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        14805                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        29923                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         3129                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        16947                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        34173                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         3024                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        13377                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        30701                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         3102                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        15208                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        29498                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         3103                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           14                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst        17295                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        30842                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         3102                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst        15961                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        36131                       # number of overall hits
system.l2.overall_hits::total                  406676                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          281                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         6742                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          211                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         6671                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          253                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         6607                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          197                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         6628                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          439                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         6688                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          173                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         6542                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          270                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data         6730                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          298                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data         6473                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 55319                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data          461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          364                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          467                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data          272                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data          428                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data          585                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3518                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        24352                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        23993                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        24167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        24108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data        24215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data        24247                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data        24389                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data        23901                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           193372                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         3255                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         3267                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         3252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         3290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         3271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         3271                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data         3293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data         3328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26227                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          281                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         9997                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         9938                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          253                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         9859                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          197                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         9918                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          439                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         9959                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          173                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         9813                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          270                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        10023                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          298                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data         9801                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81546                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          281                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         9997                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          211                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         9938                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          253                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         9859                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           14                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          197                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         9918                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          439                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         9959                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          173                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         9813                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          270                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        10023                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          298                       # number of overall misses
system.l2.overall_misses::system.cpu7.data         9801                       # number of overall misses
system.l2.overall_misses::total                 81546                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1343000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     30919000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    700723971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1857500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     22573500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    702578995                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1356499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     27166000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    694583472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      1613500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     20728000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    696765006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1118999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     51009500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    710078007                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1254000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     19147500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    685710461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      1937500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       373500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     30455000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data    703978944                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      2857500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     34410500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data    675025554                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5819565408                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     12927500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     10519500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     13275000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     14732498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      7260000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     11316500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      7930500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data     15430500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     93391998                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      2219000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2035000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1894000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2182500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      2220000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      2257000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data      2298500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      1567000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16673000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    403016495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    402775989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    401129989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    404517992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    404771998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    403588488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    407046481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    407056490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3233903922                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1343000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     30919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   1103740466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     22573500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   1105354984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1356499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     27166000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1095713461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      1613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     20728000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   1101282998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1118999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     51009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   1114850005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     19147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1089298949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      1937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       373500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     30455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   1111025425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      2857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     34410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   1082082044                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9053469330                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1343000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     30919000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   1103740466                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1857500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     22573500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   1105354984                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1356499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     27166000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1095713461                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      1613500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     20728000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   1101282998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1118999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     51009500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   1114850005                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1254000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     19147500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1089298949                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      1937500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       373500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     30455000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   1111025425                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      2857500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     34410500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   1082082044                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9053469330                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         3114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        16291                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        35236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         3065                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        14717                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        40848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         3077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        15058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        34447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         3143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        17144                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        38952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         3033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        13816                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        34898                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         3112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        15381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        34226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         3120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst        17565                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        35493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         3125                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst        16259                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        40606                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              445755                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        79134                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             79134                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          547                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          644                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data          348                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          504                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data          529                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data          689                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4325                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        24377                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        24025                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        24187                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        24138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data        24234                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data        24270                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data        24422                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data        23931                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         193584                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         5343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         5105                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         5335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         5139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         5762                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         5085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data         5372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data         5326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42467                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         3114                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        16291                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        40579                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         3065                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        14717                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        45953                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         3077                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        15058                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        39782                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         3143                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        17144                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        44091                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         3033                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        13816                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        40660                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         3112                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        15381                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        39311                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         3120                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst        17565                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        40865                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         3125                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst        16259                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        45932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               488222                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         3114                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        16291                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        40579                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         3065                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        14717                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        45953                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         3077                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        15058                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        39782                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         3143                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        17144                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        44091                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         3033                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        13816                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        40660                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         3112                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        15381                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        39311                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         3120                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst        17565                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        40865                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         3125                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst        16259                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        45932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              488222                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.003532                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.017249                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.191338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.005546                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.014337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.163313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.003900                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.016802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.191802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.004454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.011491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.170158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.002967                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.031775                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.191644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.003213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.011248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.191141                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.005449                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.176471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.015371                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.189615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.007360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.018328                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.159410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.124102                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.748377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.853748                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.818323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.781609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.809074                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.849057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.813410                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.998974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.998668                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999173                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.998757                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.999216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.999052                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.998649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.998746                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.998905                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.609208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.639961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.609560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.640202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.567685                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.643265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.612993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.624859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.617585                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.003532                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.017249                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.246359                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.005546                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.014337                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.216264                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.003900                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.016802                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.247826                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.004454                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.011491                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.224944                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.002967                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.031775                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.244934                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.003213                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.011248                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.249625                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.005449                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.176471                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.015371                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.245271                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.007360                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.018328                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.213381                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.167026                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.003532                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.017249                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.246359                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.005546                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.014337                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.216264                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.003900                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.016802                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.247826                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.004454                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.011491                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.224944                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.002967                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.031775                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.244934                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.003213                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.011248                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.249625                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.005449                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.176471                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.015371                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.245271                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.007360                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.018328                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.213381                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.167026                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 122090.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 110032.028470                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 103934.139869                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 109264.705882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 106983.412322                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 105318.392295                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 113041.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 107375.494071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 105128.420160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       115250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 105218.274112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 105124.472842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 124333.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 116194.760820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 106171.950807                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker       125400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 110679.190751                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 104816.640324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 113970.588235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 112796.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 104603.112036                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 124239.130435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 115471.476510                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 104283.261857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 105200.119453                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 28042.299349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 28899.725275                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 28426.124197                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 27955.404175                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 26691.176471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 27334.541063                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data 18529.205607                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 26376.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26546.901080                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    91.121879                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    84.816405                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data    78.371333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    90.530114                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data    91.678712                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data    93.083680                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data    94.243306                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data    65.562110                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    86.222411                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 123814.591398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 123286.191919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 123348.705105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 122953.796960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 123745.642923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 123383.823907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 123609.620711                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 122312.647236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123304.378007                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 122090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 110032.028470                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 110407.168751                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 109264.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 106983.412322                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 111225.093983                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 113041.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 107375.494071                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 111138.397505                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       115250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 105218.274112                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 111038.818108                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 124333.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 116194.760820                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 111943.970780                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker       125400                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 110679.190751                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 111005.701518                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 113970.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 112796.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 110847.593036                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 124239.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 115471.476510                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 110405.269258                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111022.850048                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 122090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 110032.028470                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 110407.168751                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 109264.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 106983.412322                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 111225.093983                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 113041.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 107375.494071                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 111138.397505                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       115250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 105218.274112                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 111038.818108                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 124333.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 116194.760820                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 111943.970780                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker       125400                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 110679.190751                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 111005.701518                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 113970.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 112796.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 110847.593036                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 124239.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 115471.476510                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 110405.269258                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111022.850048                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                29988                       # number of writebacks
system.l2.writebacks::total                     29988                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          166                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         2041                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          135                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         1964                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          180                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         1978                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          161                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         1965                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          163                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         1938                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          104                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         1930                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          145                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data         2030                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          130                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data         1998                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              17046                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          166                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         2041                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         1964                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         1978                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         1965                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         1938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         1930                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          145                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data         2030                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data         1998                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17046                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          166                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         2041                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         1964                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         1978                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         1965                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         1938                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         1930                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          145                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data         2030                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data         1998                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17046                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         4701                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           76                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         4707                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         4629                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         4663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          276                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         4750                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst           69                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         4612                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data         4700                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data         4475                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38273                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data          461                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          364                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          467                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data          272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          414                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data          428                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data          585                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3518                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        24352                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        23993                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        24167                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        24108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data        24215                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data        24247                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data        24389                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data        23901                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       193372                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         3255                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         3267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         3252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         3290                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         3271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         3271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data         3293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data         3328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26227                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         7956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         7974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         7881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         7953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         8021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         7883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data         7993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data         7803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         7956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         7974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         7881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         7953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         8021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         7883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data         7993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data         7803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64500                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1004000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     13135500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    538959991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1490500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      8772000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    540492021                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1087999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      8385500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    531295004                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1339000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      4112000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    535723532                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1019999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     31706500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    545078529                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       811000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst      7907000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    529392493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker      1747000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       340500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     14304500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data    539066973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      2604500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     19350500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data    514197091                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4393323632                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     25093996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     19785496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     25415994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     28667492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data     14858496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     22560496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data     23289488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data     31894992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    191566450                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   1325940626                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   1306425594                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   1315806601                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data   1312429620                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data   1318117072                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data   1320037584                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data   1327539078                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data   1301338128                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10527634303                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    367211495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    366838989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    365357989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    368327992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    368790998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    367607488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    370823481                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data    370448490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2945406922                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1004000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     13135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    906171486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1490500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      8772000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    907331010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1087999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      8385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    896652993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1339000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      4112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    904051524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1019999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     31706500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    913869527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst      7907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    896999981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker      1747000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       340500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     14304500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data    909890454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      2604500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     19350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data    884645581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7338730554                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1004000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     13135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    906171486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1490500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      8772000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    907331010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1087999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      8385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    896652993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1339000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      4112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    904051524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1019999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     31706500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    913869527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst      7907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    896999981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker      1747000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       340500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     14304500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data    909890454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      2604500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     19350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data    884645581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7338730554                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2857496                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2514999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2610499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3149497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2352498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      2724998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      3338499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      2842997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     22391483                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2732492                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2211498                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      2230500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      2700998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1922997                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2456498                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data      2900998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data      2431998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     19587979                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      5589988                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      4726497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      4840999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      5850495                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      4275495                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      5181496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      6239497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      5274995                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     41979462                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.002569                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.007059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.133415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.004241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.005164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.115232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.004848                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.134380                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.003500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.002100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.119711                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.002967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.019977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.136111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.004486                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.134751                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.004808                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.176471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.007116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.132420                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.007360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.010333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.110205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.085861                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.748377                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.853748                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.818323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.781609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.809074                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.849057                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.813410                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.998974                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.998668                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999173                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.998757                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.999216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.999052                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.998649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.998746                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.998905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.609208                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.639961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.609560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.640202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.567685                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.643265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.612993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.624859                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.617585                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.002569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.007059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.196062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.004241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.005164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.173525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002925                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.004848                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.198105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.003500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.002100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.180377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.002967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.019977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.197270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.004486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.200529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.004808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.176471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.007116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.195595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.007360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.010333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.169882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.002569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.007059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.196062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.004241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.005164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.173525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002925                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.004848                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.198105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.003500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.002100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.180377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.002967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.019977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.197270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.004486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.200529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.004808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.176471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.007116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.195595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.007360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.010333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.169882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132112                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       125500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 114221.739130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 114647.945331                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 114653.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115421.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 114827.282983                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 120888.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 114869.863014                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 114775.330309                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 121727.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 114222.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 114888.168990                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 113333.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 114878.623188                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 114753.374526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 115857.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 114594.202899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 114785.883131                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 116466.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst       114436                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 114695.100638                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker 113239.130435                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 115181.547619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 114904.377877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 114789.110652                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54433.830803                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54355.758242                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54423.970021                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54397.518027                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54626.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54493.951691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54414.691589                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54521.353846                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54453.226265                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54448.941606                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54450.281082                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54446.418711                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54439.589348                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54433.907578                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54441.274549                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54431.878224                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54447.015941                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54442.392399                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 112814.591398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 112286.191919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 112348.705105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 111953.796960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 112745.642923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 112383.823907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 112609.620711                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 111312.647236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112304.378007                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       125500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 114221.739130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 113897.874057                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 114653.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115421.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 113786.181339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 120888.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 114869.863014                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 113774.012562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 121727.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 114222.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 113674.276877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 113333.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 114878.623188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 113934.612517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 115857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 114594.202899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 113789.164151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 116466.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst       114436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 113835.913174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker 113239.130435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 115181.547619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 113372.495322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113778.768279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       125500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 114221.739130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 113897.874057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 114653.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115421.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 113786.181339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 120888.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 114869.863014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 113774.012562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 121727.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 114222.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 113674.276877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 113333.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 114878.623188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 113934.612517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 115857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 114594.202899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 113789.164151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 116466.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst       114436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 113835.913174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker 113239.130435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 115181.547619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 113372.495322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113778.768279                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1896                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15825                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15825    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15825                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         7533                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         7533    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         7533                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     55597308.801318                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    53575953.865849                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07         3485     47.85%     47.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1630     22.38%     70.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          715      9.82%     80.05% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          846     11.62%     91.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08          275      3.78%     95.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08          146      2.00%     97.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08          132      1.81%     99.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08           25      0.34%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08           13      0.18%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            7      0.10%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            2      0.03%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            2      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        55620353.523692      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   4051200                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    26464698.613209                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   35013065.545012                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         5469     75.09%     75.09% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07         1035     14.21%     89.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          386      5.30%     94.60% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          296      4.06%     98.67% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           50      0.69%     99.35% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           24      0.33%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08            9      0.12%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.05%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.04%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.03%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            3      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       26476342.691562      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                1928448                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15825                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       95996.840442                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95670.965274                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev       9866.310610                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            2      0.01%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        15413     97.40%     97.42% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687           94      0.59%     98.02% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071           71      0.45%     98.46% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455           67      0.42%     98.89% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839           73      0.46%     99.35% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223           58      0.37%     99.72% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            8      0.05%     99.77% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            1      0.01%     99.77% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375           34      0.21%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15825                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15825                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           4602631.911532                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          5401599.932760                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    2      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               2      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               2      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               1      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               1      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15815     99.94%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          57112000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15825                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              7533                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         9663675.560866                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        12256315.082526                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            7531     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       139541000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                7533                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 23358                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3118274.252933                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            3648893.472214                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 4      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 3      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               23338     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            30713000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   23358                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         7283                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.021557                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.145242                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             7126     97.84%     97.84% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              157      2.16%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         7283                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         7283                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            7283    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         7283                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              7283                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             2.171770                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.090184                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                  3474     47.70%     47.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  2370     32.54%     80.24% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   834     11.45%     91.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   424      5.82%     97.51% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   126      1.73%     99.24% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                  39      0.54%     99.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   6      0.08%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   4      0.05%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   2      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   2      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                7283                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             7283                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            1.033777                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.367698                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3175     43.59%     43.59% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   2294     31.50%     75.09% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                   1035     14.21%     89.30% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    386      5.30%     94.60% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    188      2.58%     97.19% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                    108      1.48%     98.67% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     50      0.69%     99.35% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     24      0.33%     99.68% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      7      0.10%     99.78% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      2      0.03%     99.81% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     4      0.05%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     3      0.04%     99.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     1      0.01%     99.93% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.01%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     3      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               7283                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        15948                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        15948    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         15948                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         7510                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.966045                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.811046                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     2.942525                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         7509     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         7510                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     56043718.247975                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    53659170.568672                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         3405     46.75%     46.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1694     23.26%     70.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          766     10.52%     80.53% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          779     10.70%     91.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          300      4.12%     95.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08          174      2.39%     97.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08          108      1.48%     99.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08           18      0.25%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08           16      0.22%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            9      0.12%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            8      0.11%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            4      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        56052663.380464      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   4082688                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    26376822.737883                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   35501380.006673                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         5522     75.82%     75.82% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          970     13.32%     89.14% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          403      5.53%     94.67% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          286      3.93%     98.60% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           48      0.66%     99.26% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           30      0.41%     99.67% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           16      0.22%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.03%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       26392003.278130      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                1922305                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           15948                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       96008.308252                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95670.089735                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      10084.724829                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            4      0.03%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        15526     97.35%     97.40% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687           98      0.61%     98.02% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071           68      0.43%     98.44% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455           69      0.43%     98.88% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839           78      0.49%     99.37% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223           56      0.35%     99.72% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            6      0.04%     99.76% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.76% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375           34      0.21%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            2      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            2      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             15948                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               15948                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           4567125.846501                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          5374551.156243                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    2      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             15940     99.95%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          58080000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 15948                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              7510                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         9698623.568575                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        12160201.784881                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             2      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             1      0.01%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            7506     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           49000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       130093000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                7510                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 23458                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3104981.797255                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            3676297.083484                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 2      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 2      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               23439     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            49588000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   23458                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         7283                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.019223                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.137317                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             7143     98.08%     98.08% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              140      1.92%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         7283                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         7283                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            7283    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         7283                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              7283                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             2.189070                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.102386                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  3416     46.90%     46.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  2451     33.65%     80.56% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   771     10.59%     91.14% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   477      6.55%     97.69% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   111      1.52%     99.22% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  34      0.47%     99.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   9      0.12%     99.81% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   8      0.11%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   5      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                7283                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             7283                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            1.030345                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.386773                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                 5522     75.82%     75.82% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                 1373     18.85%     94.67% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                  286      3.93%     98.60% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   78      1.07%     99.67% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   16      0.22%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  2      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  2      0.03%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  2      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               7283                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15730                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15730    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15730                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         7603                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         7603    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         7603                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     55277440.615131                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    53494526.415568                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         3557     48.84%     48.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1565     21.49%     70.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          738     10.13%     80.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          803     11.03%     91.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          282      3.87%     95.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08          169      2.32%     97.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08          121      1.66%     99.34% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08           20      0.27%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            7      0.10%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08           10      0.14%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.04%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        55286455.666836      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4026880                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    26707236.029109                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   35133262.776825                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         5464     75.02%     75.02% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07         1029     14.13%     89.15% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          430      5.90%     95.06% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          244      3.35%     98.41% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           58      0.80%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           25      0.34%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           21      0.29%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.01%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            4      0.05%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            5      0.07%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       26722372.691351      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                1946368                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15730                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       96143.343929                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95764.539971                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10834.910564                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535            4      0.03%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        15285     97.17%     97.20% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          181      1.15%     98.35% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          141      0.90%     99.24% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607           72      0.46%     99.70% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375           43      0.27%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143            2      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15730                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon2.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon2.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15730                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           4724777.685950                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          13002165.936945                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    3      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15725     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value        1484757000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15730                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              7603                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         9577658.687360                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        12029784.781497                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            7600     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       121817000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                7603                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 23333                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3121594.351348                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            3671503.903603                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      3      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 4      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               23319     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            36178000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   23333                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         7283                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.024578                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.154845                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             7104     97.54%     97.54% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              179      2.46%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         7283                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         7283                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            7283    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         7283                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              7283                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             2.159138                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.084870                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0                    1235     16.96%     16.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::1                    2312     31.75%     48.70% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2                    1569     21.54%     70.25% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::3                     742     10.19%     80.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4                     434      5.96%     86.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::5                     375      5.15%     91.54% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6                     278      3.82%     95.36% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::7                     167      2.29%     97.65% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8                      87      1.19%     98.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::9                      35      0.48%     99.33% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10                     21      0.29%     99.62% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::11                      6      0.08%     99.70% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12                      7      0.10%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::13                      4      0.05%     99.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14                      3      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::15                      1      0.01%     99.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16                      3      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::17                      1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18                      1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::19                      2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                7283                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             7283                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            1.043251                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.372393                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3126     42.92%     42.92% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   2338     32.10%     75.02% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                   1029     14.13%     89.15% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    430      5.90%     95.06% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                    150      2.06%     97.12% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     94      1.29%     98.41% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     58      0.80%     99.20% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     25      0.34%     99.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     18      0.25%     99.79% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      3      0.04%     99.84% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     1      0.01%     99.85% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     4      0.05%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     2      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     3      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               7283                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        15838                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        15838    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         15838                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         7343                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         7343    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         7343                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     55657064.396540                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    53199293.913004                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         3484     47.84%     47.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1590     21.83%     69.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          788     10.82%     80.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          818     11.23%     91.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          261      3.58%     95.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08          167      2.29%     97.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08          120      1.65%     99.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08           18      0.25%     99.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08           16      0.22%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08           14      0.19%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            5      0.07%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        55666044.809367      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   4054528                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    25793326.925717                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   34849326.472313                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         5551     76.22%     76.22% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          967     13.28%     89.50% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          399      5.48%     94.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          274      3.76%     98.74% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           44      0.60%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           20      0.27%     99.62% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           16      0.22%     99.84% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.04%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           7283                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       25808546.977850      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                1879808                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           15838                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96073.127920                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95727.236534                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10167.906725                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            3      0.02%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            2      0.01%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        15405     97.27%     97.30% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687           90      0.57%     97.87% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071           82      0.52%     98.38% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455           72      0.45%     98.84% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839           71      0.45%     99.29% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223           71      0.45%     99.73% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            5      0.03%     99.77% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            0      0.00%     99.77% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375           35      0.22%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             15838                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               15838                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           4598857.178937                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          5388030.353586                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    2      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15831     99.96%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          55804000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 15838                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              7343                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         10120536.565436                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        21208675.080554                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.01%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.05% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            7339     99.95%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      1485215000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                7343                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 23181                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3142086.191277                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            3713851.526932                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 3      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                2      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               23164     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            31690000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   23181                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         7283                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.023067                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.150128                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             7115     97.69%     97.69% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              168      2.31%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         7283                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         7283                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            7283    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         7283                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              7283                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             2.173967                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.078604                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                  3486     47.86%     47.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  2384     32.73%     80.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   810     11.12%     91.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   419      5.75%     97.47% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   130      1.78%     99.26% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                  33      0.45%     99.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                  14      0.19%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   1      0.01%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   4      0.05%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                7283                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             7283                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            1.007552                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.361302                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                 5551     76.22%     76.22% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                 1366     18.76%     94.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                  274      3.76%     98.74% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                   64      0.88%     99.62% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   16      0.22%     99.84% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  6      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  1      0.01%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  2      0.03%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               7283                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        66924                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        66924    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          66924                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        29989                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.991497                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.952668                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.472513                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        29988    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         29989                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      222575532.060964                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     184265491.176848                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08         3277     45.00%     45.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         2313     31.76%     76.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          354      4.86%     81.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          577      7.92%     89.54% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08          636      8.73%     98.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           44      0.60%     98.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08           32      0.44%     99.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09           29      0.40%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            7      0.10%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            5      0.07%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.04%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            2      0.03%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             7283                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         222625517.380358      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   16215296                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          7283                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     105342084.305918                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    112098301.513902                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         5742     78.84%     78.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          995     13.66%     92.50% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          340      4.67%     97.17% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          141      1.94%     99.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           37      0.51%     99.62% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           14      0.19%     99.81% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            3      0.04%     99.85% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            4      0.05%     99.90% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            2      0.03%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            3      0.04%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            7283                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        105399265.638893      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 7676929                       # Number of bytes written
system.Hmon.readLatencyHist::samples            63341                       # Read request-response latency
system.Hmon.readLatencyHist::mean        104792.875073                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104457.656597                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       10364.894826                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           13      0.02%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303           10      0.02%      0.04% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        62156     98.13%     98.17% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839          585      0.92%     99.09% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607          400      0.63%     99.72% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375           21      0.03%     99.75% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          150      0.24%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            2      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              63341                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                66924                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1088348.731397                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1498648.648702                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   248      0.37%      0.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               155      0.23%      0.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              168      0.25%      0.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              286      0.43%      1.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              189      0.28%      1.56% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              215      0.32%      1.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              208      0.31%      2.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              201      0.30%      2.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              199      0.30%      2.79% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              230      0.34%      3.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              228      0.34%      3.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              178      0.27%      3.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              188      0.28%      4.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              160      0.24%      4.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              439      0.66%      4.92% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              169      0.25%      5.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              268      0.40%      5.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              278      0.42%      5.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              165      0.25%      6.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             175      0.26%      6.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              62577     93.50%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           12946000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  66924                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              29989                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2428778.752209                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3322935.764022                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            496      1.65%      1.65% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             49      0.16%      1.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             72      0.24%      2.06% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             75      0.25%      2.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             69      0.23%      2.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000            110      0.37%      2.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             88      0.29%      3.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             65      0.22%      3.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             60      0.20%      3.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             46      0.15%      3.77% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             47      0.16%      3.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             83      0.28%      4.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             63      0.21%      4.41% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             67      0.22%      4.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             69      0.23%      4.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             35      0.12%      4.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            52      0.17%      5.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            28443     94.84%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         34624500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                29989                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  96913                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              751567.343906                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1271124.500263                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     351      0.36%      0.36% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 227      0.23%      0.60% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                269      0.28%      0.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1218      1.26%      2.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                437      0.45%      2.58% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                567      0.59%      3.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               1299      1.34%      4.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                519      0.54%      5.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                632      0.65%      5.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                538      0.56%      6.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                498      0.51%      6.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                421      0.43%      7.20% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                445      0.46%      7.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                453      0.47%      8.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                689      0.71%      8.84% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                411      0.42%      9.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                512      0.53%      9.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                508      0.52%     10.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                434      0.45%     10.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               401      0.41%     11.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                86084     88.83%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             12832500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    96913                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         7283                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.095977                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.305113                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6606     90.70%     90.70% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               656      9.01%     99.71% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                20      0.27%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 1      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          7283                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         7283                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             7283    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         7283                       # Outstanding write transactions
system.Hmon.readTransHist::samples               7283                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              9.185912                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             7.194709                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-3                    620      8.51%      8.51% # Histogram of read transactions per sample period
system.Hmon.readTransHist::4-7                   4012     55.09%     63.60% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-11                   989     13.58%     77.18% # Histogram of read transactions per sample period
system.Hmon.readTransHist::12-15                  295      4.05%     81.23% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-19                  349      4.79%     86.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::20-23                  733     10.06%     96.09% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-27                  165      2.27%     98.35% # Histogram of read transactions per sample period
system.Hmon.readTransHist::28-31                   38      0.52%     98.87% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-35                   19      0.26%     99.13% # Histogram of read transactions per sample period
system.Hmon.readTransHist::36-39                   35      0.48%     99.62% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-43                    9      0.12%     99.74% # Histogram of read transactions per sample period
system.Hmon.readTransHist::44-47                    4      0.05%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-51                    4      0.05%     99.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::52-55                    3      0.04%     99.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-59                    3      0.04%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::60-63                    0      0.00%     99.93% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-67                    2      0.03%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::68-71                    2      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-75                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::76-79                    1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 7283                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              7283                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             4.114925                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.378840                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  4387     60.24%     60.24% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                  1947     26.73%     86.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  492      6.76%     93.73% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 251      3.45%     97.17% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 122      1.68%     98.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  47      0.65%     99.49% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  15      0.21%     99.70% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   8      0.11%     99.81% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   3      0.04%     99.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   3      0.04%     99.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   3      0.04%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.93% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   1      0.01%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   2      0.03%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                7283                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8476793                       # DTB read hits
system.cpu0.dtb.read_misses                      3148                       # DTB read misses
system.cpu0.dtb.write_hits                    4499680                       # DTB write hits
system.cpu0.dtb.write_misses                      426                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8479941                       # DTB read accesses
system.cpu0.dtb.write_accesses                4500106                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         12976473                       # DTB hits
system.cpu0.dtb.misses                           3574                       # DTB misses
system.cpu0.dtb.accesses                     12980047                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    30038849                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                30038849                       # ITB inst accesses
system.cpu0.itb.hits                         30038849                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     30038849                       # DTB accesses
system.cpu0.numCycles                       144650516                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   27320127                       # Number of instructions committed
system.cpu0.committedOps                     29517779                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             24484208                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     530527                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      3250596                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    24484208                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           46920140                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          16354783                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           114924906                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           15436983                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     13082371                       # number of memory refs
system.cpu0.num_load_insts                    8481025                       # Number of load instructions
system.cpu0.num_store_insts                   4601346                       # Number of store instructions
system.cpu0.num_idle_cycles              1260395.331084                       # Number of idle cycles
system.cpu0.num_busy_cycles              143390120.668916                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.991287                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.008713                       # Percentage of idle cycles
system.cpu0.Branches                          4380763                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 16542998     55.84%     55.84% # Class of executed instruction
system.cpu0.op_class::IntMult                    1756      0.01%     55.84% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               176      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     55.84% # Class of executed instruction
system.cpu0.op_class::MemRead                 8481025     28.63%     84.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                4601346     15.53%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  29627302                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     173                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            16291                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31317617                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            16291                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1922.387637                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         60093989                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        60093989                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     30022558                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30022558                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     30022558                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30022558                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     30022558                       # number of overall hits
system.cpu0.icache.overall_hits::total       30022558                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        16291                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16291                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        16291                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16291                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        16291                       # number of overall misses
system.cpu0.icache.overall_misses::total        16291                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    279678769                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    279678769                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    279678769                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    279678769                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    279678769                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    279678769                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     30038849                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30038849                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     30038849                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30038849                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     30038849                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30038849                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000542                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000542                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000542                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000542                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000542                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000542                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 17167.685777                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17167.685777                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 17167.685777                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17167.685777                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 17167.685777                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17167.685777                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        16291                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        16291                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        16291                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        16291                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        16291                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        16291                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    246726231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    246726231                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    246726231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    246726231                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    246726231                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    246726231                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000542                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000542                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000542                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000542                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000542                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 15144.940826                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15144.940826                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 15144.940826                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15144.940826                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 15144.940826                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15144.940826                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1625                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            50671                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          224.255715                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11919392                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            50671                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           235.231039                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   224.255715                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.875999                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.875999                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26735434                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26735434                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7281675                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7281675                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      4095663                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4095663                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         2401                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2401                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       313228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       313228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       100984                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       100984                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     11377338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11377338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     11379739                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11379739                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       671348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       671348                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        53050                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        53050                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          784                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          784                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       207215                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       207215                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       188246                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       188246                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       724398                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        724398                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       725182                       # number of overall misses
system.cpu0.dcache.overall_misses::total       725182                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  14190551993                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14190551993                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    796648788                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    796648788                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   3156942385                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3156942385                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   3356337726                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   3356337726                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data    376142116                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    376142116                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  14987200781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14987200781                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  14987200781                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14987200781                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      7953023                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7953023                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      4148713                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4148713                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         3185                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3185                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       520443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       520443                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       289230                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       289230                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     12101736                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12101736                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     12104921                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12104921                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.084414                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084414                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.012787                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012787                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.246154                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.246154                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.398151                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.398151                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.650852                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.650852                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.059859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.059908                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059908                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 21137.401159                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21137.401159                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 15016.942281                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15016.942281                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 15235.105494                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15235.105494                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 17829.530115                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17829.530115                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 20689.180231                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20689.180231                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 20666.812995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20666.812995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8978                       # number of writebacks
system.cpu0.dcache.writebacks::total             8978                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          763                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          763                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       671348                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       671348                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        53050                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53050                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          784                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          784                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       206452                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       206452                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       170380                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       170380                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       724398                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       724398                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       725182                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       725182                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  12660173581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12660173581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    689280212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    689280212                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      7724523                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      7724523                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   2688604592                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2688604592                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   3056306274                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   3056306274                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data    331286884                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    331286884                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  13349453793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13349453793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  13357178316                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13357178316                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      5258510                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      5258510                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      4620005                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      4620005                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      9878515                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      9878515                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.084414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084414                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.012787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.012787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.246154                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.246154                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.396685                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.396685                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.589081                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.589081                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.059859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.059908                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059908                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 18857.840615                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18857.840615                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 12993.029444                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12993.029444                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data  9852.707908                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9852.707908                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 13022.904075                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13022.904075                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 17938.175103                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17938.175103                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 18428.341593                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18428.341593                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 18419.070407                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18419.070407                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            145311                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8518757                       # DTB read hits
system.cpu1.dtb.read_misses                      3135                       # DTB read misses
system.cpu1.dtb.write_hits                    4498776                       # DTB write hits
system.cpu1.dtb.write_misses                      416                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8521892                       # DTB read accesses
system.cpu1.dtb.write_accesses                4499192                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         13017533                       # DTB hits
system.cpu1.dtb.misses                           3551                       # DTB misses
system.cpu1.dtb.accesses                     13021084                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    30099342                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                30099342                       # ITB inst accesses
system.cpu1.itb.hits                         30099342                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     30099342                       # DTB accesses
system.cpu1.numCycles                       145401663                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   27376461                       # Number of instructions committed
system.cpu1.committedOps                     29558454                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             24501938                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     526141                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3260095                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    24501938                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           46988534                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16360709                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           115165887                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           15462022                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     13121889                       # number of memory refs
system.cpu1.num_load_insts                    8521937                       # Number of load instructions
system.cpu1.num_store_insts                   4599952                       # Number of store instructions
system.cpu1.num_idle_cycles              452075.566714                       # Number of idle cycles
system.cpu1.num_busy_cycles              144949587.433286                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.996891                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.003109                       # Percentage of idle cycles
system.cpu1.Branches                          4390974                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 16542829     55.76%     55.76% # Class of executed instruction
system.cpu1.op_class::IntMult                    1057      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               136      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     55.77% # Class of executed instruction
system.cpu1.op_class::MemRead                 8521937     28.73%     84.49% # Class of executed instruction
system.cpu1.op_class::MemWrite                4599952     15.51%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  29665911                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     109                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            14717                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31399342                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14717                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2133.542298                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         60213401                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        60213401                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     30084625                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30084625                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     30084625                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30084625                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     30084625                       # number of overall hits
system.cpu1.icache.overall_hits::total       30084625                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        14717                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        14717                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        14717                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         14717                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        14717                       # number of overall misses
system.cpu1.icache.overall_misses::total        14717                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    250480872                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    250480872                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    250480872                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    250480872                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    250480872                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    250480872                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     30099342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30099342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     30099342                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30099342                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     30099342                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30099342                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000489                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000489                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 17019.832303                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17019.832303                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 17019.832303                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17019.832303                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 17019.832303                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17019.832303                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        14717                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14717                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        14717                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14717                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        14717                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14717                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    220749128                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220749128                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    220749128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220749128                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    220749128                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220749128                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14999.601006                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14999.601006                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14999.601006                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14999.601006                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14999.601006                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14999.601006                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1590                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            56126                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          225.246679                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12267840                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            56126                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           218.576774                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   225.246679                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.879870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.879870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26833441                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26833441                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7309095                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7309095                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      4095484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4095484                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         2263                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2263                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       311778                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       311778                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       101148                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       101148                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     11404579                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11404579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     11406842                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11406842                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       683715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       683715                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        52495                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52495                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          720                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          720                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       211061                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       211061                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       187894                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       187894                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       736210                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        736210                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       736930                       # number of overall misses
system.cpu1.dcache.overall_misses::total       736930                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  14482607278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14482607278                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    785385286                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    785385286                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   3171320442                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3171320442                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   3325007054                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   3325007054                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data    373566719                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    373566719                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  15267992564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15267992564                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  15267992564                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15267992564                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      7992810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7992810                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      4147979                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4147979                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         2983                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2983                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       522839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       522839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       289042                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       289042                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     12140789                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12140789                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     12143772                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12143772                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.085541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.085541                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.012656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012656                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.241368                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.241368                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.403683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.403683                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.650058                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.650058                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.060639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.060684                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060684                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 21182.228382                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21182.228382                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 14961.144604                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14961.144604                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 15025.610804                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15025.610804                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 17696.185370                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17696.185370                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 20738.637840                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20738.637840                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 20718.375645                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20718.375645                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        12237                       # number of writebacks
system.cpu1.dcache.writebacks::total            12237                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          701                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          701                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       683715                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       683715                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        52495                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        52495                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          720                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          720                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       210360                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       210360                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       169807                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       169807                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       736210                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       736210                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       736930                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       736930                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  12924276310                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12924276310                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    679120710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    679120710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      6404031                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      6404031                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   2697140027                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2697140027                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   3025915946                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3025915946                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data    328925281                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    328925281                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  13603397020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13603397020                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  13609801051                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13609801051                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      4437002                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4437002                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      3742003                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3742003                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      8179005                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      8179005                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.085541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.085541                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.012656                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012656                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.241368                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.241368                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.402342                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.402342                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.587482                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.587482                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.060639                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060639                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.060684                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060684                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 18903.017061                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18903.017061                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 12936.864654                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12936.864654                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data  8894.487500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  8894.487500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 12821.544148                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12821.544148                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 17819.736206                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17819.736206                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 18477.604243                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18477.604243                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 18468.241286                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18468.241286                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            146836                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8482258                       # DTB read hits
system.cpu2.dtb.read_misses                      3135                       # DTB read misses
system.cpu2.dtb.write_hits                    4491999                       # DTB write hits
system.cpu2.dtb.write_misses                      412                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8485393                       # DTB read accesses
system.cpu2.dtb.write_accesses                4492411                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         12974257                       # DTB hits
system.cpu2.dtb.misses                           3547                       # DTB misses
system.cpu2.dtb.accesses                     12977804                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    30013916                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                30013916                       # ITB inst accesses
system.cpu2.itb.hits                         30013916                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     30013916                       # DTB accesses
system.cpu2.numCycles                       144681970                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   27293056                       # Number of instructions committed
system.cpu2.committedOps                     29474230                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             24438098                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     525933                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      3246118                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    24438098                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           46857431                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          16319271                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           114803925                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           15414572                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     13078473                       # number of memory refs
system.cpu2.num_load_insts                    8485311                       # Number of load instructions
system.cpu2.num_store_insts                   4593162                       # Number of store instructions
system.cpu2.num_idle_cycles              1259990.010834                       # Number of idle cycles
system.cpu2.num_busy_cycles              143421979.989166                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.991291                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.008709                       # Percentage of idle cycles
system.cpu2.Branches                          4373829                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 16501971     55.78%     55.78% # Class of executed instruction
system.cpu2.op_class::IntMult                     897      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               152      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     55.79% # Class of executed instruction
system.cpu2.op_class::MemRead                 8485311     28.68%     84.47% # Class of executed instruction
system.cpu2.op_class::MemWrite                4593162     15.53%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  29581493                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     128                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            15058                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31275283                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15058                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2076.987847                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         60042890                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        60042890                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     29998858                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       29998858                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     29998858                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        29998858                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     29998858                       # number of overall hits
system.cpu2.icache.overall_hits::total       29998858                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        15058                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        15058                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        15058                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         15058                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        15058                       # number of overall misses
system.cpu2.icache.overall_misses::total        15058                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    251844241                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    251844241                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    251844241                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    251844241                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    251844241                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    251844241                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     30013916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30013916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     30013916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30013916                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     30013916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30013916                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000502                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000502                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000502                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000502                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000502                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000502                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 16724.946274                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16724.946274                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 16724.946274                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16724.946274                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 16724.946274                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16724.946274                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        15058                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15058                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        15058                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15058                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        15058                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15058                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    221368759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    221368759                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    221368759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    221368759                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    221368759                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    221368759                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 14701.073117                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14701.073117                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 14701.073117                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14701.073117                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 14701.073117                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14701.073117                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1314                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            50108                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          223.308322                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           20297331                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            50108                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           405.071665                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   223.308322                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.872298                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.872298                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          183                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         26735288                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        26735288                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7283470                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7283470                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      4088017                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4088017                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         2356                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2356                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       313643                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       313643                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       101058                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       101058                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     11371487                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        11371487                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     11373843                       # number of overall hits
system.cpu2.dcache.overall_hits::total       11373843                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       673894                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       673894                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        52946                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        52946                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          655                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          655                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       208110                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       208110                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       188479                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       188479                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       726840                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        726840                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       727495                       # number of overall misses
system.cpu2.dcache.overall_misses::total       727495                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  14267163107                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14267163107                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    792601375                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    792601375                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   3157930458                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3157930458                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   3345513066                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   3345513066                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data    382770126                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    382770126                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  15059764482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15059764482                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  15059764482                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15059764482                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      7957364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7957364                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      4140963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4140963                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         3011                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3011                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       521753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       521753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       289537                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       289537                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     12098327                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12098327                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     12101338                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12101338                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.084688                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.084688                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.012786                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012786                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.217536                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.217536                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.398867                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.398867                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.650967                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.650967                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.060078                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.060078                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.060117                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.060117                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 21171.227384                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21171.227384                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 14969.995373                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14969.995373                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 15174.333083                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15174.333083                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 17750.057386                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17750.057386                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 20719.504268                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20719.504268                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 20700.849466                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20700.849466                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8355                       # number of writebacks
system.cpu2.dcache.writebacks::total             8355                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          640                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          640                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       673894                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       673894                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        52946                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        52946                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          655                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          655                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       207470                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       207470                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       170483                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       170483                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       726840                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       726840                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       727495                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       727495                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  12730301415                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12730301415                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    685476625                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    685476625                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      5732525                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      5732525                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   2689675518                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2689675518                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   3045791934                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3045791934                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    337265874                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    337265874                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  13415778040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13415778040                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  13421510565                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13421510565                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      4721003                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      4721003                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      3801510                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      3801510                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      8522513                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      8522513                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.084688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.012786                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.012786                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.217536                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.217536                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.397640                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.397640                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.588812                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.588812                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.060078                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060078                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.060117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 18890.658494                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18890.658494                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 12946.712216                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12946.712216                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data  8751.946565                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  8751.946565                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 12964.165990                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12964.165990                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 17865.663638                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17865.663638                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 18457.677123                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18457.677123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 18448.938570                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18448.938570                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            145859                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     8505238                       # DTB read hits
system.cpu3.dtb.read_misses                      3170                       # DTB read misses
system.cpu3.dtb.write_hits                    4505403                       # DTB write hits
system.cpu3.dtb.write_misses                      423                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 8508408                       # DTB read accesses
system.cpu3.dtb.write_accesses                4505826                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         13010641                       # DTB hits
system.cpu3.dtb.misses                           3593                       # DTB misses
system.cpu3.dtb.accesses                     13014234                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    30084809                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                30084809                       # ITB inst accesses
system.cpu3.itb.hits                         30084809                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     30084809                       # DTB accesses
system.cpu3.numCycles                       145363323                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   27365523                       # Number of instructions committed
system.cpu3.committedOps                     29561715                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             24516526                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     530157                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      3253813                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    24516526                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           47000840                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          16376017                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           115137731                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           15444885                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     13115946                       # number of memory refs
system.cpu3.num_load_insts                    8509048                       # Number of load instructions
system.cpu3.num_store_insts                   4606898                       # Number of store instructions
system.cpu3.num_idle_cycles              639507.456788                       # Number of idle cycles
system.cpu3.num_busy_cycles              144723815.543212                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.995601                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.004399                       # Percentage of idle cycles
system.cpu3.Branches                          4386625                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 16553114     55.79%     55.79% # Class of executed instruction
system.cpu3.op_class::IntMult                    1156      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc               204      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     55.79% # Class of executed instruction
system.cpu3.op_class::MemRead                 8509048     28.68%     84.47% # Class of executed instruction
system.cpu3.op_class::MemWrite                4606898     15.53%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  29670421                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     144                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            17144                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31364032                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17144                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1829.446570                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         60186762                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        60186762                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     30067665                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30067665                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     30067665                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30067665                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     30067665                       # number of overall hits
system.cpu3.icache.overall_hits::total       30067665                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        17144                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17144                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        17144                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17144                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        17144                       # number of overall misses
system.cpu3.icache.overall_misses::total        17144                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    278253737                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    278253737                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    278253737                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    278253737                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    278253737                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    278253737                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     30084809                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30084809                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     30084809                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30084809                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     30084809                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30084809                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000570                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000570                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000570                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000570                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000570                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16230.385966                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16230.385966                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16230.385966                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16230.385966                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16230.385966                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16230.385966                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        17144                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17144                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        17144                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17144                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        17144                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17144                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    243591263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    243591263                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    243591263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    243591263                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    243591263                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    243591263                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000570                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000570                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000570                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000570                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000570                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14208.543105                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14208.543105                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14208.543105                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14208.543105                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14208.543105                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14208.543105                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1582                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            54326                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          223.213385                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7017871                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            54326                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           129.180705                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   223.213385                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.871927                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.871927                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          200                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         26816418                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        26816418                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7299641                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7299641                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      4101971                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4101971                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         2510                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         2510                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       312957                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       312957                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       101238                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       101238                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     11401612                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        11401612                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     11404122                       # number of overall hits
system.cpu3.dcache.overall_hits::total       11404122                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       680783                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       680783                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        53049                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53049                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          751                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          751                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       208440                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       208440                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       188481                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       188481                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       733832                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        733832                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       734583                       # number of overall misses
system.cpu3.dcache.overall_misses::total       734583                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  14395247901                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14395247901                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    801978333                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    801978333                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   3138825373                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3138825373                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   3341184148                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   3341184148                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data    375803218                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    375803218                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  15197226234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15197226234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  15197226234                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15197226234                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      7980424                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7980424                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      4155020                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4155020                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         3261                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         3261                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       521397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       521397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       289719                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       289719                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     12135444                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     12135444                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     12138705                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     12138705                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.085307                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.085307                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.012767                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.012767                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.230297                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.230297                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.399772                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.399772                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.650565                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.650565                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.060470                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.060470                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.060516                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.060516                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 21145.134207                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21145.134207                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 15117.689928                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15117.689928                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 15058.651761                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15058.651761                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 17726.901640                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17726.901640                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 20709.407922                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 20709.407922                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 20688.235685                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 20688.235685                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9923                       # number of writebacks
system.cpu3.dcache.writebacks::total             9923                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          735                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          735                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       680783                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       680783                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        53049                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        53049                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          751                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          751                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       207705                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       207705                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       170198                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       170198                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       733832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       733832                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       734583                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       734583                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  12844034681                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12844034681                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    694618665                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    694618665                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      7246519                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      7246519                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   2669134108                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2669134108                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   3041559852                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   3041559852                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data    330962782                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    330962782                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  13538653346                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13538653346                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  13545899865                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13545899865                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      5543012                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      5543012                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      4566501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      4566501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data     10109513                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10109513                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.085307                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.085307                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.012767                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.012767                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.230297                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.230297                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.398362                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.398362                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.587459                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.587459                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.060470                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.060470                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.060516                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.060516                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 18866.562004                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18866.562004                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 13093.906860                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13093.906860                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data  9649.159787                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  9649.159787                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 12850.601131                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12850.601131                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 17870.714415                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17870.714415                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 18449.254524                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18449.254524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 18440.257758                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18440.257758                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            146350                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     8446562                       # DTB read hits
system.cpu4.dtb.read_misses                      3109                       # DTB read misses
system.cpu4.dtb.write_hits                    4482345                       # DTB write hits
system.cpu4.dtb.write_misses                      410                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 8449671                       # DTB read accesses
system.cpu4.dtb.write_accesses                4482755                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         12928907                       # DTB hits
system.cpu4.dtb.misses                           3519                       # DTB misses
system.cpu4.dtb.accesses                     12932426                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    29930845                       # ITB inst hits
system.cpu4.itb.inst_misses                         1                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                29930846                       # ITB inst accesses
system.cpu4.itb.hits                         29930845                       # DTB hits
system.cpu4.itb.misses                              1                       # DTB misses
system.cpu4.itb.accesses                     29930846                       # DTB accesses
system.cpu4.numCycles                       144074103                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   27215207                       # Number of instructions committed
system.cpu4.committedOps                     29393155                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             24374367                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     525037                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      3237975                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    24374367                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           46716332                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          16270081                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           114454102                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           15384075                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     13034480                       # number of memory refs
system.cpu4.num_load_insts                    8449383                       # Number of load instructions
system.cpu4.num_store_insts                   4585097                       # Number of store instructions
system.cpu4.num_idle_cycles              1739759.186061                       # Number of idle cycles
system.cpu4.num_busy_cycles              142334343.813939                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.987925                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.012075                       # Percentage of idle cycles
system.cpu4.Branches                          4361874                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 16466214     55.81%     55.81% # Class of executed instruction
system.cpu4.op_class::IntMult                     779      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc               116      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     55.82% # Class of executed instruction
system.cpu4.op_class::MemRead                 8449383     28.64%     84.46% # Class of executed instruction
system.cpu4.op_class::MemWrite                4585097     15.54%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  29501590                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     108                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            13816                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           31215717                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            13816                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2259.388897                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         59875506                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        59875506                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     29917029                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       29917029                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     29917029                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        29917029                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     29917029                       # number of overall hits
system.cpu4.icache.overall_hits::total       29917029                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        13816                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        13816                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        13816                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         13816                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        13816                       # number of overall misses
system.cpu4.icache.overall_misses::total        13816                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    260742280                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    260742280                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    260742280                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    260742280                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    260742280                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    260742280                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     29930845                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     29930845                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     29930845                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     29930845                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     29930845                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     29930845                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000462                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000462                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000462                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000462                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000462                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000462                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 18872.486972                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 18872.486972                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 18872.486972                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 18872.486972                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 18872.486972                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 18872.486972                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        13816                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        13816                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        13816                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        13816                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        13816                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        13816                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    232787720                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    232787720                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    232787720                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    232787720                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    232787720                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    232787720                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000462                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000462                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000462                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000462                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000462                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 16849.140127                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 16849.140127                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 16849.140127                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 16849.140127                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 16849.140127                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 16849.140127                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1604                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            50774                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          222.567224                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3417022                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            50774                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            67.298657                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   222.567224                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.869403                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.869403                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         26640426                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        26640426                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7253270                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7253270                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      4079178                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       4079178                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         2232                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         2232                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       312743                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       312743                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       100875                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       100875                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     11332448                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        11332448                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     11334680                       # number of overall hits
system.cpu4.dcache.overall_hits::total       11334680                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       670878                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       670878                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        53068                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        53068                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          658                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          658                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       206666                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       206666                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       187761                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       187761                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       723946                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        723946                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       724604                       # number of overall misses
system.cpu4.dcache.overall_misses::total       724604                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  14199735839                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  14199735839                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    789577734                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    789577734                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   3159247995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   3159247995                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   3341796094                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   3341796094                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data    378162665                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    378162665                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  14989313573                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  14989313573                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  14989313573                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  14989313573                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      7924148                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7924148                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      4132246                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      4132246                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         2890                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         2890                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       519409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       519409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       288636                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       288636                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     12056394                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     12056394                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     12059284                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     12059284                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.084662                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084662                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.012842                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.012842                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.227682                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.227682                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.397887                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.397887                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.650511                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.650511                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.060047                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.060047                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.060087                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.060087                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 21165.898776                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 21165.898776                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 14878.603565                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 14878.603565                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 15286.733159                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 15286.733159                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 17798.137494                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 17798.137494                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 20705.016083                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 20705.016083                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 20686.214226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 20686.214226                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9304                       # number of writebacks
system.cpu4.dcache.writebacks::total             9304                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          643                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          643                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       670878                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       670878                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        53068                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        53068                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          658                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          658                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       206023                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       206023                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       170178                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       170178                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       723946                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       723946                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       724604                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       724604                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  12670195705                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  12670195705                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    682165266                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    682165266                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      6584519                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      6584519                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   2693104986                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   2693104986                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   3042256906                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   3042256906                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    333202335                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    333202335                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  13352360971                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  13352360971                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  13358945490                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  13358945490                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      4061013                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4061013                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      3300011                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      3300011                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      7361024                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      7361024                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.084662                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.084662                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.012842                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.012842                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.227682                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.227682                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.396649                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.396649                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.589594                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.589594                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.060047                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.060047                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.060087                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.060087                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 18885.990754                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 18885.990754                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 12854.550124                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12854.550124                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 10006.867781                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 10006.867781                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 13071.865695                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13071.865695                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 17876.910682                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17876.910682                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 18443.863176                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18443.863176                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 18436.201691                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18436.201691                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            145186                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     8486785                       # DTB read hits
system.cpu5.dtb.read_misses                      3133                       # DTB read misses
system.cpu5.dtb.write_hits                    4497487                       # DTB write hits
system.cpu5.dtb.write_misses                      416                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 8489918                       # DTB read accesses
system.cpu5.dtb.write_accesses                4497903                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         12984272                       # DTB hits
system.cpu5.dtb.misses                           3549                       # DTB misses
system.cpu5.dtb.accesses                     12987821                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    30039148                       # ITB inst hits
system.cpu5.itb.inst_misses                         1                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                30039149                       # ITB inst accesses
system.cpu5.itb.hits                         30039148                       # DTB hits
system.cpu5.itb.misses                              1                       # DTB misses
system.cpu5.itb.accesses                     30039149                       # DTB accesses
system.cpu5.numCycles                       144607865                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   27320440                       # Number of instructions committed
system.cpu5.committedOps                     29510225                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             24471137                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                     528134                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      3251124                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    24471137                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           46909308                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          16342193                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           114926395                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           15433593                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     13089188                       # number of memory refs
system.cpu5.num_load_insts                    8490354                       # Number of load instructions
system.cpu5.num_store_insts                   4598834                       # Number of store instructions
system.cpu5.num_idle_cycles              1240735.750344                       # Number of idle cycles
system.cpu5.num_busy_cycles              143367129.249656                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.991420                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.008580                       # Percentage of idle cycles
system.cpu5.Branches                          4380804                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 16527861     55.80%     55.80% # Class of executed instruction
system.cpu5.op_class::IntMult                    1209      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               164      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::MemRead                 8490354     28.67%     84.47% # Class of executed instruction
system.cpu5.op_class::MemWrite                4598834     15.53%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  29618422                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            15381                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           31312001                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            15381                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2035.758468                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         60093677                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        60093677                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     30023767                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       30023767                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     30023767                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        30023767                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     30023767                       # number of overall hits
system.cpu5.icache.overall_hits::total       30023767                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        15381                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        15381                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        15381                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         15381                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        15381                       # number of overall misses
system.cpu5.icache.overall_misses::total        15381                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    249334423                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    249334423                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    249334423                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    249334423                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    249334423                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    249334423                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     30039148                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     30039148                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     30039148                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     30039148                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     30039148                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     30039148                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000512                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000512                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000512                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000512                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000512                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000512                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 16210.546974                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16210.546974                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 16210.546974                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16210.546974                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 16210.546974                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16210.546974                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        15381                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        15381                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        15381                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        15381                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        15381                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        15381                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    218278577                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    218278577                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    218278577                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    218278577                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    218278577                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    218278577                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000512                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000512                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000512                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000512                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 14191.442494                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14191.442494                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 14191.442494                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14191.442494                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 14191.442494                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14191.442494                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1339                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            49430                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          223.472356                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           12229414                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            49430                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           247.408740                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   223.472356                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.872939                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.872939                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         26754824                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        26754824                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7289201                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7289201                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      4094212                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       4094212                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         2403                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2403                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       313264                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       313264                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       100954                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       100954                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     11383413                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        11383413                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     11385816                       # number of overall hits
system.cpu5.dcache.overall_hits::total       11385816                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       673523                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       673523                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        52825                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        52825                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          727                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          727                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       207533                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       207533                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       188477                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       188477                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       726348                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        726348                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       727075                       # number of overall misses
system.cpu5.dcache.overall_misses::total       727075                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  14243044289                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  14243044289                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    789954837                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    789954837                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   3155755999                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   3155755999                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   3352041104                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   3352041104                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data    376018136                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    376018136                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  15032999126                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15032999126                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  15032999126                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15032999126                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      7962724                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7962724                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      4147037                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      4147037                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3130                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3130                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       520797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       520797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       289431                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       289431                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     12109761                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     12109761                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     12112891                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     12112891                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.084584                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.084584                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.012738                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012738                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.232268                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.232268                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.398491                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.398491                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.651198                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.651198                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.059980                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.059980                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.060025                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060025                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 21147.079296                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 21147.079296                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 14954.185272                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 14954.185272                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 15206.044335                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 15206.044335                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 17784.881466                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 17784.881466                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 20696.689639                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 20696.689639                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 20675.995084                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 20675.995084                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8054                       # number of writebacks
system.cpu5.dcache.writebacks::total             8054                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::system.cpu5.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          698                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          698                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       673523                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       673523                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        52824                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        52824                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          727                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          727                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       206835                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       206835                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       170387                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       170387                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       726347                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       726347                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       727074                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       727074                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  12707446349                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  12707446349                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    682960163                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    682960163                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      6652524                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      6652524                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   2688234977                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   2688234977                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   3052061896                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   3052061896                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data    331063864                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    331063864                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  13390406512                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  13390406512                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  13397059036                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  13397059036                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      4782505                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4782505                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      4163004                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      4163004                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      8945509                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      8945509                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.084584                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.084584                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.012738                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.012738                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.232268                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.232268                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.397151                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.397151                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.588696                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.588696                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.059980                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.059980                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.060025                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.060025                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 18867.130520                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 18867.130520                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 12928.974765                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12928.974765                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data  9150.651994                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total  9150.651994                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 12997.002330                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12997.002330                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 17912.527928                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17912.527928                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 18435.274754                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18435.274754                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 18425.991077                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18425.991077                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            145970                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     8447039                       # DTB read hits
system.cpu6.dtb.read_misses                      3142                       # DTB read misses
system.cpu6.dtb.write_hits                    4499596                       # DTB write hits
system.cpu6.dtb.write_misses                      421                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 8450181                       # DTB read accesses
system.cpu6.dtb.write_accesses                4500017                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         12946635                       # DTB hits
system.cpu6.dtb.misses                           3563                       # DTB misses
system.cpu6.dtb.accesses                     12950198                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    29986615                       # ITB inst hits
system.cpu6.itb.inst_misses                         9                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                29986624                       # ITB inst accesses
system.cpu6.itb.hits                         29986615                       # DTB hits
system.cpu6.itb.misses                              9                       # DTB misses
system.cpu6.itb.accesses                     29986624                       # DTB accesses
system.cpu6.numCycles                       144278599                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   27270800                       # Number of instructions committed
system.cpu6.committedOps                     29474805                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             24458160                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                     533249                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      3242077                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    24458160                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads           46843641                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          16335877                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           114711066                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           15402926                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     13054018                       # number of memory refs
system.cpu6.num_load_insts                    8451406                       # Number of load instructions
system.cpu6.num_store_insts                   4602612                       # Number of store instructions
system.cpu6.num_idle_cycles              1603464.962052                       # Number of idle cycles
system.cpu6.num_busy_cycles              142675134.037948                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.988886                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.011114                       # Percentage of idle cycles
system.cpu6.Branches                          4371516                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 16529925     55.87%     55.87% # Class of executed instruction
system.cpu6.op_class::IntMult                    1518      0.01%     55.88% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc               214      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     55.88% # Class of executed instruction
system.cpu6.op_class::MemRead                 8451406     28.57%     84.44% # Class of executed instruction
system.cpu6.op_class::MemWrite                4602612     15.56%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  29585676                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     133                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            17565                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           31232857                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            17565                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1778.130202                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         59990795                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        59990795                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     29969050                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       29969050                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     29969050                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        29969050                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     29969050                       # number of overall hits
system.cpu6.icache.overall_hits::total       29969050                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst        17565                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        17565                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst        17565                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         17565                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst        17565                       # number of overall misses
system.cpu6.icache.overall_misses::total        17565                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    296239781                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    296239781                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    296239781                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    296239781                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    296239781                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    296239781                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     29986615                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     29986615                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     29986615                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     29986615                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     29986615                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     29986615                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000586                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000586                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000586                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000586                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000586                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000586                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 16865.344777                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16865.344777                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 16865.344777                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16865.344777                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 16865.344777                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16865.344777                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst        17565                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        17565                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst        17565                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        17565                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst        17565                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        17565                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    260741217                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    260741217                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    260741217                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    260741217                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    260741217                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    260741217                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000586                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000586                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000586                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000586                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000586                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000586                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 14844.361913                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 14844.361913                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 14844.361913                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 14844.361913                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 14844.361913                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 14844.361913                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              1708                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            50910                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          223.340869                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           12160878                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            50910                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           238.870124                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   223.340869                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.872425                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.872425                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         26670346                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        26670346                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      7257157                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7257157                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      4095272                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4095272                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data         2534                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         2534                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data       313109                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       313109                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data       101265                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       101265                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     11352429                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        11352429                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     11354963                       # number of overall hits
system.cpu6.dcache.overall_hits::total       11354963                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       667181                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       667181                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        53213                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        53213                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          796                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          796                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data       206098                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       206098                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data       188000                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       188000                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       720394                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        720394                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       721190                       # number of overall misses
system.cpu6.dcache.overall_misses::total       721190                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  14071413103                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  14071413103                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data    800068768                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    800068768                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data   3172974785                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   3172974785                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data   3358547239                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   3358547239                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data    375200705                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    375200705                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  14871481871                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  14871481871                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  14871481871                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  14871481871                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      7924338                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7924338                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      4148485                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4148485                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data         3330                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         3330                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data       519207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       519207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data       289265                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       289265                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     12072823                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     12072823                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     12076153                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     12076153                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.084194                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.084194                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.012827                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.012827                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.239039                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.239039                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.396948                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.396948                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.649923                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.649923                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.059671                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.059671                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.059720                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.059720                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 21090.848065                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 21090.848065                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 15035.212598                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 15035.212598                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 15395.466162                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 15395.466162                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 17864.612973                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 17864.612973                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 20643.539328                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 20643.539328                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 20620.754407                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 20620.754407                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9186                       # number of writebacks
system.cpu6.dcache.writebacks::total             9186                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          779                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          779                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       667181                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       667181                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        53213                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        53213                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          796                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          796                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data       205319                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       205319                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data       170398                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       170398                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       720394                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       720394                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       721190                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       721190                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  12550414465                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  12550414465                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data    692368230                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    692368230                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      7624019                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      7624019                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data   2706815196                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   2706815196                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data   3058600761                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   3058600761                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data    330333295                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    330333295                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  13242782695                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  13242782695                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  13250406714                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  13250406714                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      5692506                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      5692506                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      5034009                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      5034009                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data     10726515                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total     10726515                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.084194                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.084194                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.012827                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.012827                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.239039                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.239039                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.395447                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.395447                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.589072                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.589072                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.059671                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.059671                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.059720                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.059720                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 18811.108927                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 18811.108927                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 13011.260970                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 13011.260970                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data  9577.913317                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total  9577.913317                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 13183.461813                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13183.461813                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 17949.745660                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17949.745660                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 18382.694324                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18382.694324                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 18372.976212                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 18372.976212                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            144591                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     8530952                       # DTB read hits
system.cpu7.dtb.read_misses                      3155                       # DTB read misses
system.cpu7.dtb.write_hits                    4512303                       # DTB write hits
system.cpu7.dtb.write_misses                      420                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 8534107                       # DTB read accesses
system.cpu7.dtb.write_accesses                4512723                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         13043255                       # DTB hits
system.cpu7.dtb.misses                           3575                       # DTB misses
system.cpu7.dtb.accesses                     13046830                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    30154574                       # ITB inst hits
system.cpu7.itb.inst_misses                         4                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                30154578                       # ITB inst accesses
system.cpu7.itb.hits                         30154574                       # DTB hits
system.cpu7.itb.misses                              4                       # DTB misses
system.cpu7.itb.accesses                     30154578                       # DTB accesses
system.cpu7.numCycles                       145673352                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   27431176                       # Number of instructions committed
system.cpu7.committedOps                     29628043                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             24570721                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                     530983                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      3262412                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    24570721                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           47112873                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          16410849                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           115418757                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           15473386                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     13149975                       # number of memory refs
system.cpu7.num_load_insts                    8534773                       # Number of load instructions
system.cpu7.num_store_insts                   4615202                       # Number of store instructions
system.cpu7.num_idle_cycles              258486.216462                       # Number of idle cycles
system.cpu7.num_busy_cycles              145414865.783538                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.998226                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.001774                       # Percentage of idle cycles
system.cpu7.Branches                          4398364                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 16586755     55.78%     55.78% # Class of executed instruction
system.cpu7.op_class::IntMult                    1137      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc               205      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     55.78% # Class of executed instruction
system.cpu7.op_class::MemRead                 8534773     28.70%     84.48% # Class of executed instruction
system.cpu7.op_class::MemWrite                4615202     15.52%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  29738073                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     122                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            16259                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           31256473                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            16259                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1922.410542                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         60325407                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        60325407                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     30138315                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       30138315                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     30138315                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        30138315                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     30138315                       # number of overall hits
system.cpu7.icache.overall_hits::total       30138315                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst        16259                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        16259                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst        16259                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         16259                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst        16259                       # number of overall misses
system.cpu7.icache.overall_misses::total        16259                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    281551852                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    281551852                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    281551852                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    281551852                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    281551852                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    281551852                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     30154574                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     30154574                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     30154574                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     30154574                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     30154574                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     30154574                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000539                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000539                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000539                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000539                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000539                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000539                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 17316.677040                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 17316.677040                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 17316.677040                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 17316.677040                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 17316.677040                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 17316.677040                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst        16259                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        16259                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst        16259                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        16259                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst        16259                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        16259                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    248734148                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    248734148                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    248734148                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    248734148                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    248734148                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    248734148                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000539                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000539                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000539                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000539                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 15298.243926                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15298.243926                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 15298.243926                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15298.243926                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 15298.243926                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15298.243926                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              1629                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            55999                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          223.687506                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           12447603                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            55999                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           222.282594                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   223.687506                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.873779                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.873779                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         26884284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        26884284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      7323617                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7323617                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      4108649                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4108649                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data         2467                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         2467                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data       310579                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       310579                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data       101853                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       101853                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     11432266                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        11432266                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     11434733                       # number of overall hits
system.cpu7.dcache.overall_hits::total       11434733                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       681112                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       681112                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        52782                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        52782                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          722                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          722                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data       212314                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       212314                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data       187643                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       187643                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       733894                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        733894                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       734616                       # number of overall misses
system.cpu7.dcache.overall_misses::total       734616                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  14400239382                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14400239382                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data    803845320                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    803845320                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data   3173816583                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   3173816583                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data   3318818226                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   3318818226                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data    367554666                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    367554666                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  15204084702                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  15204084702                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  15204084702                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  15204084702                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      8004729                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8004729                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      4161431                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4161431                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data         3189                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         3189                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       522893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       522893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data       289496                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       289496                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     12166160                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     12166160                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     12169349                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     12169349                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.085089                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.085089                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012684                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012684                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.226403                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.226403                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.406037                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.406037                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.648171                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.648171                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.060323                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.060323                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.060366                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.060366                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 21142.248825                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 21142.248825                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 15229.535069                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 15229.535069                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 14948.691952                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 14948.691952                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 17686.874682                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 17686.874682                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 20717.003684                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 20717.003684                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 20696.642466                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 20696.642466                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13103                       # number of writebacks
system.cpu7.dcache.writebacks::total            13103                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          705                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          705                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       681112                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       681112                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        52782                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        52782                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          722                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          722                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data       211609                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       211609                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data       169418                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       169418                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       733894                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       733894                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       734616                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       734616                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  12847839170                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  12847839170                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data    697031680                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    697031680                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data      6301524                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total      6301524                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data   2696921393                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   2696921393                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data   3020447774                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   3020447774                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data    323035334                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    323035334                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  13544870850                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  13544870850                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  13551172374                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  13551172374                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      4815510                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      4815510                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      3999501                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      3999501                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      8815011                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      8815011                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.085089                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.085089                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012684                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012684                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.226403                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.226403                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.404689                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.404689                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.585217                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.585217                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.060323                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.060323                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.060366                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.060366                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 18863.034523                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 18863.034523                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 13205.859573                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 13205.859573                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data  8727.872576                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  8727.872576                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 12744.833126                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12744.833126                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 17828.375816                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17828.375816                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 18456.167853                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 18456.167853                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 18446.606627                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 18446.606627                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            146451                       # Number of times sendTimingReq failed
sim_ticks.host 72836646000 # Number of ticks simulated [sim_ticks]
system.all_ctrls.total_actEnergy                       -334750752.000000
system.all_ctrls.total_actEnergy                       397186070.400000
system.all_ctrls.total_preEnergy                       -225823920.000000
system.all_ctrls.total_preEnergy                       267942984.000000
system.all_ctrls.total_readEnergy                       -1263904012.800000
system.all_ctrls.total_readEnergy                       1516772275.200000
system.all_ctrls.total_writeEnergy                       -591199534.080000
system.all_ctrls.total_writeEnergy                       690722380.800000
system.all_ctrls.total_refreshEnergy                       -689268992655.359497
system.all_ctrls.total_refreshEnergy                       728996826071.041138
system.all_ctrls.total_actBackEnergy                       -209783414505.600067
system.all_ctrls.total_actBackEnergy                       222990530120.639923
system.all_ctrls.total_preBackEnergy                       -9521167063392.000000
system.all_ctrls.total_preBackEnergy                       10068965887056.000000
total_sim_seconds                       0.072837
system.cpu.totalNumCycles                       1158731391.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       8454414.480339
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       195815155.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       593.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       35044749.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       67923237.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       36803103.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       218592790.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       375349099.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       130769780.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       529.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       4230161.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       195815155.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       593.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       240348113.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       15.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       240348098.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       126231.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       63699560.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       33181874.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       103910444.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       28471.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       5402434.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       423428.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       9997682
system.all_ctrls.total_reads                       63341.000000
                       0.000000
system.all_ctrls.total_writes                       29988.000000
                       0.000000
system.all_ctrls.activations                       103233.000000
                       0.000000
system.all_ctrls.total_readRowHits                       443073.000000
                       0.000000
system.all_ctrls.total_writeRowHits                       200217.000000
                       0.000000
