Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Pr6_Completo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Pr6_Completo.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Pr6_Completo"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Pr6_Completo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Biestable_T.vhd" in Library work.
Architecture behavioral of Entity biestable_t is up to date.
Compiling vhdl file "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Antirebote.vhd" in Library work.
Architecture a_antirrebotes of Entity antirrebotes is up to date.
Compiling vhdl file "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Practica6.vhd" in Library work.
Architecture behavioral of Entity practica6 is up to date.
Compiling vhdl file "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Pr6_Completo.vhd" in Library work.
Architecture behavioral of Entity pr6_completo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Pr6_Completo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Antirrebotes> in library <work> (architecture <a_antirrebotes>) with generics.
	SIMULAR = '0'

Analyzing hierarchy for entity <Practica6> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Biestable_T> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Pr6_Completo> in library <work> (Architecture <behavioral>).
Entity <Pr6_Completo> analyzed. Unit <Pr6_Completo> generated.

Analyzing generic Entity <Antirrebotes> in library <work> (Architecture <a_antirrebotes>).
	SIMULAR = '0'
Entity <Antirrebotes> analyzed. Unit <Antirrebotes> generated.

Analyzing Entity <Practica6> in library <work> (Architecture <behavioral>).
Entity <Practica6> analyzed. Unit <Practica6> generated.

Analyzing Entity <Biestable_T> in library <work> (Architecture <behavioral>).
Entity <Biestable_T> analyzed. Unit <Biestable_T> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Antirrebotes>.
    Related source file is "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Antirebote.vhd".
    Found 21-bit up counter for signal <CONTADOR_1>.
    Found 21-bit up counter for signal <CONTADOR_2>.
    Found 1-bit register for signal <HC_1>.
    Found 1-bit register for signal <HC_2>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <Antirrebotes> synthesized.


Synthesizing Unit <Biestable_T>.
    Related source file is "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Biestable_T.vhd".
    Found 1-bit register for signal <q_interna>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Biestable_T> synthesized.


Synthesizing Unit <Practica6>.
    Related source file is "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Practica6.vhd".
Unit <Practica6> synthesized.


Synthesizing Unit <Pr6_Completo>.
    Related source file is "C:/Documents and Settings/BASICA1/Escritorio/Practica6/Pr6_Completo.vhd".
Unit <Pr6_Completo> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 21-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 21-bit up counter                                     : 2
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Pr6_Completo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Pr6_Completo, actual ratio is 0.
FlipFlop AR/HC_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Pr6_Completo.ngr
Top Level Output File Name         : Pr6_Completo
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 8

Cell Usage :
# BELS                             : 133
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 40
#      LUT2                        : 3
#      LUT3                        : 2
#      MUXCY                       : 40
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 47
#      FDC                         : 2
#      FDC_1                       : 1
#      FDCE                        : 44
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 6
#      IBUF                        : 2
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       27  out of   4656     0%  
 Number of Slice Flip Flops:             46  out of   9312     0%  
 Number of 4 input LUTs:                 49  out of   9312     0%  
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
CLK_CR                             | BUFGP                         | 3     |
AR/HC_1                            | NONE(Pr6/biestable1/q_interna)| 2     |
CLK_50MHZ                          | BUFGP                         | 42    |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------+------------------------+-------+
Control Signal                                       | Buffer(FF name)        | Load  |
-----------------------------------------------------+------------------------+-------+
AR/CONTADOR_1<20>_inv(AR/CONTADOR_1<20>_inv1_INV_0:O)| NONE(AR/CONTADOR_2_0)  | 22    |
CLK_SR_inv(CLK_SR_inv1_INV_0:O)                      | NONE(AR/CONTADOR_1_0)  | 21    |
AR/CONTADOR_2_20(AR/CONTADOR_2_20:Q)                 | NONE(AR/HC_1)          | 2     |
RESET                                                | IBUF                   | 2     |
-----------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.528ns (Maximum Frequency: 220.848MHz)
   Minimum input arrival time before clock: 3.705ns
   Maximum output required time after clock: 5.699ns
   Maximum combinational path delay: 6.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'AR/HC_1'
  Clock period: 3.078ns (frequency: 324.886MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               3.078ns (Levels of Logic = 1)
  Source:            Pr6/biestable2/q_interna (FF)
  Destination:       Pr6/biestable1/q_interna (FF)
  Source Clock:      AR/HC_1 rising
  Destination Clock: AR/HC_1 rising

  Data Path: Pr6/biestable2/q_interna to Pr6/biestable1/q_interna
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  Pr6/biestable2/q_interna (Pr6/biestable2/q_interna)
     LUT2:I0->O            1   0.704   0.420  Pr6/biestable1/q_interna_not00011 (Pr6/biestable1/q_interna_not0001)
     FDCE:CE                   0.555          Pr6/biestable1/q_interna
    ----------------------------------------
    Total                      3.078ns (1.850ns logic, 1.228ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50MHZ'
  Clock period: 4.528ns (frequency: 220.848MHz)
  Total number of paths / destination ports: 483 / 63
-------------------------------------------------------------------------
Delay:               4.528ns (Levels of Logic = 21)
  Source:            AR/CONTADOR_1_1 (FF)
  Destination:       AR/CONTADOR_1_20 (FF)
  Source Clock:      CLK_50MHZ rising
  Destination Clock: CLK_50MHZ rising

  Data Path: AR/CONTADOR_1_1 to AR/CONTADOR_1_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.595  AR/CONTADOR_1_1 (AR/CONTADOR_1_1)
     LUT1:I0->O            1   0.704   0.000  AR/Mcount_CONTADOR_1_cy<1>_rt (AR/Mcount_CONTADOR_1_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  AR/Mcount_CONTADOR_1_cy<1> (AR/Mcount_CONTADOR_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<2> (AR/Mcount_CONTADOR_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<3> (AR/Mcount_CONTADOR_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<4> (AR/Mcount_CONTADOR_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<5> (AR/Mcount_CONTADOR_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<6> (AR/Mcount_CONTADOR_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<7> (AR/Mcount_CONTADOR_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<8> (AR/Mcount_CONTADOR_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<9> (AR/Mcount_CONTADOR_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<10> (AR/Mcount_CONTADOR_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<11> (AR/Mcount_CONTADOR_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<12> (AR/Mcount_CONTADOR_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<13> (AR/Mcount_CONTADOR_1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<14> (AR/Mcount_CONTADOR_1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<15> (AR/Mcount_CONTADOR_1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<16> (AR/Mcount_CONTADOR_1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<17> (AR/Mcount_CONTADOR_1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  AR/Mcount_CONTADOR_1_cy<18> (AR/Mcount_CONTADOR_1_cy<18>)
     MUXCY:CI->O           0   0.059   0.000  AR/Mcount_CONTADOR_1_cy<19> (AR/Mcount_CONTADOR_1_cy<19>)
     XORCY:CI->O           1   0.804   0.000  AR/Mcount_CONTADOR_1_xor<20> (Result<20>)
     FDCE:D                    0.308          AR/CONTADOR_1_20
    ----------------------------------------
    Total                      4.528ns (3.933ns logic, 0.595ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'AR/HC_1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.705ns (Levels of Logic = 2)
  Source:            E (PAD)
  Destination:       Pr6/biestable2/q_interna (FF)
  Destination Clock: AR/HC_1 rising

  Data Path: E to Pr6/biestable2/q_interna
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  E_IBUF (E_IBUF)
     LUT2:I0->O            1   0.704   0.420  Pr6/biestable2/q_interna_not00011 (Pr6/biestable2/q_interna_not0001)
     FDCE:CE                   0.555          Pr6/biestable2/q_interna
    ----------------------------------------
    Total                      3.705ns (2.477ns logic, 1.228ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AR/HC_1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.699ns (Levels of Logic = 2)
  Source:            Pr6/biestable2/q_interna (FF)
  Destination:       S (PAD)
  Source Clock:      AR/HC_1 rising

  Data Path: Pr6/biestable2/q_interna to S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.712  Pr6/biestable2/q_interna (Pr6/biestable2/q_interna)
     LUT2:I1->O            1   0.704   0.420  Pr6/S1 (S_OBUF)
     OBUF:I->O                 3.272          S_OBUF (S)
    ----------------------------------------
    Total                      5.699ns (4.567ns logic, 1.132ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_CR'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            AR/HC_1_1 (FF)
  Destination:       CLK_SR (PAD)
  Source Clock:      CLK_CR rising

  Data Path: AR/HC_1_1 to CLK_SR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  AR/HC_1_1 (AR/HC_1_1)
     OBUF:I->O                 3.272          CLK_SR_OBUF (CLK_SR)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.422ns (Levels of Logic = 3)
  Source:            E (PAD)
  Destination:       S (PAD)

  Data Path: E to S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  E_IBUF (E_IBUF)
     LUT2:I0->O            1   0.704   0.420  Pr6/S1 (S_OBUF)
     OBUF:I->O                 3.272          S_OBUF (S)
    ----------------------------------------
    Total                      6.422ns (5.194ns logic, 1.228ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.63 secs
 
--> 

Total memory usage is 146848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

