// Seed: 3071825952
module module_0;
  wire id_2;
  supply1 id_3 = 1;
  assign module_3.id_13 = 0;
endmodule
module module_0 (
    input  tri   module_1,
    input  tri0  id_1,
    output tri   id_2,
    output logic id_3,
    input  uwire id_4
);
  wire id_6;
  always @(posedge 1 !=? id_1) begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 ();
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_2;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_3 (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    input wire id_5,
    output wor id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    input uwire id_14,
    output wand id_15,
    input supply0 id_16,
    output tri0 id_17,
    output supply1 id_18,
    input wor id_19,
    output wire id_20,
    output supply0 id_21,
    input uwire id_22,
    input tri id_23,
    input tri1 id_24,
    input wor id_25,
    output uwire id_26,
    input tri0 id_27,
    input tri id_28,
    input wand id_29,
    input supply1 id_30,
    input tri1 id_31,
    input tri id_32,
    output wire id_33,
    output supply1 id_34,
    output supply0 id_35,
    output supply1 id_36
);
  assign id_8 = id_7;
  wire id_38;
  supply1 id_39 = 1;
  module_0 modCall_1 ();
endmodule
