make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libcompiler_rt'
 CC       umodsi3.o
 CC       udivsi3.o
 CC       divsi3.o
 CC       modsi3.o
 CC       comparesf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparesf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpsf2, __lesf2);
 ^
 CC       comparedf2.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/compiler_rt/lib/builtins/comparedf2.c:85:1: warning: function declaration isn't a prototype [-Wstrict-prototypes]
 FNALIAS(__cmpdf2, __ledf2);
 ^
 CC       negsf2.o
 CC       negdf2.o
 CC       addsf3.o
 CC       subsf3.o
 CC       mulsf3.o
 CC       divsf3.o
 CC       lshrdi3.o
 CC       muldi3.o
 CC       divdi3.o
 CC       ashldi3.o
 CC       ashrdi3.o
 CC       udivmoddi4.o
 CC       floatsisf.o
 CC       floatunsisf.o
 CC       fixsfsi.o
 CC       fixdfdi.o
 CC       fixunssfsi.o
 CC       fixunsdfdi.o
 CC       adddf3.o
 CC       subdf3.o
 CC       muldf3.o
 CC       divdf3.o
 CC       floatsidf.o
 CC       floatunsidf.o
 CC       floatdidf.o
 CC       fixdfsi.o
 CC       fixunsdfsi.o
 CC       clzsi2.o
 CC       ctzsi2.o
 CC       udivdi3.o
 CC       umoddi3.o
 CC       moddi3.o
 CC       ucmpdi2.o
 CC       libcompiler_rt.a
 AR       libcompiler_rt.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libbase'
 CC       crt0-lm32.o
 CC       exception.o
 CC       libc.o
 CC       errno.o
 CC       crc16.o
 CC       crc32.o
 CC       console.o
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       qsort.o
 CC       strtod.o
 CC       spiflash.o
 CC       strcasecmp.o
 CC       vsnprintf.o
 AR       libbase.a
 CC       vsnprintf-nofloat.o
 AR       libbase-nofloat.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot-helper-lm32.o
 CC       boot.o
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python -m litex.soc.tools.mkmscimg bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/uip'
 CC       clock-arch.o
 CC       rtimer-arch.o
 CC       liteethmac-drv.o
 AR       libuip.a
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/firmware'
 CC       bist.o
 CC       ci.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: In function 'status_short_print':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:351:15: warning: unused variable 'underflows' [-Wunused-variable]
  unsigned int underflows;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: In function 'status_print':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:450:15: warning: unused variable 'underflows' [-Wunused-variable]
  unsigned int underflows;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c: At top level:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/ci.c:941:21: warning: 'log2' defined but not used [-Wunused-function]
 static unsigned int log2(unsigned int v)
                     ^
 CC       config.o
 CC       edid.o
 CC       encoder.o
 CC       etherbone.o
 CC       ethernet.o
 CC       fx2.o
 CC       hdmi_in0.o
 CC       hdmi_in1.o
 CC       hdmi_out0.o
 CC       hdmi_out1.o
 CC       heartbeat.o
 CC       i2c.o
 CC       isr.o
 CC       main.o
 CC       mdio.o
 CC       opsis_eeprom.o
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
Updating version_data.h
Updating version_data.c
 CC       pattern.o
 CC       pll.o
 CC       processor.o
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c: In function 'fb_set_mode':
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c:481:15: warning: unused variable 'hdmi_out1_enabled' [-Wunused-variable]
  unsigned int hdmi_out1_enabled;
               ^
/home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/processor.c:480:15: warning: unused variable 'hdmi_out0_enabled' [-Wunused-variable]
  unsigned int hdmi_out0_enabled;
               ^
 CC       reboot.o
 CC       stdio_wrap.o
 CC       telnet.o
 CC       tofe_eeprom.o
 CC       uptime.o
 CC       version.o
 CC       version_data.o
cp /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/software/bios/boot-helper-lm32.S boot-helper-lm32.S
 CC       boot-helper-lm32.o
 LD       firmware.elf
chmod -x firmware.elf
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/firmware'
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11206: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11299: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11308: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11364: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11405: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11511: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11542: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11570: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11601: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11629: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11660: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11688: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11719: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11747: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11778: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11806: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11837: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11865: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11896: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11924: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11955: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11983: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12014: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12042: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12073: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12101: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12132: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12160: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12191: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12219: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12250: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12278: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12309: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12337: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12368: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12396: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12427: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12455: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12481: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 75: Using initial value of netsoc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 88: Using initial value of netsoc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 107: Using initial value of netsoc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 123: Using initial value of netsoc_netsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 159: Using initial value of netsoc_netsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 172: Using initial value of netsoc_netsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 201: Using initial value of netsoc_netsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 226: Using initial value of netsoc_netsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 254: Using initial value of netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 258: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 265: Using initial value of netsoc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 300: Using initial value of netsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 496: Using initial value of netsoc_controllerinjector_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 512: Using initial value of netsoc_controllerinjector_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 620: Using initial value of netsoc_controllerinjector_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 621: Using initial value of netsoc_controllerinjector_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 649: Using initial value of netsoc_controllerinjector_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 664: Using initial value of netsoc_controllerinjector_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 710: Using initial value of netsoc_controllerinjector_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 725: Using initial value of netsoc_controllerinjector_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 771: Using initial value of netsoc_controllerinjector_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 786: Using initial value of netsoc_controllerinjector_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 832: Using initial value of netsoc_controllerinjector_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 847: Using initial value of netsoc_controllerinjector_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 893: Using initial value of netsoc_controllerinjector_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 908: Using initial value of netsoc_controllerinjector_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 954: Using initial value of netsoc_controllerinjector_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 969: Using initial value of netsoc_controllerinjector_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1015: Using initial value of netsoc_controllerinjector_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1030: Using initial value of netsoc_controllerinjector_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1076: Using initial value of netsoc_controllerinjector_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1091: Using initial value of netsoc_controllerinjector_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1116: Using initial value of netsoc_controllerinjector_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1117: Using initial value of netsoc_controllerinjector_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1118: Using initial value of netsoc_controllerinjector_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1135: Using initial value of netsoc_controllerinjector_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1150: Using initial value of netsoc_controllerinjector_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1151: Using initial value of netsoc_controllerinjector_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1152: Using initial value of netsoc_controllerinjector_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1153: Using initial value of netsoc_controllerinjector_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1154: Using initial value of netsoc_controllerinjector_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1168: Using initial value of netsoc_controllerinjector_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1171: Using initial value of netsoc_controllerinjector_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1281: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1333: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1334: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1340: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1341: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1423: Using initial value of ethmac_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1436: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1452: Using initial value of ethmac_preamble_checker_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1526: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1586: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1587: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1768: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1798: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1813: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1842: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1845: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1869: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1884: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1919: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1932: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1945: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1960: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11247: Signal <mem> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2656: Assignment to netsoc_netsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2660: Assignment to netsoc_netsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2759: Assignment to netsoc_netsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2816: Assignment to netsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2817: Assignment to netsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2820: Assignment to netsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2821: Assignment to netsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2877: Assignment to netsoc_controllerinjector_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2892: Assignment to netsoc_controllerinjector_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3191: Assignment to netsoc_controllerinjector_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3340: Assignment to netsoc_controllerinjector_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3489: Assignment to netsoc_controllerinjector_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3638: Assignment to netsoc_controllerinjector_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3787: Assignment to netsoc_controllerinjector_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3936: Assignment to netsoc_controllerinjector_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4085: Assignment to netsoc_controllerinjector_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4234: Assignment to netsoc_controllerinjector_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4391: Assignment to netsoc_controllerinjector_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4456: Assignment to netsoc_controllerinjector_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4714: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4715: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4719: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4720: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4724: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4725: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4729: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4730: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4734: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4735: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4739: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4740: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4744: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4745: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4749: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4750: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4832: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4837: Assignment to netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4907: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4915: Assignment to netsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5017: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5019: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5020: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5023: Assignment to ethphy_liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5025: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5026: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5048: Assignment to ethphy_liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5077: Assignment to ethphy_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5118: Assignment to ethphy_liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5143: Assignment to ethphy_liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5471: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5636: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5688: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5689: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5892: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6070: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6197: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6200: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6204: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6207: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6241: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6390: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6511: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6512: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6514: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6515: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6516: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6518: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6519: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6521: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6522: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6523: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6529: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6530: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6536: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6537: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6551: Assignment to netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6552: Assignment to netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6556: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6590: Assignment to netsoc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6591: Assignment to netsoc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6593: Assignment to netsoc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6594: Assignment to netsoc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6595: Assignment to netsoc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6601: Assignment to netsoc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6602: Assignment to netsoc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6605: Assignment to netsoc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6608: Assignment to netsoc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6609: Assignment to netsoc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6611: Assignment to netsoc_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6612: Assignment to netsoc_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6614: Assignment to netsoc_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6615: Assignment to netsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6616: Assignment to netsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6641: Assignment to netsoc_csrbank0_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6642: Assignment to netsoc_csrbank0_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6643: Assignment to netsoc_csrbank0_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6644: Assignment to netsoc_csrbank0_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6645: Assignment to netsoc_csrbank0_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6646: Assignment to netsoc_csrbank0_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6647: Assignment to netsoc_csrbank0_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6648: Assignment to netsoc_csrbank0_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6649: Assignment to netsoc_csrbank0_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6650: Assignment to netsoc_csrbank0_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6651: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6652: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6657: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6659: Assignment to netsoc_csrbank0_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6660: Assignment to netsoc_csrbank0_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6667: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6668: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6673: Assignment to netsoc_csrbank0_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6674: Assignment to netsoc_csrbank0_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6692: Assignment to netsoc_csrbank1_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6693: Assignment to netsoc_csrbank1_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6698: Assignment to netsoc_csrbank1_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6699: Assignment to netsoc_csrbank1_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6707: Assignment to netsoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6708: Assignment to netsoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6709: Assignment to netsoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6710: Assignment to netsoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6711: Assignment to netsoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6712: Assignment to netsoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6713: Assignment to netsoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6714: Assignment to netsoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6715: Assignment to netsoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6716: Assignment to netsoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6717: Assignment to netsoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6718: Assignment to netsoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6719: Assignment to netsoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6720: Assignment to netsoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6721: Assignment to netsoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6722: Assignment to netsoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6723: Assignment to netsoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6724: Assignment to netsoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6725: Assignment to netsoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6726: Assignment to netsoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6727: Assignment to netsoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6728: Assignment to netsoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6729: Assignment to netsoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6730: Assignment to netsoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6731: Assignment to netsoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6732: Assignment to netsoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6733: Assignment to netsoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6734: Assignment to netsoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6735: Assignment to netsoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6736: Assignment to netsoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6737: Assignment to netsoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6738: Assignment to netsoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6739: Assignment to netsoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6740: Assignment to netsoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6741: Assignment to netsoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6742: Assignment to netsoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6743: Assignment to netsoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6744: Assignment to netsoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6745: Assignment to netsoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6746: Assignment to netsoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6747: Assignment to netsoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6748: Assignment to netsoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6749: Assignment to netsoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6750: Assignment to netsoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6751: Assignment to netsoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6752: Assignment to netsoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6753: Assignment to netsoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6754: Assignment to netsoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6755: Assignment to netsoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6756: Assignment to netsoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6757: Assignment to netsoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6758: Assignment to netsoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6759: Assignment to netsoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6760: Assignment to netsoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6761: Assignment to netsoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6762: Assignment to netsoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6763: Assignment to netsoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6764: Assignment to netsoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6765: Assignment to netsoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6766: Assignment to netsoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6767: Assignment to netsoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6768: Assignment to netsoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6769: Assignment to netsoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6770: Assignment to netsoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6771: Assignment to netsoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6772: Assignment to netsoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6773: Assignment to netsoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6774: Assignment to netsoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6775: Assignment to netsoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6776: Assignment to netsoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6777: Assignment to netsoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6778: Assignment to netsoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6779: Assignment to netsoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6780: Assignment to netsoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6781: Assignment to netsoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6782: Assignment to netsoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6783: Assignment to netsoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6784: Assignment to netsoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6785: Assignment to netsoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6786: Assignment to netsoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6787: Assignment to netsoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6788: Assignment to netsoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6789: Assignment to netsoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6790: Assignment to netsoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6791: Assignment to netsoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6792: Assignment to netsoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6793: Assignment to netsoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6794: Assignment to netsoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6844: Assignment to netsoc_controllerinjector_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6860: Assignment to netsoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6861: Assignment to netsoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6862: Assignment to netsoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6863: Assignment to netsoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6864: Assignment to netsoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6865: Assignment to netsoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6866: Assignment to netsoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6867: Assignment to netsoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6870: Assignment to netsoc_controllerinjector_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6886: Assignment to netsoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6887: Assignment to netsoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6888: Assignment to netsoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6889: Assignment to netsoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6890: Assignment to netsoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6891: Assignment to netsoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6892: Assignment to netsoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6893: Assignment to netsoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6894: Assignment to netsoc_controllerinjector_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6896: Assignment to netsoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6897: Assignment to netsoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6898: Assignment to netsoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6899: Assignment to netsoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6900: Assignment to netsoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6901: Assignment to netsoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6902: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6903: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6904: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6905: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6906: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6907: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6908: Assignment to netsoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6909: Assignment to netsoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6970: Assignment to netsoc_netsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6972: Assignment to netsoc_csrbank4_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6973: Assignment to netsoc_csrbank4_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6974: Assignment to netsoc_csrbank4_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6975: Assignment to netsoc_csrbank4_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6976: Assignment to netsoc_csrbank4_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6977: Assignment to netsoc_csrbank4_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6978: Assignment to netsoc_csrbank4_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6979: Assignment to netsoc_csrbank4_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6980: Assignment to netsoc_netsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6981: Assignment to netsoc_netsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7007: Assignment to netsoc_csrbank5_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7008: Assignment to netsoc_csrbank5_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7009: Assignment to netsoc_csrbank5_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7010: Assignment to netsoc_csrbank5_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7011: Assignment to netsoc_netsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7012: Assignment to netsoc_netsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8917: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 8871: Assignment to ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9061: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9244: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9180: Assignment to netsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9502: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9503: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9647: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9667: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9248: Assignment to netsoc_netsoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11277: Assignment to netsoc_netsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11291: Assignment to netsoc_netsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11342: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11345: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11354: Assignment to netsoc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12518: Assignment to netsoc_controllerinjector_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12532: Assignment to netsoc_controllerinjector_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12546: Assignment to netsoc_controllerinjector_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12560: Assignment to netsoc_controllerinjector_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12574: Assignment to netsoc_controllerinjector_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12588: Assignment to netsoc_controllerinjector_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12602: Assignment to netsoc_controllerinjector_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12616: Assignment to netsoc_controllerinjector_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12674: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12690: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12706: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12720: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12736: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12752: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12766: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12954: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12974: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11208: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11208: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11208: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11208: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11208: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11208: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x9-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x9-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x23-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x23-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x23-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x23-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x23-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x23-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x23-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x23-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x11-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x41-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x41-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x34-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 512x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 512x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 2x13-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <memadr_39> equivalent to <memadr_25> has been removed
    Register <memadr_37> equivalent to <memadr_25> has been removed
    Register <memadr_35> equivalent to <memadr_25> has been removed
    Register <memadr_33> equivalent to <memadr_25> has been removed
    Register <memadr_31> equivalent to <memadr_25> has been removed
    Register <memadr_29> equivalent to <memadr_25> has been removed
    Register <memadr_27> equivalent to <memadr_25> has been removed
    Register <netsoc_ddrphy_record1_odt> equivalent to <netsoc_ddrphy_record0_odt> has been removed
    Register <ethphy_liteethphygmiimiirx_gmii_rx_dv_d> equivalent to <ethphy_liteethphygmiimiirx_gmii_rx_source_valid> has been removed
    Register <netsoc_ddrphy_record1_cke> equivalent to <netsoc_ddrphy_record0_cke> has been removed
    Register <memadr_40> equivalent to <memadr_21> has been removed
    Register <memadr_38> equivalent to <memadr_21> has been removed
    Register <memadr_36> equivalent to <memadr_21> has been removed
    Register <memadr_34> equivalent to <memadr_21> has been removed
    Register <memadr_32> equivalent to <memadr_21> has been removed
    Register <memadr_30> equivalent to <memadr_21> has been removed
    Register <memadr_28> equivalent to <memadr_21> has been removed
    Register <memadr_26> equivalent to <memadr_21> has been removed
    Register <memadr_23> equivalent to <memadr_21> has been removed
    Register <memadr_13> equivalent to <memadr_12> has been removed
    Found 1-bit register for signal <ethphy_toggle_i>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_dv>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_valid>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_reset>.
    Found 4-bit register for signal <ethmac_rx_gap_checker_counter>.
    Found 3-bit register for signal <ethmac_preamble_checker_cnt>.
    Found 1-bit register for signal <ethmac_preamble_checker_discard>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 1-bit register for signal <ethmac_rx_gap_checker_counter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer3_state>.
    Found 2-bit register for signal <clockdomainsrenamer5_state>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 2-bit register for signal <clockdomainsrenamer2_state>.
    Found 2-bit register for signal <clockdomainsrenamer4_state>.
    Found 1-bit register for signal <clockdomainsrenamer6_state>.
    Found 7-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 11-bit register for signal <netsoc_crg_por>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <netsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <netsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <netsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <netsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <netsoc_ddrphy_postamble>.
    Found 2-bit register for signal <netsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <netsoc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <netsoc_netsoc_sram_bus_ack>.
    Found 14-bit register for signal <netsoc_netsoc_interface_adr>.
    Found 1-bit register for signal <netsoc_netsoc_interface_we>.
    Found 8-bit register for signal <netsoc_netsoc_interface_dat_w>.
    Found 32-bit register for signal <netsoc_netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <netsoc_netsoc_counter>.
    Found 1-bit register for signal <serial_tx>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_sink_ready>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <netsoc_netsoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <netsoc_netsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_source_valid>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <netsoc_netsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_rx_r>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <netsoc_netsoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <netsoc_netsoc_uart_tx_pending>.
    Found 1-bit register for signal <netsoc_netsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <netsoc_netsoc_uart_rx_pending>.
    Found 1-bit register for signal <netsoc_netsoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <netsoc_netsoc_uart_storage_full>.
    Found 5-bit register for signal <netsoc_netsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <netsoc_netsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <netsoc_netsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <netsoc_netsoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <netsoc_netsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <netsoc_netsoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_en_storage_full>.
    Found 32-bit register for signal <netsoc_netsoc_timer0_value_status>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_zero_pending>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <netsoc_netsoc_timer0_value>.
    Found 57-bit register for signal <netsoc_dna_status>.
    Found 7-bit register for signal <netsoc_dna_cnt>.
    Found 1-bit register for signal <netsoc_bus_ack>.
    Found 1-bit register for signal <spiflash4x_cs_n>.
    Found 1-bit register for signal <spiflash4x_clk>.
    Found 1-bit register for signal <netsoc_dq_oe>.
    Found 32-bit register for signal <netsoc_sr>.
    Found 2-bit register for signal <netsoc_i1>.
    Found 4-bit register for signal <netsoc_dqi>.
    Found 8-bit register for signal <netsoc_counter>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_sys>.
    Found 4-bit register for signal <netsoc_ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <netsoc_ddrphy_bitslip_inc>.
    Found 32-bit register for signal <netsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <netsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <netsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <netsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <netsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <netsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <netsoc_ddrphy_rddata_sr>.
    Found 4-bit register for signal <netsoc_controllerinjector_storage_full>.
    Found 6-bit register for signal <netsoc_controllerinjector_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_controllerinjector_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <netsoc_controllerinjector_phaseinjector0_status>.
    Found 6-bit register for signal <netsoc_controllerinjector_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_controllerinjector_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_controllerinjector_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <netsoc_controllerinjector_phaseinjector1_status>.
    Found 13-bit register for signal <netsoc_controllerinjector_dfi_p0_address>.
    Found 3-bit register for signal <netsoc_controllerinjector_dfi_p0_bank>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p0_cas_n>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p0_ras_n>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p0_we_n>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p0_rddata_en>.
    Found 13-bit register for signal <netsoc_controllerinjector_dfi_p1_address>.
    Found 3-bit register for signal <netsoc_controllerinjector_dfi_p1_bank>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p1_cas_n>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p1_ras_n>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p1_we_n>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <netsoc_controllerinjector_dfi_p1_rddata_en>.
    Found 13-bit register for signal <netsoc_controllerinjector_cmd_payload_a>.
    Found 1-bit register for signal <netsoc_controllerinjector_cmd_payload_cas>.
    Found 1-bit register for signal <netsoc_controllerinjector_cmd_payload_ras>.
    Found 1-bit register for signal <netsoc_controllerinjector_cmd_payload_we>.
    Found 1-bit register for signal <netsoc_controllerinjector_seq_done>.
    Found 4-bit register for signal <netsoc_controllerinjector_counter>.
    Found 10-bit register for signal <netsoc_controllerinjector_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine0_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine0_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine0_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine0_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine0_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine0_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine1_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine1_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine1_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine1_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine1_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine1_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine2_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine2_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine2_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine2_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine2_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine2_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine3_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine3_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine3_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine3_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine3_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine3_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine4_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine4_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine4_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine4_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine4_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine4_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine5_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine5_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine5_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine5_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine5_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine5_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine6_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine6_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine6_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine6_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine6_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine6_count>.
    Found 4-bit register for signal <netsoc_controllerinjector_bankmachine7_level>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine7_produce>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine7_consume>.
    Found 1-bit register for signal <netsoc_controllerinjector_bankmachine7_has_openrow>.
    Found 13-bit register for signal <netsoc_controllerinjector_bankmachine7_openrow>.
    Found 3-bit register for signal <netsoc_controllerinjector_bankmachine7_count>.
    Found 3-bit register for signal <netsoc_controllerinjector_choose_cmd_grant>.
    Found 3-bit register for signal <netsoc_controllerinjector_choose_req_grant>.
    Found 5-bit register for signal <netsoc_controllerinjector_time0>.
    Found 4-bit register for signal <netsoc_controllerinjector_time1>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_nreads_status>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_nwrites_status>.
    Found 1-bit register for signal <netsoc_controllerinjector_bandwidth_cmd_valid>.
    Found 1-bit register for signal <netsoc_controllerinjector_bandwidth_cmd_ready>.
    Found 1-bit register for signal <netsoc_controllerinjector_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <netsoc_controllerinjector_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_counter>.
    Found 1-bit register for signal <netsoc_controllerinjector_bandwidth_period>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_nreads>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_nwrites>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_nreads_r>.
    Found 24-bit register for signal <netsoc_controllerinjector_bandwidth_nwrites_r>.
    Found 1-bit register for signal <netsoc_adr_offset_r>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_mux_sel>.
    Found 1-bit register for signal <ethphy_toggle_o_r>.
    Found 24-bit register for signal <ethphy_sys_counter>.
    Found 1-bit register for signal <ethphy_reset_storage_full>.
    Found 9-bit register for signal <ethphy_counter>.
    Found 3-bit register for signal <ethphy_storage_full>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 4-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 2-bit register for signal <liteethphygmiimii_state>.
    Found 2-bit register for signal <liteethmacsramwriter_state>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <netsoc_grant>.
    Found 6-bit register for signal <netsoc_slave_sel_r>.
    Found 8-bit register for signal <netsoc_interface0_dat_r>.
    Found 8-bit register for signal <netsoc_interface1_dat_r>.
    Found 8-bit register for signal <netsoc_interface2_dat_r>.
    Found 8-bit register for signal <netsoc_interface3_dat_r>.
    Found 8-bit register for signal <netsoc_interface4_dat_r>.
    Found 8-bit register for signal <netsoc_interface5_dat_r>.
    Found 8-bit register for signal <netsoc_interface6_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 12-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_12>.
    Found 6-bit register for signal <memadr_16>.
    Found 6-bit register for signal <memadr_18>.
    Found 9-bit register for signal <memadr_21>.
    Found 9-bit register for signal <memadr_25>.
    Found 10-bit register for signal <ethphy_eth_counter>.
    Found finite state machine <FSM_0> for signal <clockdomainsrenamer3_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <clockdomainsrenamer5_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <clockdomainsrenamer2_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <clockdomainsrenamer4_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <netsoc_controllerinjector_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <netsoc_controllerinjector_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1658_OUT> created at line 9012.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_1722_OUT> created at line 9128.
    Found 11-bit subtractor for signal <netsoc_crg_por[10]_GND_1_o_sub_1763_OUT> created at line 9175.
    Found 5-bit subtractor for signal <netsoc_netsoc_uart_tx_fifo_level[4]_GND_1_o_sub_1820_OUT> created at line 9607.
    Found 5-bit subtractor for signal <netsoc_netsoc_uart_rx_fifo_level[4]_GND_1_o_sub_1829_OUT> created at line 9622.
    Found 32-bit subtractor for signal <netsoc_netsoc_timer0_value[31]_GND_1_o_sub_1833_OUT> created at line 9629.
    Found 10-bit subtractor for signal <netsoc_controllerinjector_count[9]_GND_1_o_sub_1877_OUT> created at line 9742.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine0_level[3]_GND_1_o_sub_1888_OUT> created at line 9768.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine0_count[2]_GND_1_o_sub_1891_OUT> created at line 9773.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine1_level[3]_GND_1_o_sub_1902_OUT> created at line 9799.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine1_count[2]_GND_1_o_sub_1905_OUT> created at line 9804.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine2_level[3]_GND_1_o_sub_1916_OUT> created at line 9830.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine2_count[2]_GND_1_o_sub_1919_OUT> created at line 9835.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine3_level[3]_GND_1_o_sub_1930_OUT> created at line 9861.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine3_count[2]_GND_1_o_sub_1933_OUT> created at line 9866.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine4_level[3]_GND_1_o_sub_1944_OUT> created at line 9892.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine4_count[2]_GND_1_o_sub_1947_OUT> created at line 9897.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine5_level[3]_GND_1_o_sub_1958_OUT> created at line 9923.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine5_count[2]_GND_1_o_sub_1961_OUT> created at line 9928.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine6_level[3]_GND_1_o_sub_1972_OUT> created at line 9954.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine6_count[2]_GND_1_o_sub_1975_OUT> created at line 9959.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_bankmachine7_level[3]_GND_1_o_sub_1986_OUT> created at line 9985.
    Found 3-bit subtractor for signal <netsoc_controllerinjector_bankmachine7_count[2]_GND_1_o_sub_1989_OUT> created at line 9990.
    Found 5-bit subtractor for signal <netsoc_controllerinjector_time0[4]_GND_1_o_sub_1992_OUT> created at line 10000.
    Found 4-bit subtractor for signal <netsoc_controllerinjector_time1[3]_GND_1_o_sub_1995_OUT> created at line 10007.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_2156_OUT> created at line 10572.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_2166_OUT> created at line 10601.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_835_OUT> created at line 5979.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_838_OUT> created at line 5995.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_857_OUT> created at line 6034.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_860_OUT> created at line 6050.
    Found 10-bit adder for signal <ethphy_eth_counter[9]_GND_1_o_add_1630_OUT> created at line 8906.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_1632_OUT<0>> created at line 8933.
    Found 4-bit adder for signal <ethmac_rx_gap_checker_counter[3]_GND_1_o_add_1639_OUT> created at line 8961.
    Found 3-bit adder for signal <ethmac_preamble_checker_cnt[2]_GND_1_o_add_1642_OUT> created at line 8969.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1648_OUT> created at line 8996.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1652_OUT> created at line 9003.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1655_OUT> created at line 9008.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1664_OUT> created at line 9025.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_1714_OUT<0>> created at line 9105.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_1715_OUT> created at line 9112.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_1718_OUT> created at line 9120.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_1726_OUT> created at line 9143.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_1729_OUT> created at line 9160.
    Found 1-bit adder for signal <netsoc_ddrphy_phase_sel_PWR_1_o_add_1768_OUT<0>> created at line 9215.
    Found 1-bit adder for signal <netsoc_ddrphy_phase_half_PWR_1_o_add_1769_OUT<0>> created at line 9217.
    Found 2-bit adder for signal <netsoc_netsoc_counter[1]_GND_1_o_add_1782_OUT> created at line 9515.
    Found 4-bit adder for signal <netsoc_netsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1785_OUT> created at line 9529.
    Found 33-bit adder for signal <n6264> created at line 9545.
    Found 4-bit adder for signal <netsoc_netsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1797_OUT> created at line 9558.
    Found 33-bit adder for signal <n6269> created at line 9577.
    Found 4-bit adder for signal <netsoc_netsoc_uart_tx_fifo_produce[3]_GND_1_o_add_1813_OUT> created at line 9596.
    Found 4-bit adder for signal <netsoc_netsoc_uart_tx_fifo_consume[3]_GND_1_o_add_1815_OUT> created at line 9599.
    Found 5-bit adder for signal <netsoc_netsoc_uart_tx_fifo_level[4]_GND_1_o_add_1817_OUT> created at line 9603.
    Found 4-bit adder for signal <netsoc_netsoc_uart_rx_fifo_produce[3]_GND_1_o_add_1822_OUT> created at line 9611.
    Found 4-bit adder for signal <netsoc_netsoc_uart_rx_fifo_consume[3]_GND_1_o_add_1824_OUT> created at line 9614.
    Found 5-bit adder for signal <netsoc_netsoc_uart_rx_fifo_level[4]_GND_1_o_add_1826_OUT> created at line 9618.
    Found 7-bit adder for signal <netsoc_dna_cnt[6]_GND_1_o_add_1837_OUT> created at line 9645.
    Found 2-bit adder for signal <netsoc_i1[1]_GND_1_o_add_1844_OUT> created at line 9659.
    Found 8-bit adder for signal <netsoc_counter[7]_GND_1_o_add_1857_OUT> created at line 9685.
    Found 4-bit adder for signal <netsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1863_OUT> created at line 9696.
    Found 4-bit adder for signal <netsoc_controllerinjector_counter[3]_GND_1_o_add_1872_OUT> created at line 9733.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine0_produce[2]_GND_1_o_add_1881_OUT> created at line 9757.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine0_consume[2]_GND_1_o_add_1883_OUT> created at line 9760.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine0_level[3]_GND_1_o_add_1885_OUT> created at line 9764.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine1_produce[2]_GND_1_o_add_1895_OUT> created at line 9788.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine1_consume[2]_GND_1_o_add_1897_OUT> created at line 9791.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine1_level[3]_GND_1_o_add_1899_OUT> created at line 9795.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine2_produce[2]_GND_1_o_add_1909_OUT> created at line 9819.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine2_consume[2]_GND_1_o_add_1911_OUT> created at line 9822.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine2_level[3]_GND_1_o_add_1913_OUT> created at line 9826.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine3_produce[2]_GND_1_o_add_1923_OUT> created at line 9850.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine3_consume[2]_GND_1_o_add_1925_OUT> created at line 9853.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine3_level[3]_GND_1_o_add_1927_OUT> created at line 9857.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine4_produce[2]_GND_1_o_add_1937_OUT> created at line 9881.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine4_consume[2]_GND_1_o_add_1939_OUT> created at line 9884.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine4_level[3]_GND_1_o_add_1941_OUT> created at line 9888.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine5_produce[2]_GND_1_o_add_1951_OUT> created at line 9912.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine5_consume[2]_GND_1_o_add_1953_OUT> created at line 9915.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine5_level[3]_GND_1_o_add_1955_OUT> created at line 9919.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine6_produce[2]_GND_1_o_add_1965_OUT> created at line 9943.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine6_consume[2]_GND_1_o_add_1967_OUT> created at line 9946.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine6_level[3]_GND_1_o_add_1969_OUT> created at line 9950.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine7_produce[2]_GND_1_o_add_1979_OUT> created at line 9974.
    Found 3-bit adder for signal <netsoc_controllerinjector_bankmachine7_consume[2]_GND_1_o_add_1981_OUT> created at line 9977.
    Found 4-bit adder for signal <netsoc_controllerinjector_bankmachine7_level[3]_GND_1_o_add_1983_OUT> created at line 9981.
    Found 25-bit adder for signal <n6341> created at line 10501.
    Found 24-bit adder for signal <netsoc_controllerinjector_bandwidth_nreads[23]_GND_1_o_add_2114_OUT> created at line 10510.
    Found 24-bit adder for signal <netsoc_controllerinjector_bandwidth_nwrites[23]_GND_1_o_add_2116_OUT> created at line 10513.
    Found 24-bit adder for signal <ethphy_sys_counter[23]_GND_1_o_add_2142_OUT> created at line 10538.
    Found 9-bit adder for signal <ethphy_counter[8]_GND_1_o_add_2145_OUT> created at line 10544.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_2147_OUT> created at line 10554.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_2150_OUT<0>> created at line 10558.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_2151_OUT<0>> created at line 10561.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_2152_OUT<0>> created at line 10564.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_2153_OUT> created at line 10568.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_2158_OUT> created at line 10580.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_2161_OUT<0>> created at line 10590.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_2162_OUT<0>> created at line 10593.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_2163_OUT> created at line 10597.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_731_OUT>
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_checker_ref>
    Found 512x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
    Found 512x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 1-bit 3-to-1 multiplexer for signal <netsoc_interface_ack> created at line 4923.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_765_OUT> created at line 5549.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 5874.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_counter_ce> created at line 6279.
    Found 1-bit 3-to-1 multiplexer for signal <ethmac_writer_ongoing> created at line 6279.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 7135.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 7171.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 7243.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 7279.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 7351.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 7387.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 7423.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 7459.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 7495.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 7567.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 7603.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7675.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 7711.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 7747.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 8533.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 8557.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8581.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8605.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8629.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8653.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8677.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 8701.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 8725.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 8749.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 8773.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 8797.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 8821.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 8845.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1667_OUT> created at line 9036.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface1_adr[1]_GND_1_o_wide_mux_2170_OUT> created at line 10716.
    Found 8-bit 21-to-1 multiplexer for signal <netsoc_interface4_adr[4]_GND_1_o_wide_mux_2182_OUT> created at line 11048.
    Found 8-bit 7-to-1 multiplexer for signal <netsoc_interface5_adr[2]_GND_1_o_wide_mux_2184_OUT> created at line 11138.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface6_adr[1]_netsoc_csrbank6_tuning_word0_w[7]_wide_mux_2187_OUT> created at line 11165.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11434
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11434
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11434
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11434
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 12660
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine0_hit> created at line 3165
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine1_hit> created at line 3314
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine2_hit> created at line 3463
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine3_hit> created at line 3612
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine4_hit> created at line 3761
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine5_hit> created at line 3910
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine6_hit> created at line 4059
    Found 13-bit comparator equal for signal <netsoc_controllerinjector_bankmachine7_hit> created at line 4208
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine0_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_424_o> created at line 4438
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine0_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_425_o> created at line 4438
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine1_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_426_o> created at line 4439
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine1_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_427_o> created at line 4439
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine2_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_428_o> created at line 4440
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine2_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_429_o> created at line 4440
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine3_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_430_o> created at line 4441
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine3_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_431_o> created at line 4441
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine4_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_432_o> created at line 4442
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine4_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_433_o> created at line 4442
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine5_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_434_o> created at line 4443
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine5_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_435_o> created at line 4443
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine6_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_436_o> created at line 4444
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine6_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_437_o> created at line 4444
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine7_cmd_payload_is_read_netsoc_controllerinjector_choose_req_want_reads_equal_438_o> created at line 4445
    Found 1-bit comparator equal for signal <netsoc_controllerinjector_bankmachine7_cmd_payload_is_write_netsoc_controllerinjector_choose_req_want_writes_equal_439_o> created at line 4445
    Found 21-bit comparator equal for signal <netsoc_tag_do_tag[20]_GND_1_o_equal_652_o> created at line 4852
    Found 24-bit comparator greater for signal <GND_1_o_ethphy_sys_counter[23]_LessThan_691_o> created at line 4984
    Found 8-bit comparator not equal for signal <ethmac_preamble_checker_match> created at line 5407
    Found 16-bit comparator greater for signal <_n8706> created at line 5751
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_828_o> created at line 5965
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_829_o> created at line 5965
    Found 5-bit comparator not equal for signal <n1873> created at line 5965
    Found 7-bit comparator not equal for signal <n1876> created at line 5966
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_850_o> created at line 6020
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_851_o> created at line 6020
    Found 5-bit comparator not equal for signal <n1907> created at line 6020
    Found 7-bit comparator equal for signal <n1910> created at line 6021
    Found 32-bit comparator greater for signal <ethmac_writer_counter[31]_GND_1_o_LessThan_905_o> created at line 6282
    Found 11-bit comparator greater for signal <n2066> created at line 6344
    Found 1-bit comparator equal for signal <netsoc_ddrphy_phase_half_netsoc_ddrphy_phase_sys_equal_1768_o> created at line 9212
    Found 7-bit comparator greater for signal <netsoc_dna_cnt[6]_PWR_1_o_LessThan_1837_o> created at line 9644
    Found 7-bit comparator greater for signal <netsoc_dna_cnt[6]_GND_1_o_LessThan_2517_o> created at line 11429
    Found 11-bit comparator greater for signal <GND_1_o_netsoc_crg_por[10]_LessThan_2740_o> created at line 12923
    WARNING:Xst:2404 -  FFs/Latches <netsoc_controllerinjector_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  87 Adder/Subtractor(s).
	inferred 1882 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred 625 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred  21 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_23> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 45
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x9-bit dual-port RAM                                : 2
 256x21-bit dual-port RAM                              : 2
 2x13-bit dual-port RAM                                : 1
 2x34-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 512x32-bit dual-port RAM                              : 2
 512x8-bit dual-port RAM                               : 16
 5x11-bit dual-port RAM                                : 1
 64x41-bit dual-port RAM                               : 2
 8192x32-bit single-port Read Only RAM                 : 1
 8x23-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 102
 1-bit adder                                           : 9
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 8
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 20
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 10
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 473
 1-bit register                                        : 231
 10-bit register                                       : 5
 11-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 15
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 14
 23-bit register                                       : 1
 24-bit register                                       : 7
 25-bit register                                       : 1
 3-bit register                                        : 41
 30-bit register                                       : 10
 32-bit register                                       : 38
 4-bit register                                        : 28
 40-bit register                                       : 1
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 6
 7-bit register                                        : 17
 8-bit register                                        : 42
 9-bit register                                        : 3
# Comparators                                          : 53
 1-bit comparator equal                                : 22
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 773
 1-bit 2-to-1 multiplexer                              : 480
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 17
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 54
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 12
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 87
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 24
# Xors                                                 : 109
 1-bit xor2                                            : 67
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethphy_eth_counter>: 1 register on signal <ethphy_eth_counter>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiirx_converter_converter_demux>: 1 register on signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_rx_gap_checker_counter>: 1 register on signal <ethmac_rx_gap_checker_counter>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_preamble_checker_cnt>: 1 register on signal <ethmac_preamble_checker_cnt>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <ethphy_liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <netsoc_crg_por>: 1 register on signal <netsoc_crg_por>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <netsoc_ddrphy_phase_half>: 1 register on signal <netsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <netsoc_ddrphy_phase_sel>: 1 register on signal <netsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <netsoc_i1>: 1 register on signal <netsoc_i1>.
The following registers are absorbed into counter <netsoc_controllerinjector_count>: 1 register on signal <netsoc_controllerinjector_count>.
The following registers are absorbed into counter <netsoc_netsoc_counter>: 1 register on signal <netsoc_netsoc_counter>.
The following registers are absorbed into counter <netsoc_netsoc_uart_phy_rx_bitcount>: 1 register on signal <netsoc_netsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <netsoc_netsoc_uart_phy_tx_bitcount>: 1 register on signal <netsoc_netsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_level>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_consume>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_produce>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_level>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_consume>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_produce>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <netsoc_dna_cnt>: 1 register on signal <netsoc_dna_cnt>.
The following registers are absorbed into counter <netsoc_ddrphy_bitslip_cnt>: 1 register on signal <netsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine0_level>: 1 register on signal <netsoc_controllerinjector_bankmachine0_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine0_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine0_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine0_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine0_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine1_level>: 1 register on signal <netsoc_controllerinjector_bankmachine1_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine1_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine1_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine1_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine1_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine2_level>: 1 register on signal <netsoc_controllerinjector_bankmachine2_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine2_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine2_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine2_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine2_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine3_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine3_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine3_level>: 1 register on signal <netsoc_controllerinjector_bankmachine3_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine3_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine3_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine4_level>: 1 register on signal <netsoc_controllerinjector_bankmachine4_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine4_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine4_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine4_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine4_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine5_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine5_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine5_level>: 1 register on signal <netsoc_controllerinjector_bankmachine5_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine5_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine5_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine6_level>: 1 register on signal <netsoc_controllerinjector_bankmachine6_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine6_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine6_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine6_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine6_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine7_produce>: 1 register on signal <netsoc_controllerinjector_bankmachine7_produce>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine7_level>: 1 register on signal <netsoc_controllerinjector_bankmachine7_level>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine7_consume>: 1 register on signal <netsoc_controllerinjector_bankmachine7_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_bandwidth_nreads>: 1 register on signal <netsoc_controllerinjector_bandwidth_nreads>.
The following registers are absorbed into counter <netsoc_controllerinjector_bandwidth_nwrites>: 1 register on signal <netsoc_controllerinjector_bandwidth_nwrites>.
The following registers are absorbed into counter <ethphy_sys_counter>: 1 register on signal <ethphy_sys_counter>.
The following registers are absorbed into counter <ethphy_counter>: 1 register on signal <ethphy_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <netsoc_controllerinjector_time1>: 1 register on signal <netsoc_controllerinjector_time1>.
The following registers are absorbed into counter <netsoc_controllerinjector_time0>: 1 register on signal <netsoc_controllerinjector_time0>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine0_count>: 1 register on signal <netsoc_controllerinjector_bankmachine0_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine1_count>: 1 register on signal <netsoc_controllerinjector_bankmachine1_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine3_count>: 1 register on signal <netsoc_controllerinjector_bankmachine3_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine2_count>: 1 register on signal <netsoc_controllerinjector_bankmachine2_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine4_count>: 1 register on signal <netsoc_controllerinjector_bankmachine4_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine5_count>: 1 register on signal <netsoc_controllerinjector_bankmachine5_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine6_count>: 1 register on signal <netsoc_controllerinjector_bankmachine6_count>.
The following registers are absorbed into counter <netsoc_controllerinjector_bankmachine7_count>: 1 register on signal <netsoc_controllerinjector_bankmachine7_count>.
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_366_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"0000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 41-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <netsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <(netsoc_tag_di_dirty,"00",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <netsoc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <netsoc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <netsoc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <netsoc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <netsoc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_netsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_netsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("0",netsoc_netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     addrB          | connected to signal <netsoc_netsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <netsoc_netsoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_21> <memadr_25>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <netsoc_netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 11-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"00",ethmac_rx_gap_checker_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 11-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_checker_ref> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_checker_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ethmac_preamble_checker_ref> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_731_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_netsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_netsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("0",netsoc_netsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     addrB          | connected to signal <netsoc_netsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <netsoc_netsoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine0_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine0_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine1_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine1_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine2_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine2_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine3_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine3_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine4_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine4_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine5_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine5_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine6_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine6_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_controllerinjector_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_controllerinjector_bankmachine7_produce> |          |
    |     diA            | connected to signal <("0",_n6621<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 23-bit                     |          |
    |     addrB          | connected to signal <netsoc_controllerinjector_bankmachine7_consume> |          |
    |     doB            | connected to signal <netsoc_controllerinjector_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 34-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("0",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 34-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 13-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("0",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 13-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 37
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x9-bit dual-port distributed RAM                    : 2
 256x21-bit dual-port block RAM                        : 2
 2x13-bit dual-port distributed RAM                    : 1
 2x34-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port block RAM                     : 1
 512x32-bit dual-port block RAM                        : 2
 512x8-bit dual-port block RAM                         : 8
 5x11-bit dual-port distributed RAM                    : 1
 64x41-bit dual-port block RAM                         : 2
 8192x32-bit single-port block Read Only RAM           : 1
 8x23-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 2
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 20
 11-bit adder                                          : 1
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 82
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 3
 3-bit down counter                                    : 8
 3-bit up counter                                      : 20
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 9
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 8-bit down counter                                    : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2651
 Flip-Flops                                            : 2651
# Comparators                                          : 53
 1-bit comparator equal                                : 22
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1264
 1-bit 2-to-1 multiplexer                              : 1008
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 68
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 43
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 10
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 64
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 24
# Xors                                                 : 109
 1-bit xor2                                            : 67
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_0> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_2> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <clockdomainsrenamer3_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <clockdomainsrenamer5_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <multiplexer_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramwriter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <clockdomainsrenamer4_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <clockdomainsrenamer2_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <netsoc_controllerinjector_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <netsoc_controllerinjector_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_22> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_23> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <netsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <netsoc_ddrphy_record2_wrdata_mask_1> <netsoc_ddrphy_record2_wrdata_mask_2> <netsoc_ddrphy_record2_wrdata_mask_3> <netsoc_ddrphy_record3_wrdata_mask_0> <netsoc_ddrphy_record3_wrdata_mask_1> <netsoc_ddrphy_record3_wrdata_mask_2> <netsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_controllerinjector_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <netsoc_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <netsoc_controllerinjector_bandwidth_counter_0> <netsoc_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <netsoc_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <netsoc_controllerinjector_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <netsoc_controllerinjector_dfi_p1_cas_n> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_controllerinjector_dfi_p1_wrdata_en> 
INFO:Xst:3203 - The FF/Latch <netsoc_controllerinjector_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_controllerinjector_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 24.
Forward register balancing over carry chain Madd_n6341_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) netsoc_controllerinjector_dfi_p0_rddata_en has(ve) been backward balanced into : netsoc_controllerinjector_dfi_p0_rddata_en_BRB0 netsoc_controllerinjector_dfi_p0_rddata_en_BRB1 netsoc_controllerinjector_dfi_p0_rddata_en_BRB2 netsoc_controllerinjector_dfi_p0_rddata_en_BRB3 netsoc_controllerinjector_dfi_p0_rddata_en_BRB5 netsoc_controllerinjector_dfi_p0_rddata_en_BRB6 netsoc_controllerinjector_dfi_p0_rddata_en_BRB7 netsoc_controllerinjector_dfi_p0_rddata_en_BRB8 netsoc_controllerinjector_dfi_p0_rddata_en_BRB9 netsoc_controllerinjector_dfi_p0_rddata_en_BRB10 netsoc_controllerinjector_dfi_p0_rddata_en_BRB11 netsoc_controllerinjector_dfi_p0_rddata_en_BRB12 netsoc_controllerinjector_dfi_p0_rddata_en_BRB13 netsoc_controllerinjector_dfi_p0_rddata_en_BRB14 netsoc_controllerinjector_dfi_p0_rddata_en_BRB15 netsoc_controllerinjector_dfi_p0_rddata_en_BRB16 netsoc_controllerinjector_dfi_p0_rddata_en_BRB17 netsoc_controllerinjector_dfi_p0_rddata_en_BRB18 netsoc_controllerinjector_dfi_p0_rddata_en_BRB19
netsoc_controllerinjector_dfi_p0_rddata_en_BRB20 netsoc_controllerinjector_dfi_p0_rddata_en_BRB21 netsoc_controllerinjector_dfi_p0_rddata_en_BRB22 netsoc_controllerinjector_dfi_p0_rddata_en_BRB23 netsoc_controllerinjector_dfi_p0_rddata_en_BRB24 netsoc_controllerinjector_dfi_p0_rddata_en_BRB25.
	Register(s) netsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_1_BRB0 netsoc_ddrphy_rddata_sr_1_BRB1 netsoc_ddrphy_rddata_sr_1_BRB2 netsoc_ddrphy_rddata_sr_1_BRB3 netsoc_ddrphy_rddata_sr_1_BRB4 netsoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) netsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_2_BRB0 netsoc_ddrphy_rddata_sr_2_BRB1 netsoc_ddrphy_rddata_sr_2_BRB2 netsoc_ddrphy_rddata_sr_2_BRB3 netsoc_ddrphy_rddata_sr_2_BRB4 netsoc_ddrphy_rddata_sr_2_BRB6 netsoc_ddrphy_rddata_sr_2_BRB7 netsoc_ddrphy_rddata_sr_2_BRB8 netsoc_ddrphy_rddata_sr_2_BRB9 netsoc_ddrphy_rddata_sr_2_BRB10 netsoc_ddrphy_rddata_sr_2_BRB11.
	Register(s) netsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_3_BRB0 netsoc_ddrphy_rddata_sr_3_BRB1 netsoc_ddrphy_rddata_sr_3_BRB2 netsoc_ddrphy_rddata_sr_3_BRB3 netsoc_ddrphy_rddata_sr_3_BRB4 netsoc_ddrphy_rddata_sr_3_BRB5 netsoc_ddrphy_rddata_sr_3_BRB6 netsoc_ddrphy_rddata_sr_3_BRB7 netsoc_ddrphy_rddata_sr_3_BRB8 netsoc_ddrphy_rddata_sr_3_BRB9 netsoc_ddrphy_rddata_sr_3_BRB10 netsoc_ddrphy_rddata_sr_3_BRB12 netsoc_ddrphy_rddata_sr_3_BRB13 netsoc_ddrphy_rddata_sr_3_BRB14 netsoc_ddrphy_rddata_sr_3_BRB15 netsoc_ddrphy_rddata_sr_3_BRB16 netsoc_ddrphy_rddata_sr_3_BRB17 netsoc_ddrphy_rddata_sr_3_BRB18 netsoc_ddrphy_rddata_sr_3_BRB19 netsoc_ddrphy_rddata_sr_3_BRB20 netsoc_ddrphy_rddata_sr_3_BRB21 netsoc_ddrphy_rddata_sr_3_BRB22 netsoc_ddrphy_rddata_sr_3_BRB23 netsoc_ddrphy_rddata_sr_3_BRB24 netsoc_ddrphy_rddata_sr_3_BRB25 netsoc_ddrphy_rddata_sr_3_BRB26 netsoc_ddrphy_rddata_sr_3_BRB27 netsoc_ddrphy_rddata_sr_3_BRB28 netsoc_ddrphy_rddata_sr_3_BRB29
netsoc_ddrphy_rddata_sr_3_BRB30 netsoc_ddrphy_rddata_sr_3_BRB31.
	Register(s) netsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_4_BRB0 netsoc_ddrphy_rddata_sr_4_BRB1 netsoc_ddrphy_rddata_sr_4_BRB2 netsoc_ddrphy_rddata_sr_4_BRB3 netsoc_ddrphy_rddata_sr_4_BRB4 netsoc_ddrphy_rddata_sr_4_BRB5 netsoc_ddrphy_rddata_sr_4_BRB6 netsoc_ddrphy_rddata_sr_4_BRB7 netsoc_ddrphy_rddata_sr_4_BRB8 netsoc_ddrphy_rddata_sr_4_BRB9 netsoc_ddrphy_rddata_sr_4_BRB10 netsoc_ddrphy_rddata_sr_4_BRB12 netsoc_ddrphy_rddata_sr_4_BRB13 netsoc_ddrphy_rddata_sr_4_BRB14 netsoc_ddrphy_rddata_sr_4_BRB15 netsoc_ddrphy_rddata_sr_4_BRB16 netsoc_ddrphy_rddata_sr_4_BRB17 netsoc_ddrphy_rddata_sr_4_BRB18 netsoc_ddrphy_rddata_sr_4_BRB19 netsoc_ddrphy_rddata_sr_4_BRB20 netsoc_ddrphy_rddata_sr_4_BRB21 netsoc_ddrphy_rddata_sr_4_BRB22 netsoc_ddrphy_rddata_sr_4_BRB23 netsoc_ddrphy_rddata_sr_4_BRB24 netsoc_ddrphy_rddata_sr_4_BRB25 netsoc_ddrphy_rddata_sr_4_BRB26 netsoc_ddrphy_rddata_sr_4_BRB27 netsoc_ddrphy_rddata_sr_4_BRB28 netsoc_ddrphy_rddata_sr_4_BRB29
netsoc_ddrphy_rddata_sr_4_BRB30 netsoc_ddrphy_rddata_sr_4_BRB31.
	Register(s) netsoc_ddrphy_record0_cke has(ve) been backward balanced into : netsoc_ddrphy_record0_cke_BRB0 .
	Register(s) netsoc_ddrphy_record0_odt has(ve) been backward balanced into : netsoc_ddrphy_record0_odt_BRB0 netsoc_ddrphy_record0_odt_BRB1.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30 new_master_rdata_valid0_BRB31
new_master_rdata_valid0_BRB32 new_master_rdata_valid0_BRB33 new_master_rdata_valid0_BRB34 new_master_rdata_valid0_BRB35 new_master_rdata_valid0_BRB36 new_master_rdata_valid0_BRB37 new_master_rdata_valid0_BRB38 new_master_rdata_valid0_BRB39 new_master_rdata_valid0_BRB40 new_master_rdata_valid0_BRB41 new_master_rdata_valid0_BRB42 new_master_rdata_valid0_BRB43 new_master_rdata_valid0_BRB44 new_master_rdata_valid0_BRB45 new_master_rdata_valid0_BRB46 new_master_rdata_valid0_BRB47 new_master_rdata_valid0_BRB48 new_master_rdata_valid0_BRB49.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32 new_master_rdata_valid1_BRB33 new_master_rdata_valid1_BRB34 new_master_rdata_valid1_BRB35 new_master_rdata_valid1_BRB36 new_master_rdata_valid1_BRB37 new_master_rdata_valid1_BRB38 new_master_rdata_valid1_BRB39 new_master_rdata_valid1_BRB40 new_master_rdata_valid1_BRB41 new_master_rdata_valid1_BRB42 new_master_rdata_valid1_BRB43 new_master_rdata_valid1_BRB44 new_master_rdata_valid1_BRB45 new_master_rdata_valid1_BRB46 new_master_rdata_valid1_BRB47 new_master_rdata_valid1_BRB48 new_master_rdata_valid1_BRB49.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29 new_master_rdata_valid2_BRB30 new_master_rdata_valid2_BRB31
new_master_rdata_valid2_BRB32 new_master_rdata_valid2_BRB33 new_master_rdata_valid2_BRB34 new_master_rdata_valid2_BRB35 new_master_rdata_valid2_BRB36 new_master_rdata_valid2_BRB37 new_master_rdata_valid2_BRB38 new_master_rdata_valid2_BRB39 new_master_rdata_valid2_BRB40 new_master_rdata_valid2_BRB41 new_master_rdata_valid2_BRB42 new_master_rdata_valid2_BRB43 new_master_rdata_valid2_BRB44 new_master_rdata_valid2_BRB45 new_master_rdata_valid2_BRB46 new_master_rdata_valid2_BRB47 new_master_rdata_valid2_BRB48 new_master_rdata_valid2_BRB49.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20 new_master_rdata_valid3_BRB21 new_master_rdata_valid3_BRB22 new_master_rdata_valid3_BRB23 new_master_rdata_valid3_BRB24 new_master_rdata_valid3_BRB25 new_master_rdata_valid3_BRB26 new_master_rdata_valid3_BRB27 new_master_rdata_valid3_BRB28 new_master_rdata_valid3_BRB29.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <netsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB4>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB5>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB8>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB9>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB22>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB23>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB24>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB25>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB26>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB27>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB28>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB29>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB30>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB31>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB15>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB16>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB18>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB20>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB21>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB22>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB23>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB24>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB25>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB26>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB27>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB28>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB29>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB5>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB32>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB33>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB34>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB35>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB36>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB37>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB38>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB39>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB40>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB41>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB42>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB43>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB44>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB45>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB46>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB47>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB48>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB49>.
INFO:Xst:741 - HDL ADVISOR - A 5-bit shift register was found for signal <new_master_rdata_valid4_BRB0> and currently occupies 5 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2996
 Flip-Flops                                            : 2996
# Shift Registers                                      : 80
 2-bit shift register                                  : 1
 3-bit shift register                                  : 51
 4-bit shift register                                  : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5738
#      GND                         : 1
#      INV                         : 120
#      LUT1                        : 119
#      LUT2                        : 640
#      LUT3                        : 784
#      LUT4                        : 536
#      LUT5                        : 628
#      LUT6                        : 1843
#      MUXCY                       : 558
#      MUXF7                       : 48
#      VCC                         : 1
#      XORCY                       : 460
# FlipFlops/Latches                : 3087
#      FD                          : 166
#      FDE                         : 165
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 789
#      FDRE                        : 1783
#      FDS                         : 21
#      FDSE                        : 145
#      ODDR2                       : 6
# RAMS                             : 359
#      RAM16X1D                    : 245
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 35
#      RAMB8BWER                   : 15
# Shift Registers                  : 80
#      SRLC16E                     : 80
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 78
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFG                       : 3
#      IOBUF                       : 21
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3087  out of  54576     5%  
 Number of Slice LUTs:                 5368  out of  27288    19%  
    Number used as Logic:              4670  out of  27288    17%  
    Number used as Memory:              698  out of   6408    10%  
       Number used as RAM:              618
       Number used as SRL:               80

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6250
   Number with an unused Flip Flop:    3163  out of   6250    50%  
   Number with an unused LUT:           882  out of   6250    14%  
   Number of fully used LUT-FF pairs:  2205  out of   6250    35%  
   Number of unique control sets:       157

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  80  out of    218    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               43  out of    116    37%  
    Number using Block RAM only:         43
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | IBUFG+BUFGMUX          | 303   |
clk100                             | PLL_ADV:CLKOUT5        | 3155  |
clk100                             | PLL_ADV:CLKOUT2        | 75    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 20.663ns (Maximum Frequency: 48.397MHz)
   Minimum input arrival time before clock: 3.053ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.661ns (frequency: 130.524MHz)
  Total number of paths / destination ports: 13567 / 808
-------------------------------------------------------------------------
Delay:               7.661ns (Levels of Logic = 6)
  Source:            clockdomainsrenamer1_state (FF)
  Destination:       ethmac_rx_converter_converter_source_payload_data_9 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: clockdomainsrenamer1_state to ethmac_rx_converter_converter_source_payload_data_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             29   0.447   1.497  clockdomainsrenamer1_state (clockdomainsrenamer1_state)
     LUT4:I0->O           17   0.203   1.256  Mmux_ethmac_rx_gap_checker_source_payload_data51 (ethmac_rx_gap_checker_source_payload_data<4>)
     LUT5:I2->O            1   0.205   0.944  Mxor_ethmac_crc32_checker_crc_next<19>_xo<0>1 (ethmac_crc32_checker_crc_next<19>)
     LUT6:I0->O            1   0.203   0.684  ethmac_crc32_checker_source_source_payload_error1_SW0 (N1685)
     LUT6:I4->O            1   0.203   0.827  ethmac_crc32_checker_source_source_payload_error1 (ethmac_crc32_checker_source_source_payload_error1)
     LUT6:I2->O            4   0.203   0.684  ethmac_crc32_checker_source_source_payload_error7 (ethmac_crc32_checker_source_source_payload_error)
     LUT4:I3->O            1   0.205   0.000  Mmux_ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1667_OUT401 (ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1667_OUT<9>)
     FDRE:D                    0.102          ethmac_rx_converter_converter_source_payload_data_9
    ----------------------------------------
    Total                      7.661ns (1.771ns logic, 5.890ns route)
                                       (23.1% logic, 76.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 20.663ns (frequency: 48.397MHz)
  Total number of paths / destination ports: 1029491 / 11284
-------------------------------------------------------------------------
Delay:               3.444ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           2501   0.447   2.567  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.444ns (0.877ns logic, 2.567ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (rst12)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_rx_data<0> (PAD)
  Destination:       ethphy_liteethphygmiimiirx_pads_d_rx_data_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_rx_data<0> to ethphy_liteethphygmiimiirx_pads_d_rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_rx_data_0_IBUF (eth_rx_data_0_IBUF)
     FDR:D                     0.102          ethphy_liteethphygmiimiirx_pads_d_rx_data_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 201 / 201
-------------------------------------------------------------------------
Offset:              3.053ns (Levels of Logic = 2)
  Source:            cpu_reset (PAD)
  Destination:       FDPE (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: cpu_reset to FDPE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  cpu_reset_IBUF (cpu_reset_IBUF)
     INV:I->O              2   0.206   0.616  cpu_reset_INV_358_o1_INV_0 (cpu_reset_INV_358_o)
     FDP:PRE                   0.430          FDPE
    ----------------------------------------
    Total                      3.053ns (1.858ns logic, 1.195ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (netsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  sys_rst_netsoc_crg_dcm_base50_locked_OR_669_o1 (sys_rst_netsoc_crg_dcm_base50_locked_OR_669_o)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 207 / 188
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            ethphy_counter_0 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: ethphy_counter_0 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  ethphy_counter_0 (ethphy_counter_0)
     LUT5:I0->O            2   0.203   0.617  ethphy_reset0_SW0 (N1036)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_7 (FF)
  Destination:       eth_tx_data<7> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: eth_tx_data_7 to eth_tx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  eth_tx_data_7 (eth_tx_data_7)
     OBUF:I->O                 2.571          eth_tx_data_7_OBUF (eth_tx_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 110
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (netsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.266|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   18.046|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    7.858|         |    1.909|         |
eth_clocks_rx  |    7.661|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 61.00 secs
Total CPU time to Xst completion: 60.88 secs
 
--> 


Total memory usage is 477908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  548 (   0 filtered)
Number of infos    :  115 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc top.ucf top.ngc top.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/gatew
are/top.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_netsoc_crg_clk100b = PERIOD "netsoc_crg_clk100b"
   TSclk100 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'PRDclk100', used in period specification
   'TSclk100', was traced into DCM_CLKGEN instance crg_periph_dcm_clkgen. The
   following new TNM groups and period specifications were generated at the
   DCM_CLKGEN output(s): 
   CLKFX: <TIMESPEC TS_base50_clk = PERIOD "base50_clk" TSclk100 / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'netsoc_crg_clk100b', used in period
   specification 'TS_netsoc_crg_clk100b', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_netsoc_crg_unbuf_sdram_half_b = PERIOD
   "netsoc_crg_unbuf_sdram_half_b" TS_netsoc_crg_clk100b / 1.5 PHASE 4.62962963
   ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'netsoc_crg_clk100b', used in period
   specification 'TS_netsoc_crg_clk100b', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_netsoc_crg_unbuf_encoder = PERIOD
   "netsoc_crg_unbuf_encoder" TS_netsoc_crg_clk100b / 0.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'netsoc_crg_clk100b', used in period
   specification 'TS_netsoc_crg_clk100b', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT5: <TIMESPEC TS_netsoc_crg_unbuf_sys = PERIOD "netsoc_crg_unbuf_sys"
   TS_netsoc_crg_clk100b / 0.75 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'netsoc_crg_clk100b', used in period
   specification 'TS_netsoc_crg_clk100b', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_netsoc_crg_unbuf_sdram_full = PERIOD
   "netsoc_crg_unbuf_sdram_full" TS_netsoc_crg_clk100b / 3 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'netsoc_crg_clk100b', used in period
   specification 'TS_netsoc_crg_clk100b', was traced into PLL_ADV instance
   crg_pll_adv. The following new TNM groups and period specifications were
   generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_netsoc_crg_unbuf_sdram_half_a = PERIOD
   "netsoc_crg_unbuf_sdram_half_a" TS_netsoc_crg_clk100b / 1.5 PHASE 5 ns HIGH
   50%>

WARNING:NgdBuild:1345 - The constraint <TIMESPEC "TSclk100" = PERIOD "PRDclk100"
   10.0 ns HIGH 50%;> [top.ucf(126)] is overridden by the constraint <TIMESPEC
   "TSclk100" = PERIOD "PRDclk100" 10.0 ns HIGH 50%;> [top.ucf(131)]. The
   overriden constraint usually comes from the input netlist or ncf files.
   Please set XIL_NGDBUILD_CONSTR_OVERRIDE_ERROR to promote this message to an
   error.
Done...

Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_5' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive 'FDPE_7' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   3

Writing NGD file "top.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   7 sec

Writing NGDBUILD log file "top.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group "PRDbase50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "base50_clk_0" have been optimized
   out of the design.
WARNING:MapLib:41 - All members of TNM group "netsoc_crg_unbuf_encoder" have
   been optimized out of the design.
WARNING:MapLib:41 - All members of TNM group "netsoc_crg_unbuf_encoder_0" have
   been optimized out of the design.
WARNING:MapLib:50 - The period specification "TSbase50_clk" has been discarded
   because the group "PRDbase50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_base50_clk" has been discarded
   because the group "base50_clk" has been optimized away.
WARNING:MapLib:50 - The period specification "TS_netsoc_crg_unbuf_encoder" has
   been discarded because the group "netsoc_crg_unbuf_encoder" has been
   optimized away.
Writing file top_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 22 secs 
Total CPU  time at the beginning of Placer: 22 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1e2d9fda) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:1e2d9fda) REAL time: 24 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:9fe0e5da) REAL time: 24 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

...............
WARNING:Place:1109 - A clock IOB / BUFGMUX clock component pair have been found
   that are not placed at an optimal clock IOB / BUFGMUX site pair. The clock
   IOB component <eth_clocks_rx> is placed at site <K15>. The corresponding BUFG
   component <BUFGMUX> is placed at site <BUFGMUX_X3Y6>. There is only a select
   set of IOBs that can use the fast path to the Clocker buffer, and they are
   not being used. You may want to analyze why this problem exists and correct
   it. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was
   applied on COMP.PIN <eth_clocks_rx.PAD> allowing your design to continue.
   This constraint disables all clock placer rules related to the specified
   COMP.PIN. The use of this override is highly discouraged as it may lead to
   very poor timing results. It is recommended that this error condition be
   corrected in the design.
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:3ecaa03f) REAL time: 49 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:3ecaa03f) REAL time: 49 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:3ecaa03f) REAL time: 49 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:3ecaa03f) REAL time: 49 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:3ecaa03f) REAL time: 49 secs 

Phase 9.8  Global Placement
............................
.....................................................
.........................................................................................................................................................................
.........................................................................................................................................................................
....................
Phase 9.8  Global Placement (Checksum:5e054e7f) REAL time: 2 mins 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5e054e7f) REAL time: 2 mins 20 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:a00f764e) REAL time: 2 mins 34 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:a00f764e) REAL time: 2 mins 34 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:1d3f961b) REAL time: 2 mins 35 secs 

Total REAL time to Placer completion: 2 mins 42 secs 
Total CPU  time to Placer completion: 2 mins 41 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 3,080 out of  54,576    5%
    Number used as Flip Flops:               3,077
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of  27,288   15%
    Number used as logic:                    3,875 out of  27,288   14%
      Number using O6 output only:           2,796
      Number using O5 output only:             114
      Number using O5 and O6:                  965
      Number used as ROM:                        0
    Number used as Memory:                     369 out of   6,408    5%
      Number used as Dual Port RAM:            326
        Number using O6 output only:             2
        Number using O5 output only:            32
        Number using O5 and O6:                292
      Number used as Single Port RAM:            0
      Number used as Shift Register:            43
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                 37
    Number used exclusively as route-thrus:     33
      Number with same-slice register load:     28
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,684 out of   6,822   24%
  Number of MUXCYs used:                       632 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        4,971
    Number with an unused Flip Flop:         2,291 out of   4,971   46%
    Number with an unused LUT:                 694 out of   4,971   13%
    Number of fully used LUT-FF pairs:       1,986 out of   4,971   39%
    Number of unique control sets:             166
    Number of slice register sites lost
      to control set restrictions:             497 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38%
    Number of LOCed IOBs:                       84 out of      84  100%
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        35 out of     116   30%
  Number of RAMB8BWERs:                         15 out of     232    6%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  25 out of     376    6%
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.80

Peak Memory Usage:  879 MB
Total REAL time to MAP completion:  2 mins 46 secs 
Total CPU time to MAP completion:   2 mins 46 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: top.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,080 out of  54,576    5%
    Number used as Flip Flops:               3,077
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,277 out of  27,288   15%
    Number used as logic:                    3,875 out of  27,288   14%
      Number using O6 output only:           2,796
      Number using O5 output only:             114
      Number using O5 and O6:                  965
      Number used as ROM:                        0
    Number used as Memory:                     369 out of   6,408    5%
      Number used as Dual Port RAM:            326
        Number using O6 output only:             2
        Number using O5 output only:            32
        Number using O5 and O6:                292
      Number used as Single Port RAM:            0
      Number used as Shift Register:            43
        Number using O6 output only:             6
        Number using O5 output only:             0
        Number using O5 and O6:                 37
    Number used exclusively as route-thrus:     33
      Number with same-slice register load:     28
      Number with same-slice carry load:         5
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,684 out of   6,822   24%
  Number of MUXCYs used:                       632 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        4,971
    Number with an unused Flip Flop:         2,291 out of   4,971   46%
    Number with an unused LUT:                 694 out of   4,971   13%
    Number of fully used LUT-FF pairs:       1,986 out of   4,971   39%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        84 out of     218   38%
    Number of LOCed IOBs:                       84 out of      84  100%
    IOB Flip Flops:                             11

Specific Feature Utilization:
  Number of RAMB16BWERs:                        35 out of     116   30%
  Number of RAMB8BWERs:                         15 out of     232    6%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     0 out of       8    0%
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  25 out of     376    6%
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   18
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             1 out of       8   12%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            3 out of      58    5%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 11 secs 
Finished initial Timing Analysis.  REAL time: 11 secs 

WARNING:Par:288 - The signal eth_col_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_crs_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_int_n_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal eth_rx_er_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29464 unrouted;      REAL time: 12 secs 

Phase  2  : 25165 unrouted;      REAL time: 15 secs 

Phase  3  : 11857 unrouted;      REAL time: 29 secs 

Phase  4  : 11857 unrouted; (Setup:0, Hold:127, Component Switching Limit:0)     REAL time: 30 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:127, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:127, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:127, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:127, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk | BUFGMUX_X3Y14| No   | 1035 |  0.170     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|          eth_tx_clk |  BUFGMUX_X3Y6| No   |   51 |  0.539     |  1.757      |
+---------------------+--------------+------+------+------------+-------------+
|     eth_rx_clk_BUFG |  BUFGMUX_X2Y3| No   |   56 |  0.048     |  1.262      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk | BUFGMUX_X2Y12| No   |   22 |  0.499     |  1.743      |
+---------------------+--------------+------+------+------------+-------------+
|netsoc_crg_clk_sdram |              |      |      |            |             |
|       _half_shifted |  BUFGMUX_X3Y8| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|   netsoc_dna_cnt<0> |         Local|      |    6 |  0.000     |  2.524      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_netsoc_crg_unbuf_sys = PERIOD TIMEGRP  | SETUP       |     0.275ns|    13.058ns|       0|           0
  "netsoc_crg_unbuf_sys"         TS_netsoc_ | HOLD        |     0.061ns|            |       0|           0
  crg_clk100b / 0.75 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_netsoc_crg_unbuf_sdram_half_a = PERIOD | SETUP       |     0.423ns|     6.102ns|       0|           0
   TIMEGRP         "netsoc_crg_unbuf_sdram_ | HOLD        |     0.396ns|            |       0|           0
  half_a" TS_netsoc_crg_clk100b / 1.5 PHASE |             |            |            |        |            
   5 ns         HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_netsoc_crg_clk100b = PERIOD TIMEGRP "n | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  etsoc_crg_clk100b" TSclk100 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_rx_clk = PERIOD TIMEGRP "PRDeth_rx_ | MINPERIOD   |     4.876ns|     3.124ns|       0|           0
  clk" 8 ns HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_netsoc_crg_unbuf_sdram_half_b = PERIOD | MINPERIOD   |     4.936ns|     1.730ns|       0|           0
   TIMEGRP         "netsoc_crg_unbuf_sdram_ |             |            |            |        |            
  half_b" TS_netsoc_crg_clk100b / 1.5 PHASE |             |            |            |        |            
           4.62962963 ns HIGH 50%           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk100 = PERIOD TIMEGRP "PRDclk100" 10  | MINPERIOD   |     9.075ns|     0.925ns|       0|           0
  ns HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 1 | MINPERIOD   |     9.190ns|     4.143ns|       0|           0
  3.3333333 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSeth_clocks_rx = PERIOD TIMEGRP "PRDeth_ | SETUP       |    30.698ns|     9.302ns|       0|           0
  clocks_rx" 40 ns HIGH 50%                 | HOLD        |     0.301ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSsys_clkTOeth_rx_clk_path" TIG     | SETUP       |         N/A|    13.048ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TSeth_rx_clkTOsys_clk_path" TIG     | SETUP       |         N/A|     4.245ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_netsoc_crg_unbuf_sdram_full = PERIOD T | N/A         |         N/A|         N/A|     N/A|         N/A
  IMEGRP "netsoc_crg_unbuf_sdram_full"      |             |            |            |        |            
      TS_netsoc_crg_clk100b / 3 HIGH 50%    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk100                       |     10.000ns|      0.925ns|      9.794ns|            0|            0|            0|      1040815|
| TS_netsoc_crg_clk100b         |     10.000ns|      3.334ns|      9.794ns|            0|            0|            0|      1040815|
|  TS_netsoc_crg_unbuf_sdram_hal|      6.667ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  f_b                          |             |             |             |             |             |             |             |
|  TS_netsoc_crg_unbuf_sys      |     13.333ns|     13.058ns|          N/A|            0|            0|      1040547|            0|
|  TS_netsoc_crg_unbuf_sdram_ful|      3.333ns|          N/A|          N/A|            0|            0|            0|            0|
|  l                            |             |             |             |             |             |             |             |
|  TS_netsoc_crg_unbuf_sdram_hal|      6.667ns|      6.102ns|          N/A|            0|            0|          268|            0|
|  f_a                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 56 secs 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  801 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 6
Number of info messages: 1

Writing design to file top.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file top.pcf.

Sun Apr  2 11:39:00 2017

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "top.bit".
Saving bit stream in "top.bin".
Bitstream generation is complete.
ERROR:Portability:50 - Execution of the
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libcompiler_rt'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libcompiler_rt'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libbase'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libbase'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libnet'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/libnet'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/bios'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/bios'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/uip'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
make[1]: Nothing to be done for `all'.
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/uip'
make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/firmware'
make[1]: warning: jobserver unavailable: using -j1.  Add `+' to parent make rule.
bash /home/travis/build/timvideos/HDMI2USB-litex-firmware/firmware/version_data.sh
 OBJCOPY  firmware.bin
chmod -x firmware.bin
python -m litex.soc.tools.mkmscimg firmware.elf
python -m litex.soc.tools.mkmscimg -f firmware.bin -o firmware.fbi
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_net_lm32/software/firmware'
