Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 23 17:23:21 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_0'

1. Summary
----------

SUCCESS in the upgrade of quantum_dot_simulator_0 (xilinx.com:hls:quantum_dot_simulator:1.0) from (Rev. 2107221848) to (Rev. 2107231408)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  7 12:28:38 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  7 12:28:35 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  7 12:28:33 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  7 12:28:30 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  7 12:28:28 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  7 12:28:26 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 19 22:21:43 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 19 22:21:41 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 19 22:21:38 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 19 22:21:36 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 19 22:21:34 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 19 22:21:32 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 18 18:22:43 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 18 18:22:41 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 18 18:22:38 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 18 18:22:36 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 18 18:22:34 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 18 18:22:32 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 14:45:03 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 14:45:01 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 14:44:58 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 14:44:56 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 14:44:53 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 14:44:51 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:39 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:37 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_frecip_4_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_frecip_4_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:34 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:32 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:29 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:27 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 16 12:31:24 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:58:12 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:58:10 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_frecip_4_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_frecip_4_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:58:07 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:58:05 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:58:02 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:58:00 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 22:57:58 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 19:11:05 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_sitofp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_sitofp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 19:11:03 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fmul_0_max_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fmul_0_max_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 19:11:00 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fexp_3_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fexp_3_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 19:10:58 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fdiv_6_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fdiv_6_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 19:10:55 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fcmp_0_no_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fcmp_0_no_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 14 19:10:53 2021
| Host         : DPhy-piorolab5 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7k410tffg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'quantum_dot_simulator_ap_fadd_2_full_dsp_32'

1. Summary
----------

SUCCESS in the conversion of quantum_dot_simulator_ap_fadd_2_full_dsp_32 (xilinx.com:ip:floating_point:7.1 (Rev. 7)) to Vivado generation flows.

