{"Source Block": ["zipcpu/rtl/core/idecode.v@648:664@HdlStmProcess", "\tend else begin\n\t\tassign o_pipe = 1'b0;\n\tend endgenerate\n\n\tinitial\tr_valid = 1'b0;\n\talways @(posedge i_clk)\n\t\tif (i_reset)\n\t\t\tr_valid <= 1'b0;\n\t\telse if (i_ce)\n\t\t\tr_valid <= ((i_pf_valid)||(o_phase))&&(!o_ljmp);\n\t\telse if (!i_stalled)\n\t\t\tr_valid <= 1'b0;\n\n\tassign\to_valid = r_valid;\n\n\n\tassign\to_I = { {(32-22){r_I[22]}}, r_I[21:0] };\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[657, "\t\t\tr_valid <= ((i_pf_valid)||(o_phase))&&(!o_ljmp);\n"]], "Add": [[657, "\t\t\tr_valid <= ((pf_valid)||(o_phase))&&(!o_ljmp);\n"]]}}