
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)


-- Executing script file `pw_extract.ys' --

1. Executing Verilog-2005 frontend: /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/synthesis/eh2_dec_02_24_post_synth.v
Parsing Verilog input from `/home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/synthesis/eh2_dec_02_24_post_synth.v' to AST representation.
Generating RTLIL representation for module `\eh2_dec'.
Successfully finished Verilog frontend.

2. Executing power extraction pass: v0.4.196

2.1. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

2.3. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

2.4. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

2.5. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

2.6. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

2.7. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

2.8. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

2.9. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

2.10. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

2.11. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

2.12. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

2.13. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

2.14. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Generating RTLIL representation for module `\DSP38'.
/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

2.15. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

2.16. Executing Verilog-2005 frontend: /home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/home/alain/os-fpga/Raptor/yosys_verific_rs/yosys/install/share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.
Split bus into bits ...

2.17. Executing SPLITNETS pass (splitting up multi-bit signals).
      [ Splitnet runTime = 0.16 sec.]

Building Sig2cells ...  [0.04 sec.]
Building Sig2sig ...    [0.00 sec.]
Forward traversal ...   [0.08 sec.]
Backward traversal ...  [0.05 sec.]
Merging clk domains ... [0.01 sec.]

 -------------------------------------------------
  Number of cells processed    : 15874
  Number of Multi Clocks cells : 11813
  Extracted clocks[Nb cells]   : \$auto$clkbufmap.cc:294:execute$1158025[10512] \$auto$clkbufmap.cc:294:execute$1158019[12821] \$auto$clkbufmap.cc:294:execute$1158016[12024] \$auto$clkbufmap.cc:294:execute$1158022[422] 
  Number of cells with no clock: 358
 -------------------------------------------------
[Total clock domains extraction runTime = 0.36 sec.]
DFFs: 4877
	Enabled 693 \$auto$clkbufmap.cc:294:execute$1158025 0.125 Typical 0.514430
	Enabled 1605 \$auto$clkbufmap.cc:294:execute$1158019 0.125 Typical 0.506231
	Enabled 2564 \$auto$clkbufmap.cc:294:execute$1158016 0.125 Typical 0.502340
	Enabled 15 \$auto$clkbufmap.cc:294:execute$1158022 0.125 Typical 1.000000
BRAM's : 0
DSP's : 0
LUTs: 12095
	Enabled : 17 : \$auto$clkbufmap.cc:294:execute$1158016 : 0.125 : Very_High
	Enabled : 25 : \$auto$clkbufmap.cc:294:execute$1158016 : 0.125 : High
	Enabled : 250 : \$auto$clkbufmap.cc:294:execute$1158016 : 0.125 : Typical
	Enabled : 705 : \$auto$clkbufmap.cc:294:execute$1158019 : 0.125 : High
	Enabled : 283 : \$auto$clkbufmap.cc:294:execute$1158019 : 0.125 : Very_High
	Enabled : 1681 : \$auto$clkbufmap.cc:294:execute$1158019 : 0.125 : Typical
	Enabled : 1037 : \$auto$clkbufmap.cc:294:execute$1158025 : 0.125 : Very_High
	Enabled : 2618 : \$auto$clkbufmap.cc:294:execute$1158025 : 0.125 : High
	Enabled : 5479 : \$auto$clkbufmap.cc:294:execute$1158025 : 0.125 : Typical
IOs: 362
	1 \active_thread_l2clk Input SDR  unknown
	1 \clk Input SDR  unknown
	1 \dbg_cmd_tid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dbg_cmd_valid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dbg_cmd_write Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dbg_halt_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dbg_resume_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \debug_brkpt_status Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_dbg_cmd_done Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_dbg_cmd_fail Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_dbg_cmd_tid Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_debug_wdata_rs1_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_div_cancel Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_extint_stall Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_alu_decode_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_branch_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_branch_e1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_branch_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_branch_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_csr_ren_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_div_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_lsu_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_mul_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_pc4_e4 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_rs1_bypass_en_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_rs1_bypass_en_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_rs1_bypass_en_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_rs2_bypass_en_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_rs2_bypass_en_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_rs2_bypass_en_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_sec_decode_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_secondary_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_secondary_e1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_secondary_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i0_select_pc_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i0_tid_e4 Output SDR  unknown
	1 \dec_i1_alu_decode_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_branch_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_branch_e1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_branch_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_branch_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_cancel_e1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_lsu_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_mul_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_pc4_e4 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_rs1_bypass_en_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_rs1_bypass_en_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_rs1_bypass_en_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_rs2_bypass_en_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_rs2_bypass_en_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_rs2_bypass_en_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_sec_decode_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_secondary_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_secondary_e1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_secondary_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_i1_select_pc_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_i1_tid_e4 Output SDR  unknown
	1 \dec_i1_valid_e1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_ib2_valid_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_ib3_valid_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_pause_state_cg Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_bpred_disable Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_btb_write_kill Output SDR  unknown
	1 \dec_tlu_bus_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_core_ecc_disable Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_core_empty Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_tlu_dbg_halted Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_dccm_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_debug_mode Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_external_ldfwd_disable Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_exu_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_fence_i_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_tlu_flush_err_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_flush_leak_one_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_tlu_flush_lower_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_flush_lower_wb1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_flush_mp_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_flush_noredir_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_tlu_force_halt Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_i0_commit_cmt Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_tlu_i0_kill_writeb_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_i0_valid_e4 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_i1_kill_writeb_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_i1_valid_e4 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_icm_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_ifu_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_lr_reset_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dec_tlu_lsu_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_mhartstart Output SDR  unknown
	1 \dec_tlu_misc_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_mpc_halted_only Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_pic_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_picio_clk_override Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_resume_ack Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dec_tlu_sideeffect_posted_disable Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dec_tlu_wb_coalescing_disable Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \dma_dccm_stall_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \dma_iccm_stall_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dma_pmu_any_read Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dma_pmu_any_write Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dma_pmu_dccm_read Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \dma_pmu_dccm_write Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_div_wren Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \exu_flush_final Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i0_br_bank_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i0_br_error_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \exu_i0_br_middle_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i0_br_mp_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i0_br_start_error_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \exu_i0_br_valid_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i0_br_way_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i0_flush_final Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_i0_flush_lower_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_i1_br_bank_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_br_error_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_br_middle_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_br_mp_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_br_start_error_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_br_valid_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_br_way_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \exu_i1_flush_final Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_i1_flush_lower_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_pmu_i0_br_ataken Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_pmu_i0_br_misp Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_pmu_i0_pc4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_pmu_i1_br_ataken Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_pmu_i1_br_misp Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \exu_pmu_i1_pc4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \flush_final_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \free_clk Input SDR  unknown
	1 \free_l2clk Input SDR  unknown
	1 \i0_flush_final_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \i_cpu_halt_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \i_cpu_run_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \iccm_dma_sb_error Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_i0_dbecc Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_i0_icaf Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_i0_icaf_second Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_i0_pc4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_i0_valid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_i1_pc4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_i1_valid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_ic_debug_rd_data_valid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_ic_error_start Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_iccm_rd_ecc_single_err Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_miss_state_idle Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \ifu_pmu_align_stall Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_pmu_bus_busy Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_pmu_bus_error Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_pmu_bus_trxn Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_pmu_fetch_stall Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_pmu_ic_hit Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \ifu_pmu_ic_miss Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_amo_stall_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_fastint_stall_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_idle_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_imprecise_error_load_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_imprecise_error_store_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_load_stall_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_nonblock_load_data_error Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_nonblock_load_data_tid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_nonblock_load_data_valid Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_nonblock_load_inv_dc2 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_nonblock_load_inv_dc5 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_nonblock_load_valid_dc1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_pmu_bus_busy Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_pmu_bus_error Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_pmu_bus_misaligned Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_pmu_bus_trxn Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_pmu_load_external_dc3 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_pmu_misaligned_dc3 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	1 \lsu_pmu_store_external_dc3 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \lsu_sc_success_dc5 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \lsu_single_ecc_error_incr Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \lsu_store_stall_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \mexintpend Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \mhwakeup Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \mpc_debug_halt_ack Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \mpc_debug_halt_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \mpc_debug_run_ack Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \mpc_debug_run_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \mpc_reset_run_req Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \nmi_int Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \o_cpu_halt_ack Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \o_cpu_halt_status Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \o_cpu_run_ack Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \o_debug_mode_status Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	1 \rst_l Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	1 \scan_mode Input SDR  unknown
	1 \soft_int Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	1 \timer_int Input SDR  \$auto$clkbufmap.cc:294:execute$1158022
	2 \dbg_cmd_type Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \dbg_cmd_wrdata Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \dec_tlu_br0_index_wb Output SDR  unknown
	2 \dec_tlu_br1_index_wb Output SDR  unknown
	2 \dec_tlu_perfcnt0 Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \dec_tlu_perfcnt1 Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \dec_tlu_perfcnt2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \dec_tlu_perfcnt3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \exu_i0_br_hist_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	2 \exu_i0_br_index_e4 Input SDR  unknown
	2 \exu_i1_br_hist_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	2 \exu_i1_br_index_e4 Input SDR  unknown
	2 \i0_predict_index_d Output SDR  unknown
	2 \i1_predict_index_d Output SDR  unknown
	2 \ifu_i0_bp_index Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \ifu_i0_icaf_type Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \ifu_i1_bp_index Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	2 \ifu_pmu_instr_aligned Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	2 \lsu_fir_error Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	3 \dec_tlu_dma_qos_prty Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	3 \lsu_nonblock_load_data_tag Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	3 \lsu_nonblock_load_inv_tag_dc2 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	3 \lsu_nonblock_load_inv_tag_dc5 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	3 \lsu_nonblock_load_tag_dc1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	4 \dec_i0_ctl_en Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	4 \dec_i0_ctl_en Output SDR  unknown
	4 \dec_i0_data_en Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	4 \dec_i0_data_en Output SDR  unknown
	4 \dec_i1_ctl_en Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	4 \dec_i1_ctl_en Output SDR  unknown
	4 \dec_i1_data_en Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	4 \dec_i1_data_en Output SDR  unknown
	4 \dec_tlu_meicurpl Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	4 \dec_tlu_meipt Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	4 \div_p Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	4 \div_p Output SDR  unknown
	4 \lsu_trigger_match_dc4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	4 \pic_pl Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	5 \dec_fa_error_index Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	5 \dec_tlu_br0_fghr_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	5 \dec_tlu_br1_fghr_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	5 \exu_i0_br_fghr_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	5 \exu_i1_br_fghr_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	5 \i0_predict_fghr_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	5 \i1_predict_fghr_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	5 \ifu_i0_bp_fa_index Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	5 \ifu_i0_bp_fghr Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	5 \ifu_i1_bp_fa_index Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	5 \ifu_i1_bp_fghr Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	7 \ifu_i0_predecode Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	7 \ifu_i1_predecode Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	8 \pic_claimid Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	9 \dec_tlu_br0_wb_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	9 \dec_tlu_br0_wb_pkt Output SDR  unknown
	9 \dec_tlu_br1_wb_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	9 \dec_tlu_br1_wb_pkt Output SDR  unknown
	9 \i0_predict_btag_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	9 \i1_predict_btag_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	9 \ifu_i0_bp_btag Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	9 \ifu_i1_bp_btag Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	12 \dec_lsu_offset_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	16 \ifu_i0_cinst Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	16 \ifu_i1_cinst Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	20 \dec_i0_br_immed_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	20 \dec_i0_br_immed_d Output SDR  unknown
	20 \dec_i1_br_immed_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	20 \dec_i1_br_immed_d Output SDR  unknown
	20 \i0_predict_toffset_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	20 \i1_predict_toffset_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	20 \ifu_i0_bp_toffset Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	20 \ifu_i1_bp_toffset Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	25 \mul_p Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	28 \core_id Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	28 \core_id Input SDR  unknown
	30 \dec_tlu_meihap Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	30 \dec_tlu_meihap Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	30 \dec_tlu_meihap Output SDR  unknown
	31 \dec_i0_pc_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	31 \dec_i0_pc_d Output SDR  unknown
	31 \dec_i0_pc_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	31 \dec_i0_pc_e3 Output SDR  unknown
	31 \dec_i1_pc_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	31 \dec_i1_pc_d Output SDR  unknown
	31 \dec_i1_pc_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	31 \dec_i1_pc_e3 Output SDR  unknown
	31 \dec_tlu_flush_path_wb Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	31 \exu_i0_flush_path_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	31 \exu_i0_flush_path_e4 Input SDR  unknown
	31 \exu_i0_pc_e1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	31 \exu_i0_pc_e1 Input SDR  unknown
	31 \exu_i1_flush_path_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	31 \exu_i1_flush_path_e4 Input SDR  unknown
	31 \exu_i1_pc_e1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	31 \exu_i1_pc_e1 Input SDR  unknown
	31 \exu_npc_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	31 \ifu_i0_pc Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	31 \ifu_i1_pc Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	31 \lsu_fir_addr Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	31 \lsu_fir_addr Input SDR  unknown
	31 \nmi_vec Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	31 \nmi_vec Input SDR  unknown
	31 \pred_correct_npc_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	31 \rst_vec Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	31 \rst_vec Input SDR  unknown
	32 \dbg_cmd_addr Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \dbg_cmd_addr Input SDR  unknown
	32 \dec_dbg_rddata Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \dec_i0_immed_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \dec_i1_immed_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \dec_tlu_mrac_ff Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \exu_div_result Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \exu_i0_csr_rs1_e1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	32 \exu_i0_result_e1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \exu_i0_result_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \exu_i1_result_e1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \exu_i1_result_e4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \exu_mul_result_e3 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \gpr_i0_rs1_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \gpr_i0_rs2_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \gpr_i1_rs1_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \gpr_i1_rs2_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \i0_result_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i0_result_e4_eff Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i0_rs1_bypass_data_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \i0_rs1_bypass_data_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i0_rs1_bypass_data_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i0_rs2_bypass_data_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \i0_rs2_bypass_data_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i0_rs2_bypass_data_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i1_result_e4_eff Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i1_rs1_bypass_data_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \i1_rs1_bypass_data_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i1_rs1_bypass_data_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i1_rs2_bypass_data_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \i1_rs2_bypass_data_e2 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \i1_rs2_bypass_data_e3 Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \ifu_i0_instr Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \ifu_i1_instr Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \lsu_imprecise_error_addr_any Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \lsu_nonblock_load_data Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \lsu_result_corr_dc4 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \lsu_result_dc3 Input SDR  \$auto$clkbufmap.cc:294:execute$1158019
	32 \lsu_rs1_dc1 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	32 \lsu_rs1_dc1 Input SDR  unknown
	33 \lsu_p Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	33 \lsu_p Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	33 \lsu_p Output SDR  unknown
	39 \i0_brp Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	39 \i0_brp Input SDR  unknown
	39 \i1_brp Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	39 \i1_brp Input SDR  unknown
	41 \lsu_error_pkt_dc3 Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	41 \lsu_error_pkt_dc3 Input SDR  unknown
	43 \i0_ap Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	43 \i0_ap Output SDR  unknown
	43 \i1_ap Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	43 \i1_ap Output SDR  unknown
	45 \i0_predict_p_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	45 \i0_predict_p_d Output SDR  unknown
	45 \i1_predict_p_d Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	45 \i1_predict_p_d Output SDR  unknown
	71 \ifu_ic_debug_rd_data Input SDR  \$auto$clkbufmap.cc:294:execute$1158016
	71 \ifu_ic_debug_rd_data Input SDR  \$auto$clkbufmap.cc:294:execute$1158025
	90 \dec_tlu_ic_diag_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	90 \dec_tlu_ic_diag_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	152 \trigger_pkt_any Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	152 \trigger_pkt_any Output SDR  unknown
	171 \trace_rv_trace_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158016
	171 \trace_rv_trace_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158019
	171 \trace_rv_trace_pkt Output SDR  \$auto$clkbufmap.cc:294:execute$1158025
	171 \trace_rv_trace_pkt Output SDR  unknown
All Clocks:

INFO: PWR: Created /home/alain/os-fpga/Jira_Testcase/EDA-2355/eh2_dec_02_24/run_1/synth_1_1/impl_1_1_1/power_analysis/power.csv

Time taken by power data extraction tool = 4.560866s

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 1e39a0eac5, CPU: user 8.79s system 0.20s, MEM: 927.45 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)
Time spent: 49% 19x read_verilog (4 sec), 49% 1x pow_extract (4 sec), ...
