#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3307_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3307_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3335_.in[4] (.names)                             0.476     8.145
$abc$13858$new_n3335_.out[0] (.names)                            0.261     8.406
$abc$13858$new_n3346_.in[1] (.names)                             0.332     8.737
$abc$13858$new_n3346_.out[0] (.names)                            0.261     8.998
$abc$13858$new_n3360_.in[0] (.names)                             0.337     9.335
$abc$13858$new_n3360_.out[0] (.names)                            0.261     9.596
$abc$13858$new_n3387_.in[4] (.names)                             0.264     9.860
$abc$13858$new_n3387_.out[0] (.names)                            0.261    10.121
$abc$13858$new_n3410_.in[5] (.names)                             0.266    10.387
$abc$13858$new_n3410_.out[0] (.names)                            0.261    10.648
$abc$13858$new_n3437_.in[3] (.names)                             0.337    10.985
$abc$13858$new_n3437_.out[0] (.names)                            0.261    11.246
$abc$13858$new_n3439_.in[1] (.names)                             0.337    11.582
$abc$13858$new_n3439_.out[0] (.names)                            0.261    11.843
$abc$13858$new_n3438_.in[1] (.names)                             0.100    11.943
$abc$13858$new_n3438_.out[0] (.names)                            0.261    12.204
$abc$13858$new_n3433_.in[0] (.names)                             0.327    12.532
$abc$13858$new_n3433_.out[0] (.names)                            0.261    12.793
$0\A[31:0][31].in[1] (.names)                                    0.100    12.893
$0\A[31:0][31].out[0] (.names)                                   0.261    13.154
A[31].D[0] (.latch)                                              0.000    13.154
data arrival time                                                         13.154

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -13.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.177


#Path 2
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3307_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3307_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3335_.in[4] (.names)                             0.476     8.145
$abc$13858$new_n3335_.out[0] (.names)                            0.261     8.406
$abc$13858$new_n3346_.in[1] (.names)                             0.332     8.737
$abc$13858$new_n3346_.out[0] (.names)                            0.261     8.998
$abc$13858$new_n3360_.in[0] (.names)                             0.337     9.335
$abc$13858$new_n3360_.out[0] (.names)                            0.261     9.596
$abc$13858$new_n3387_.in[4] (.names)                             0.264     9.860
$abc$13858$new_n3387_.out[0] (.names)                            0.261    10.121
$abc$13858$new_n3410_.in[5] (.names)                             0.266    10.387
$abc$13858$new_n3410_.out[0] (.names)                            0.261    10.648
$abc$13858$new_n3409_.in[3] (.names)                             0.337    10.985
$abc$13858$new_n3409_.out[0] (.names)                            0.261    11.246
$abc$13858$new_n3408_.in[1] (.names)                             0.264    11.510
$abc$13858$new_n3408_.out[0] (.names)                            0.261    11.771
$abc$13858$new_n3407_.in[1] (.names)                             0.100    11.871
$abc$13858$new_n3407_.out[0] (.names)                            0.261    12.132
$abc$13858$new_n3406_.in[0] (.names)                             0.264    12.396
$abc$13858$new_n3406_.out[0] (.names)                            0.261    12.657
$0\A[31:0][29].in[2] (.names)                                    0.100    12.757
$0\A[31:0][29].out[0] (.names)                                   0.261    13.018
A[29].D[0] (.latch)                                              0.000    13.018
data arrival time                                                         13.018

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -13.018
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.042


#Path 3
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3307_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3307_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3335_.in[4] (.names)                             0.476     8.145
$abc$13858$new_n3335_.out[0] (.names)                            0.261     8.406
$abc$13858$new_n3346_.in[1] (.names)                             0.332     8.737
$abc$13858$new_n3346_.out[0] (.names)                            0.261     8.998
$abc$13858$new_n3360_.in[0] (.names)                             0.337     9.335
$abc$13858$new_n3360_.out[0] (.names)                            0.261     9.596
$abc$13858$new_n3387_.in[4] (.names)                             0.264     9.860
$abc$13858$new_n3387_.out[0] (.names)                            0.261    10.121
$abc$13858$new_n3410_.in[5] (.names)                             0.266    10.387
$abc$13858$new_n3410_.out[0] (.names)                            0.261    10.648
$abc$13858$new_n3409_.in[3] (.names)                             0.337    10.985
$abc$13858$new_n3409_.out[0] (.names)                            0.261    11.246
$abc$13858$new_n3408_.in[1] (.names)                             0.264    11.510
$abc$13858$new_n3408_.out[0] (.names)                            0.261    11.771
$abc$13858$new_n3407_.in[1] (.names)                             0.100    11.871
$abc$13858$new_n3407_.out[0] (.names)                            0.261    12.132
$abc$13858$new_n3424_.in[2] (.names)                             0.100    12.232
$abc$13858$new_n3424_.out[0] (.names)                            0.261    12.493
$0\A[31:0][30].in[3] (.names)                                    0.100    12.593
$0\A[31:0][30].out[0] (.names)                                   0.261    12.854
A[30].D[0] (.latch)                                              0.000    12.854
data arrival time                                                         12.854

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.854
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.878


#Path 4
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3331_.in[3] (.names)                             0.408     9.413
$abc$13858$new_n3331_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3357_.in[0] (.names)                             0.264     9.938
$abc$13858$new_n3357_.out[0] (.names)                            0.261    10.199
$abc$13858$new_n3385_.in[4] (.names)                             0.329    10.528
$abc$13858$new_n3385_.out[0] (.names)                            0.261    10.789
$abc$13858$new_n3384_.in[2] (.names)                             0.264    11.053
$abc$13858$new_n3384_.out[0] (.names)                            0.261    11.314
$abc$13858$new_n3382_.in[0] (.names)                             0.417    11.731
$abc$13858$new_n3382_.out[0] (.names)                            0.261    11.992
$0\A[31:0][27].in[2] (.names)                                    0.100    12.092
$0\A[31:0][27].out[0] (.names)                                   0.261    12.353
A[27].D[0] (.latch)                                              0.000    12.353
data arrival time                                                         12.353

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.377


#Path 5
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3331_.in[3] (.names)                             0.408     9.413
$abc$13858$new_n3331_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3357_.in[0] (.names)                             0.264     9.938
$abc$13858$new_n3357_.out[0] (.names)                            0.261    10.199
$abc$13858$new_n3385_.in[4] (.names)                             0.329    10.528
$abc$13858$new_n3385_.out[0] (.names)                            0.261    10.789
$abc$13858$new_n3399_.in[3] (.names)                             0.264    11.053
$abc$13858$new_n3399_.out[0] (.names)                            0.261    11.314
$abc$13858$new_n3468_.in[0] (.names)                             0.266    11.580
$abc$13858$new_n3468_.out[0] (.names)                            0.261    11.841
$0\A[31:0][28].in[3] (.names)                                    0.100    11.941
$0\A[31:0][28].out[0] (.names)                                   0.261    12.202
A[28].D[0] (.latch)                                              0.000    12.202
data arrival time                                                         12.202

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.202
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.225


#Path 6
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3331_.in[3] (.names)                             0.408     9.413
$abc$13858$new_n3331_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3357_.in[0] (.names)                             0.264     9.938
$abc$13858$new_n3357_.out[0] (.names)                            0.261    10.199
$abc$13858$new_n3372_.in[2] (.names)                             0.329    10.528
$abc$13858$new_n3372_.out[0] (.names)                            0.261    10.789
$abc$13858$new_n3371_.in[0] (.names)                             0.341    11.130
$abc$13858$new_n3371_.out[0] (.names)                            0.261    11.391
$abc$13858$new_n3370_.in[3] (.names)                             0.100    11.491
$abc$13858$new_n3370_.out[0] (.names)                            0.261    11.752
$0\A[31:0][26].in[0] (.names)                                    0.100    11.852
$0\A[31:0][26].out[0] (.names)                                   0.261    12.113
A[26].D[0] (.latch)                                              0.000    12.113
data arrival time                                                         12.113

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -12.113
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.136


#Path 7
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3331_.in[3] (.names)                             0.408     9.413
$abc$13858$new_n3331_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3357_.in[0] (.names)                             0.264     9.938
$abc$13858$new_n3357_.out[0] (.names)                            0.261    10.199
$abc$13858$new_n3356_.in[2] (.names)                             0.329    10.528
$abc$13858$new_n3356_.out[0] (.names)                            0.261    10.789
$0\A[31:0][25].in[1] (.names)                                    0.335    11.124
$0\A[31:0][25].out[0] (.names)                                   0.261    11.385
A[25].D[0] (.latch)                                              0.000    11.385
data arrival time                                                         11.385

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.385
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.408


#Path 8
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3307_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3307_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3321_.in[5] (.names)                             0.476     8.145
$abc$13858$new_n3321_.out[0] (.names)                            0.261     8.406
$abc$13858$new_n3333_.in[0] (.names)                             0.330     8.736
$abc$13858$new_n3333_.out[0] (.names)                            0.261     8.997
$abc$13858$new_n3332_.in[3] (.names)                             0.337     9.334
$abc$13858$new_n3332_.out[0] (.names)                            0.261     9.595
$abc$13858$new_n3330_.in[1] (.names)                             0.266     9.861
$abc$13858$new_n3330_.out[0] (.names)                            0.261    10.122
$abc$13858$new_n3343_.in[3] (.names)                             0.264    10.386
$abc$13858$new_n3343_.out[0] (.names)                            0.261    10.647
$0\A[31:0][24].in[3] (.names)                                    0.266    10.913
$0\A[31:0][24].out[0] (.names)                                   0.261    11.174
A[24].D[0] (.latch)                                              0.000    11.174
data arrival time                                                         11.174

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.197


#Path 9
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3307_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3307_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3321_.in[5] (.names)                             0.476     8.145
$abc$13858$new_n3321_.out[0] (.names)                            0.261     8.406
$abc$13858$new_n3333_.in[0] (.names)                             0.330     8.736
$abc$13858$new_n3333_.out[0] (.names)                            0.261     8.997
$abc$13858$new_n3332_.in[3] (.names)                             0.337     9.334
$abc$13858$new_n3332_.out[0] (.names)                            0.261     9.595
$abc$13858$new_n3330_.in[1] (.names)                             0.266     9.861
$abc$13858$new_n3330_.out[0] (.names)                            0.261    10.122
$abc$13858$new_n3466_.in[0] (.names)                             0.337    10.459
$abc$13858$new_n3466_.out[0] (.names)                            0.261    10.720
$0\A[31:0][23].in[3] (.names)                                    0.100    10.820
$0\A[31:0][23].out[0] (.names)                                   0.261    11.081
A[23].D[0] (.latch)                                              0.000    11.081
data arrival time                                                         11.081

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.081
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.105


#Path 10
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3289_.in[0] (.names)                             0.408     9.413
$abc$13858$new_n3289_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3301_.in[2] (.names)                             0.266     9.940
$abc$13858$new_n3301_.out[0] (.names)                            0.261    10.201
$abc$13858$new_n3300_.in[3] (.names)                             0.100    10.301
$abc$13858$new_n3300_.out[0] (.names)                            0.261    10.562
$0\A[31:0][21].in[1] (.names)                                    0.100    10.662
$0\A[31:0][21].out[0] (.names)                                   0.261    10.923
A[21].D[0] (.latch)                                              0.000    10.923
data arrival time                                                         10.923

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.923
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.946


#Path 11
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3302_.in[3] (.names)                             0.408     9.413
$abc$13858$new_n3302_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3315_.in[3] (.names)                             0.100     9.774
$abc$13858$new_n3315_.out[0] (.names)                            0.261    10.035
$abc$13858$new_n3314_.in[3] (.names)                             0.266    10.301
$abc$13858$new_n3314_.out[0] (.names)                            0.261    10.562
$0\A[31:0][22].in[0] (.names)                                    0.100    10.662
$0\A[31:0][22].out[0] (.names)                                   0.261    10.923
A[22].D[0] (.latch)                                              0.000    10.923
data arrival time                                                         10.923

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.923
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.946


#Path 12
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3149_.in[5] (.names)                             0.100     3.771
$abc$13858$new_n3149_.out[0] (.names)                            0.261     4.032
$abc$13858$new_n3174_.in[0] (.names)                             0.407     4.440
$abc$13858$new_n3174_.out[0] (.names)                            0.261     4.701
$abc$13858$new_n3216_.in[5] (.names)                             0.409     5.110
$abc$13858$new_n3216_.out[0] (.names)                            0.261     5.371
$abc$13858$new_n3247_.in[3] (.names)                             0.100     5.471
$abc$13858$new_n3247_.out[0] (.names)                            0.261     5.732
$abc$13858$new_n3283_.in[5] (.names)                             0.337     6.068
$abc$13858$new_n3283_.out[0] (.names)                            0.261     6.329
$abc$13858$new_n3295_.in[5] (.names)                             0.408     6.737
$abc$13858$new_n3295_.out[0] (.names)                            0.261     6.998
$abc$13858$new_n3293_.in[0] (.names)                             0.410     7.408
$abc$13858$new_n3293_.out[0] (.names)                            0.261     7.669
$abc$13858$new_n3292_.in[1] (.names)                             0.406     8.075
$abc$13858$new_n3292_.out[0] (.names)                            0.261     8.336
$abc$13858$new_n3291_.in[1] (.names)                             0.408     8.744
$abc$13858$new_n3291_.out[0] (.names)                            0.261     9.005
$abc$13858$new_n3289_.in[0] (.names)                             0.408     9.413
$abc$13858$new_n3289_.out[0] (.names)                            0.261     9.674
$abc$13858$new_n3288_.in[0] (.names)                             0.408    10.082
$abc$13858$new_n3288_.out[0] (.names)                            0.261    10.343
$0\A[31:0][20].in[2] (.names)                                    0.100    10.443
$0\A[31:0][20].out[0] (.names)                                   0.261    10.704
A[20].D[0] (.latch)                                              0.000    10.704
data arrival time                                                         10.704

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.728


#Path 13
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3168_.in[5] (.names)                             0.264     6.256
$abc$13858$new_n3168_.out[0] (.names)                            0.261     6.517
$abc$13858$new_n3181_.in[3] (.names)                             0.266     6.783
$abc$13858$new_n3181_.out[0] (.names)                            0.261     7.044
$abc$13858$new_n3208_.in[5] (.names)                             0.333     7.377
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.638
$abc$13858$new_n3238_.in[1] (.names)                             0.266     7.903
$abc$13858$new_n3238_.out[0] (.names)                            0.261     8.164
$abc$13858$new_n3274_.in[4] (.names)                             0.266     8.430
$abc$13858$new_n3274_.out[0] (.names)                            0.261     8.691
$abc$13858$new_n3277_.in[1] (.names)                             0.400     9.092
$abc$13858$new_n3277_.out[0] (.names)                            0.261     9.353
$abc$13858$new_n3276_.in[3] (.names)                             0.100     9.453
$abc$13858$new_n3276_.out[0] (.names)                            0.261     9.714
$0\A[31:0][19].in[1] (.names)                                    0.100     9.814
$0\A[31:0][19].out[0] (.names)                                   0.261    10.075
A[19].D[0] (.latch)                                              0.000    10.075
data arrival time                                                         10.075

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.075
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.098


#Path 14
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3168_.in[5] (.names)                             0.264     6.256
$abc$13858$new_n3168_.out[0] (.names)                            0.261     6.517
$abc$13858$new_n3181_.in[3] (.names)                             0.266     6.783
$abc$13858$new_n3181_.out[0] (.names)                            0.261     7.044
$abc$13858$new_n3208_.in[5] (.names)                             0.333     7.377
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.638
$abc$13858$new_n3238_.in[1] (.names)                             0.266     7.903
$abc$13858$new_n3238_.out[0] (.names)                            0.261     8.164
$abc$13858$new_n3274_.in[4] (.names)                             0.266     8.430
$abc$13858$new_n3274_.out[0] (.names)                            0.261     8.691
$abc$13858$new_n3262_.in[3] (.names)                             0.400     9.092
$abc$13858$new_n3262_.out[0] (.names)                            0.261     9.353
$0\A[31:0][18].in[0] (.names)                                    0.100     9.453
$0\A[31:0][18].out[0] (.names)                                   0.261     9.714
A[18].D[0] (.latch)                                              0.000     9.714
data arrival time                                                          9.714

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.737


#Path 15
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3168_.in[5] (.names)                             0.264     6.256
$abc$13858$new_n3168_.out[0] (.names)                            0.261     6.517
$abc$13858$new_n3181_.in[3] (.names)                             0.266     6.783
$abc$13858$new_n3181_.out[0] (.names)                            0.261     7.044
$abc$13858$new_n3208_.in[5] (.names)                             0.333     7.377
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.638
$abc$13858$new_n3238_.in[1] (.names)                             0.266     7.903
$abc$13858$new_n3238_.out[0] (.names)                            0.261     8.164
$abc$13858$new_n3251_.in[2] (.names)                             0.400     8.565
$abc$13858$new_n3251_.out[0] (.names)                            0.261     8.826
$0\A[31:0][17].in[4] (.names)                                    0.337     9.162
$0\A[31:0][17].out[0] (.names)                                   0.261     9.423
A[17].D[0] (.latch)                                              0.000     9.423
data arrival time                                                          9.423

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.447


#Path 16
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3033_.in[4] (.names)                             0.100     7.237
$abc$13858$new_n3033_.out[0] (.names)                            0.261     7.498
$abc$13858$new_n3038_.in[4] (.names)                             0.100     7.598
$abc$13858$new_n3038_.out[0] (.names)                            0.261     7.859
$abc$13858$new_n3040_.in[2] (.names)                             0.327     8.186
$abc$13858$new_n3040_.out[0] (.names)                            0.261     8.447
$abc$13858$new_n3043_.in[4] (.names)                             0.335     8.782
$abc$13858$new_n3043_.out[0] (.names)                            0.261     9.043
$0\B[31:0][31].in[2] (.names)                                    0.100     9.143
$0\B[31:0][31].out[0] (.names)                                   0.261     9.404
B[31].D[0] (.latch)                                              0.000     9.404
data arrival time                                                          9.404

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.428


#Path 17
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2945_.in[4] (.names)                             0.334     7.253
$abc$13858$new_n2945_.out[0] (.names)                            0.261     7.514
$abc$13858$new_n2951_.in[4] (.names)                             0.100     7.614
$abc$13858$new_n2951_.out[0] (.names)                            0.261     7.875
$abc$13858$new_n2954_.in[2] (.names)                             0.100     7.975
$abc$13858$new_n2954_.out[0] (.names)                            0.261     8.236
$abc$13858$new_n2956_.in[4] (.names)                             0.408     8.644
$abc$13858$new_n2956_.out[0] (.names)                            0.261     8.905
$0\C[31:0][31].in[2] (.names)                                    0.100     9.005
$0\C[31:0][31].out[0] (.names)                                   0.261     9.266
C[31].D[0] (.latch)                                              0.000     9.266
data arrival time                                                          9.266

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.290


#Path 18
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3168_.in[5] (.names)                             0.264     6.256
$abc$13858$new_n3168_.out[0] (.names)                            0.261     6.517
$abc$13858$new_n3181_.in[3] (.names)                             0.266     6.783
$abc$13858$new_n3181_.out[0] (.names)                            0.261     7.044
$abc$13858$new_n3208_.in[5] (.names)                             0.333     7.377
$abc$13858$new_n3208_.out[0] (.names)                            0.261     7.638
$abc$13858$new_n3238_.in[1] (.names)                             0.266     7.903
$abc$13858$new_n3238_.out[0] (.names)                            0.261     8.164
$abc$13858$new_n3237_.in[2] (.names)                             0.478     8.642
$abc$13858$new_n3237_.out[0] (.names)                            0.261     8.903
$0\A[31:0][16].in[2] (.names)                                    0.100     9.003
$0\A[31:0][16].out[0] (.names)                                   0.261     9.264
A[16].D[0] (.latch)                                              0.000     9.264
data arrival time                                                          9.264

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.264
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.288


#Path 19
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2945_.in[4] (.names)                             0.334     7.253
$abc$13858$new_n2945_.out[0] (.names)                            0.261     7.514
$abc$13858$new_n2951_.in[4] (.names)                             0.100     7.614
$abc$13858$new_n2951_.out[0] (.names)                            0.261     7.875
$abc$13858$new_n2954_.in[2] (.names)                             0.100     7.975
$abc$13858$new_n2954_.out[0] (.names)                            0.261     8.236
$abc$13858$new_n2953_.in[3] (.names)                             0.264     8.500
$abc$13858$new_n2953_.out[0] (.names)                            0.261     8.761
$0\C[31:0][30].in[1] (.names)                                    0.100     8.861
$0\C[31:0][30].out[0] (.names)                                   0.261     9.122
C[30].D[0] (.latch)                                              0.000     9.122
data arrival time                                                          9.122

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.146


#Path 20
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3113_.in[2] (.names)                             0.336     4.007
$abc$13858$new_n3113_.out[0] (.names)                            0.261     4.268
$abc$13858$new_n3136_.in[3] (.names)                             0.338     4.606
$abc$13858$new_n3136_.out[0] (.names)                            0.261     4.867
$abc$13858$new_n3172_.in[4] (.names)                             0.100     4.967
$abc$13858$new_n3172_.out[0] (.names)                            0.261     5.228
$abc$13858$new_n3186_.in[4] (.names)                             0.409     5.637
$abc$13858$new_n3186_.out[0] (.names)                            0.261     5.898
$abc$13858$new_n3197_.in[3] (.names)                             0.410     6.308
$abc$13858$new_n3197_.out[0] (.names)                            0.261     6.569
$abc$13858$new_n3196_.in[2] (.names)                             0.332     6.900
$abc$13858$new_n3196_.out[0] (.names)                            0.261     7.161
$abc$13858$new_n3207_.in[1] (.names)                             0.266     7.427
$abc$13858$new_n3207_.out[0] (.names)                            0.261     7.688
$abc$13858$new_n3206_.in[1] (.names)                             0.264     7.952
$abc$13858$new_n3206_.out[0] (.names)                            0.261     8.213
$abc$13858$new_n3464_.in[3] (.names)                             0.100     8.313
$abc$13858$new_n3464_.out[0] (.names)                            0.261     8.574
$0\A[31:0][15].in[3] (.names)                                    0.100     8.674
$0\A[31:0][15].out[0] (.names)                                   0.261     8.935
A[15].D[0] (.latch)                                              0.000     8.935
data arrival time                                                          8.935

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.959


#Path 21
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2945_.in[4] (.names)                             0.334     7.253
$abc$13858$new_n2945_.out[0] (.names)                            0.261     7.514
$abc$13858$new_n2951_.in[4] (.names)                             0.100     7.614
$abc$13858$new_n2951_.out[0] (.names)                            0.261     7.875
$abc$13858$new_n2950_.in[3] (.names)                             0.409     8.284
$abc$13858$new_n2950_.out[0] (.names)                            0.261     8.545
$0\C[31:0][29].in[1] (.names)                                    0.100     8.645
$0\C[31:0][29].out[0] (.names)                                   0.261     8.906
C[29].D[0] (.latch)                                              0.000     8.906
data arrival time                                                          8.906

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.906
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.930


#Path 22
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3033_.in[4] (.names)                             0.100     7.237
$abc$13858$new_n3033_.out[0] (.names)                            0.261     7.498
$abc$13858$new_n3038_.in[4] (.names)                             0.100     7.598
$abc$13858$new_n3038_.out[0] (.names)                            0.261     7.859
$abc$13858$new_n3040_.in[2] (.names)                             0.327     8.186
$abc$13858$new_n3040_.out[0] (.names)                            0.261     8.447
$0\B[31:0][30].in[4] (.names)                                    0.100     8.547
$0\B[31:0][30].out[0] (.names)                                   0.261     8.808
B[30].D[0] (.latch)                                              0.000     8.808
data arrival time                                                          8.808

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.808
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.832


#Path 23
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3113_.in[2] (.names)                             0.336     4.007
$abc$13858$new_n3113_.out[0] (.names)                            0.261     4.268
$abc$13858$new_n3136_.in[3] (.names)                             0.338     4.606
$abc$13858$new_n3136_.out[0] (.names)                            0.261     4.867
$abc$13858$new_n3172_.in[4] (.names)                             0.100     4.967
$abc$13858$new_n3172_.out[0] (.names)                            0.261     5.228
$abc$13858$new_n3186_.in[4] (.names)                             0.409     5.637
$abc$13858$new_n3186_.out[0] (.names)                            0.261     5.898
$abc$13858$new_n3197_.in[3] (.names)                             0.410     6.308
$abc$13858$new_n3197_.out[0] (.names)                            0.261     6.569
$abc$13858$new_n3196_.in[2] (.names)                             0.332     6.900
$abc$13858$new_n3196_.out[0] (.names)                            0.261     7.161
$abc$13858$new_n3207_.in[1] (.names)                             0.266     7.427
$abc$13858$new_n3207_.out[0] (.names)                            0.261     7.688
$abc$13858$new_n3206_.in[1] (.names)                             0.264     7.952
$abc$13858$new_n3206_.out[0] (.names)                            0.261     8.213
$0\A[31:0][14].in[4] (.names)                                    0.264     8.477
$0\A[31:0][14].out[0] (.names)                                   0.261     8.738
A[14].D[0] (.latch)                                              0.000     8.738
data arrival time                                                          8.738

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.738
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.762


#Path 24
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3089_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3089_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3114_.in[2] (.names)                             0.412     3.410
$abc$13858$new_n3114_.out[0] (.names)                            0.261     3.671
$abc$13858$new_n3113_.in[2] (.names)                             0.336     4.007
$abc$13858$new_n3113_.out[0] (.names)                            0.261     4.268
$abc$13858$new_n3136_.in[3] (.names)                             0.338     4.606
$abc$13858$new_n3136_.out[0] (.names)                            0.261     4.867
$abc$13858$new_n3172_.in[4] (.names)                             0.100     4.967
$abc$13858$new_n3172_.out[0] (.names)                            0.261     5.228
$abc$13858$new_n3186_.in[4] (.names)                             0.409     5.637
$abc$13858$new_n3186_.out[0] (.names)                            0.261     5.898
$abc$13858$new_n3197_.in[3] (.names)                             0.410     6.308
$abc$13858$new_n3197_.out[0] (.names)                            0.261     6.569
$abc$13858$new_n3196_.in[2] (.names)                             0.332     6.900
$abc$13858$new_n3196_.out[0] (.names)                            0.261     7.161
$abc$13858$new_n3193_.in[1] (.names)                             0.266     7.427
$abc$13858$new_n3193_.out[0] (.names)                            0.261     7.688
$abc$13858$new_n3192_.in[4] (.names)                             0.403     8.091
$abc$13858$new_n3192_.out[0] (.names)                            0.261     8.352
$0\A[31:0][13].in[2] (.names)                                    0.100     8.452
$0\A[31:0][13].out[0] (.names)                                   0.261     8.713
A[13].D[0] (.latch)                                              0.000     8.713
data arrival time                                                          8.713

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[13].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.713
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.737


#Path 25
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2945_.in[4] (.names)                             0.334     7.253
$abc$13858$new_n2945_.out[0] (.names)                            0.261     7.514
$abc$13858$new_n2948_.in[4] (.names)                             0.100     7.614
$abc$13858$new_n2948_.out[0] (.names)                            0.261     7.875
$abc$13858$new_n2947_.in[3] (.names)                             0.100     7.975
$abc$13858$new_n2947_.out[0] (.names)                            0.261     8.236
$0\C[31:0][28].in[1] (.names)                                    0.100     8.336
$0\C[31:0][28].out[0] (.names)                                   0.261     8.597
C[28].D[0] (.latch)                                              0.000     8.597
data arrival time                                                          8.597

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.597
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.621


#Path 26
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3033_.in[4] (.names)                             0.100     7.237
$abc$13858$new_n3033_.out[0] (.names)                            0.261     7.498
$abc$13858$new_n3038_.in[4] (.names)                             0.100     7.598
$abc$13858$new_n3038_.out[0] (.names)                            0.261     7.859
$abc$13858$new_n3037_.in[3] (.names)                             0.100     7.959
$abc$13858$new_n3037_.out[0] (.names)                            0.261     8.220
$0\B[31:0][29].in[2] (.names)                                    0.100     8.320
$0\B[31:0][29].out[0] (.names)                                   0.261     8.581
B[29].D[0] (.latch)                                              0.000     8.581
data arrival time                                                          8.581

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.581
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.605


#Path 27
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3033_.in[4] (.names)                             0.100     7.237
$abc$13858$new_n3033_.out[0] (.names)                            0.261     7.498
$abc$13858$new_n3032_.in[3] (.names)                             0.100     7.598
$abc$13858$new_n3032_.out[0] (.names)                            0.261     7.859
$0\B[31:0][27].in[2] (.names)                                    0.330     8.189
$0\B[31:0][27].out[0] (.names)                                   0.261     8.450
B[27].D[0] (.latch)                                              0.000     8.450
data arrival time                                                          8.450

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.450
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.474


#Path 28
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3033_.in[4] (.names)                             0.100     7.237
$abc$13858$new_n3033_.out[0] (.names)                            0.261     7.498
$abc$13858$new_n3035_.in[5] (.names)                             0.100     7.598
$abc$13858$new_n3035_.out[0] (.names)                            0.261     7.859
$0\B[31:0][28].in[1] (.names)                                    0.327     8.186
$0\B[31:0][28].out[0] (.names)                                   0.261     8.447
B[28].D[0] (.latch)                                              0.000     8.447
data arrival time                                                          8.447

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.447
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.471


#Path 29
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2945_.in[4] (.names)                             0.334     7.253
$abc$13858$new_n2945_.out[0] (.names)                            0.261     7.514
$abc$13858$new_n2944_.in[3] (.names)                             0.264     7.778
$abc$13858$new_n2944_.out[0] (.names)                            0.261     8.039
$0\C[31:0][27].in[2] (.names)                                    0.100     8.139
$0\C[31:0][27].out[0] (.names)                                   0.261     8.400
C[27].D[0] (.latch)                                              0.000     8.400
data arrival time                                                          8.400

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.424


#Path 30
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.632
$abc$13858$new_n2769_.out[0] (.names)                            0.261     6.893
$abc$13858$new_n2774_.in[4] (.names)                             0.100     6.993
$abc$13858$new_n2774_.out[0] (.names)                            0.261     7.254
$abc$13858$new_n2776_.in[2] (.names)                             0.100     7.354
$abc$13858$new_n2776_.out[0] (.names)                            0.261     7.615
$abc$13858$new_n2779_.in[4] (.names)                             0.100     7.715
$abc$13858$new_n2779_.out[0] (.names)                            0.261     7.976
$0\E[31:0][31].in[2] (.names)                                    0.100     8.076
$0\E[31:0][31].out[0] (.names)                                   0.261     8.337
E[31].D[0] (.latch)                                              0.000     8.337
data arrival time                                                          8.337

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.360


#Path 31
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[12].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3168_.in[5] (.names)                             0.264     6.256
$abc$13858$new_n3168_.out[0] (.names)                            0.261     6.517
$abc$13858$new_n3181_.in[3] (.names)                             0.266     6.783
$abc$13858$new_n3181_.out[0] (.names)                            0.261     7.044
$abc$13858$new_n3180_.in[3] (.names)                             0.335     7.379
$abc$13858$new_n3180_.out[0] (.names)                            0.261     7.640
$0\A[31:0][12].in[1] (.names)                                    0.410     8.050
$0\A[31:0][12].out[0] (.names)                                   0.261     8.311
A[12].D[0] (.latch)                                              0.000     8.311
data arrival time                                                          8.311

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[12].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.335


#Path 32
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3030_.in[4] (.names)                             0.100     7.237
$abc$13858$new_n3030_.out[0] (.names)                            0.261     7.498
$abc$13858$new_n3029_.in[3] (.names)                             0.100     7.598
$abc$13858$new_n3029_.out[0] (.names)                            0.261     7.859
$0\B[31:0][26].in[1] (.names)                                    0.100     7.959
$0\B[31:0][26].out[0] (.names)                                   0.261     8.220
B[26].D[0] (.latch)                                              0.000     8.220
data arrival time                                                          8.220

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.220
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.244


#Path 33
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.632
$abc$13858$new_n2769_.out[0] (.names)                            0.261     6.893
$abc$13858$new_n2774_.in[4] (.names)                             0.100     6.993
$abc$13858$new_n2774_.out[0] (.names)                            0.261     7.254
$abc$13858$new_n2773_.in[3] (.names)                             0.266     7.519
$abc$13858$new_n2773_.out[0] (.names)                            0.261     7.780
$0\E[31:0][29].in[1] (.names)                                    0.100     7.880
$0\E[31:0][29].out[0] (.names)                                   0.261     8.141
E[29].D[0] (.latch)                                              0.000     8.141
data arrival time                                                          8.141

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.141
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.165


#Path 34
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3027_.in[4] (.names)                             0.482     6.876
$abc$13858$new_n3027_.out[0] (.names)                            0.261     7.137
$abc$13858$new_n3026_.in[3] (.names)                             0.338     7.475
$abc$13858$new_n3026_.out[0] (.names)                            0.261     7.736
$0\B[31:0][25].in[2] (.names)                                    0.100     7.836
$0\B[31:0][25].out[0] (.names)                                   0.261     8.097
B[25].D[0] (.latch)                                              0.000     8.097
data arrival time                                                          8.097

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.097
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.121


#Path 35
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.632
$abc$13858$new_n2769_.out[0] (.names)                            0.261     6.893
$abc$13858$new_n2774_.in[4] (.names)                             0.100     6.993
$abc$13858$new_n2774_.out[0] (.names)                            0.261     7.254
$abc$13858$new_n2776_.in[2] (.names)                             0.100     7.354
$abc$13858$new_n2776_.out[0] (.names)                            0.261     7.615
$0\E[31:0][30].in[4] (.names)                                    0.100     7.715
$0\E[31:0][30].out[0] (.names)                                   0.261     7.976
E[30].D[0] (.latch)                                              0.000     7.976
data arrival time                                                          7.976

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.999


#Path 36
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3024_.in[4] (.names)                             0.547     6.941
$abc$13858$new_n3024_.out[0] (.names)                            0.261     7.202
$abc$13858$new_n3023_.in[3] (.names)                             0.100     7.302
$abc$13858$new_n3023_.out[0] (.names)                            0.261     7.563
$0\B[31:0][24].in[1] (.names)                                    0.100     7.663
$0\B[31:0][24].out[0] (.names)                                   0.261     7.924
B[24].D[0] (.latch)                                              0.000     7.924
data arrival time                                                          7.924

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.924
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.948


#Path 37
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.210
$abc$13858$new_n2856_.out[0] (.names)                            0.261     6.471
$abc$13858$new_n2862_.in[4] (.names)                             0.100     6.571
$abc$13858$new_n2862_.out[0] (.names)                            0.261     6.832
$abc$13858$new_n2865_.in[0] (.names)                             0.100     6.932
$abc$13858$new_n2865_.out[0] (.names)                            0.261     7.193
$abc$13858$new_n2864_.in[3] (.names)                             0.100     7.293
$abc$13858$new_n2864_.out[0] (.names)                            0.261     7.554
$0\D[31:0][30].in[1] (.names)                                    0.100     7.654
$0\D[31:0][30].out[0] (.names)                                   0.261     7.915
D[30].D[0] (.latch)                                              0.000     7.915
data arrival time                                                          7.915

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[30].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.915
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.938


#Path 38
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.210
$abc$13858$new_n2856_.out[0] (.names)                            0.261     6.471
$abc$13858$new_n2862_.in[4] (.names)                             0.100     6.571
$abc$13858$new_n2862_.out[0] (.names)                            0.261     6.832
$abc$13858$new_n2865_.in[0] (.names)                             0.100     6.932
$abc$13858$new_n2865_.out[0] (.names)                            0.261     7.193
$abc$13858$new_n2867_.in[4] (.names)                             0.100     7.293
$abc$13858$new_n2867_.out[0] (.names)                            0.261     7.554
$0\D[31:0][31].in[2] (.names)                                    0.100     7.654
$0\D[31:0][31].out[0] (.names)                                   0.261     7.915
D[31].D[0] (.latch)                                              0.000     7.915
data arrival time                                                          7.915

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[31].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.915
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.938


#Path 39
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[11].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3168_.in[5] (.names)                             0.264     6.256
$abc$13858$new_n3168_.out[0] (.names)                            0.261     6.517
$abc$13858$new_n3167_.in[0] (.names)                             0.415     6.932
$abc$13858$new_n3167_.out[0] (.names)                            0.261     7.193
$0\A[31:0][11].in[5] (.names)                                    0.410     7.603
$0\A[31:0][11].out[0] (.names)                                   0.261     7.864
A[11].D[0] (.latch)                                              0.000     7.864
data arrival time                                                          7.864

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[11].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.888


#Path 40
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.210
$abc$13858$new_n2856_.out[0] (.names)                            0.261     6.471
$abc$13858$new_n2862_.in[4] (.names)                             0.100     6.571
$abc$13858$new_n2862_.out[0] (.names)                            0.261     6.832
$abc$13858$new_n2861_.in[3] (.names)                             0.409     7.241
$abc$13858$new_n2861_.out[0] (.names)                            0.261     7.502
$0\D[31:0][29].in[1] (.names)                                    0.100     7.602
$0\D[31:0][29].out[0] (.names)                                   0.261     7.863
D[29].D[0] (.latch)                                              0.000     7.863
data arrival time                                                          7.863

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[29].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.886


#Path 41
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.632
$abc$13858$new_n2769_.out[0] (.names)                            0.261     6.893
$abc$13858$new_n2768_.in[3] (.names)                             0.337     7.230
$abc$13858$new_n2768_.out[0] (.names)                            0.261     7.491
$0\E[31:0][27].in[1] (.names)                                    0.100     7.591
$0\E[31:0][27].out[0] (.names)                                   0.261     7.852
E[27].D[0] (.latch)                                              0.000     7.852
data arrival time                                                          7.852

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.875


#Path 42
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2939_.in[3] (.names)                             0.100     7.019
$abc$13858$new_n2939_.out[0] (.names)                            0.261     7.280
$0\C[31:0][25].in[1] (.names)                                    0.264     7.545
$0\C[31:0][25].out[0] (.names)                                   0.261     7.806
C[25].D[0] (.latch)                                              0.000     7.806
data arrival time                                                          7.806

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.829


#Path 43
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.210
$abc$13858$new_n2856_.out[0] (.names)                            0.261     6.471
$abc$13858$new_n2859_.in[4] (.names)                             0.335     6.806
$abc$13858$new_n2859_.out[0] (.names)                            0.261     7.067
$abc$13858$new_n2858_.in[3] (.names)                             0.100     7.167
$abc$13858$new_n2858_.out[0] (.names)                            0.261     7.428
$0\D[31:0][28].in[1] (.names)                                    0.100     7.528
$0\D[31:0][28].out[0] (.names)                                   0.261     7.789
D[28].D[0] (.latch)                                              0.000     7.789
data arrival time                                                          7.789

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.813


#Path 44
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2769_.in[4] (.names)                             0.100     6.632
$abc$13858$new_n2769_.out[0] (.names)                            0.261     6.893
$abc$13858$new_n2771_.in[5] (.names)                             0.100     6.993
$abc$13858$new_n2771_.out[0] (.names)                            0.261     7.254
$0\E[31:0][28].in[1] (.names)                                    0.266     7.519
$0\E[31:0][28].out[0] (.names)                                   0.261     7.780
E[28].D[0] (.latch)                                              0.000     7.780
data arrival time                                                          7.780

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[28].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.780
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.804


#Path 45
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3018_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3018_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3017_.in[3] (.names)                             0.405     6.799
$abc$13858$new_n3017_.out[0] (.names)                            0.261     7.060
$0\B[31:0][22].in[1] (.names)                                    0.409     7.469
$0\B[31:0][22].out[0] (.names)                                   0.261     7.730
B[22].D[0] (.latch)                                              0.000     7.730
data arrival time                                                          7.730

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.730
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.754


#Path 46
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2940_.in[4] (.names)                             0.100     6.658
$abc$13858$new_n2940_.out[0] (.names)                            0.261     6.919
$abc$13858$new_n2942_.in[5] (.names)                             0.100     7.019
$abc$13858$new_n2942_.out[0] (.names)                            0.261     7.280
$0\C[31:0][26].in[1] (.names)                                    0.100     7.380
$0\C[31:0][26].out[0] (.names)                                   0.261     7.641
C[26].D[0] (.latch)                                              0.000     7.641
data arrival time                                                          7.641

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.641
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.665


#Path 47
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2761_.in[4] (.names)                             0.264     6.435
$abc$13858$new_n2761_.out[0] (.names)                            0.261     6.696
$abc$13858$new_n2760_.in[3] (.names)                             0.264     6.960
$abc$13858$new_n2760_.out[0] (.names)                            0.261     7.221
$0\E[31:0][24].in[1] (.names)                                    0.100     7.321
$0\E[31:0][24].out[0] (.names)                                   0.261     7.582
E[24].D[0] (.latch)                                              0.000     7.582
data arrival time                                                          7.582

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.582
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.605


#Path 48
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2766_.in[5] (.names)                             0.410     6.941
$abc$13858$new_n2766_.out[0] (.names)                            0.261     7.202
$0\E[31:0][26].in[1] (.names)                                    0.100     7.302
$0\E[31:0][26].out[0] (.names)                                   0.261     7.563
E[26].D[0] (.latch)                                              0.000     7.563
data arrival time                                                          7.563

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.587


#Path 49
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2764_.in[4] (.names)                             0.100     6.271
$abc$13858$new_n2764_.out[0] (.names)                            0.261     6.532
$abc$13858$new_n2763_.in[3] (.names)                             0.410     6.941
$abc$13858$new_n2763_.out[0] (.names)                            0.261     7.202
$0\E[31:0][25].in[2] (.names)                                    0.100     7.302
$0\E[31:0][25].out[0] (.names)                                   0.261     7.563
E[25].D[0] (.latch)                                              0.000     7.563
data arrival time                                                          7.563

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.587


#Path 50
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[10].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3156_.in[4] (.names)                             0.337     5.731
$abc$13858$new_n3156_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3155_.in[1] (.names)                             0.100     6.092
$abc$13858$new_n3155_.out[0] (.names)                            0.261     6.353
$abc$13858$new_n3154_.in[0] (.names)                             0.331     6.684
$abc$13858$new_n3154_.out[0] (.names)                            0.261     6.945
$0\A[31:0][10].in[5] (.names)                                    0.337     7.281
$0\A[31:0][10].out[0] (.names)                                   0.261     7.542
A[10].D[0] (.latch)                                              0.000     7.542
data arrival time                                                          7.542

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[10].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.542
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.566


#Path 51
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2934_.in[3] (.names)                             0.334     6.892
$abc$13858$new_n2934_.out[0] (.names)                            0.261     7.153
$0\C[31:0][23].in[2] (.names)                                    0.100     7.253
$0\C[31:0][23].out[0] (.names)                                   0.261     7.514
C[23].D[0] (.latch)                                              0.000     7.514
data arrival time                                                          7.514

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.514
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.538


#Path 52
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2856_.in[4] (.names)                             0.100     6.210
$abc$13858$new_n2856_.out[0] (.names)                            0.261     6.471
$abc$13858$new_n2855_.in[3] (.names)                             0.409     6.879
$abc$13858$new_n2855_.out[0] (.names)                            0.261     7.140
$0\D[31:0][27].in[1] (.names)                                    0.100     7.240
$0\D[31:0][27].out[0] (.names)                                   0.261     7.501
D[27].D[0] (.latch)                                              0.000     7.501
data arrival time                                                          7.501

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[27].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.501
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.525


#Path 53
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[9].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3132_.in[2] (.names)                             0.337     5.731
$abc$13858$new_n3132_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3144_.in[1] (.names)                             0.337     6.328
$abc$13858$new_n3144_.out[0] (.names)                            0.261     6.589
$abc$13858$new_n3143_.in[3] (.names)                             0.100     6.689
$abc$13858$new_n3143_.out[0] (.names)                            0.261     6.950
$0\A[31:0][9].in[2] (.names)                                     0.266     7.216
$0\A[31:0][9].out[0] (.names)                                    0.261     7.477
A[9].D[0] (.latch)                                               0.000     7.477
data arrival time                                                          7.477

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[9].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.477
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.501


#Path 54
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2929_.in[3] (.names)                             0.334     6.531
$abc$13858$new_n2929_.out[0] (.names)                            0.261     6.792
$0\C[31:0][21].in[2] (.names)                                    0.411     7.203
$0\C[31:0][21].out[0] (.names)                                   0.261     7.464
C[21].D[0] (.latch)                                              0.000     7.464
data arrival time                                                          7.464

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.464
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.487


#Path 55
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2935_.in[4] (.names)                             0.100     6.297
$abc$13858$new_n2935_.out[0] (.names)                            0.261     6.558
$abc$13858$new_n2937_.in[5] (.names)                             0.266     6.824
$abc$13858$new_n2937_.out[0] (.names)                            0.261     7.085
$0\C[31:0][24].in[1] (.names)                                    0.100     7.185
$0\C[31:0][24].out[0] (.names)                                   0.261     7.446
C[24].D[0] (.latch)                                              0.000     7.446
data arrival time                                                          7.446

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.446
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.470


#Path 56
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3021_.in[4] (.names)                             0.100     6.133
$abc$13858$new_n3021_.out[0] (.names)                            0.261     6.394
$abc$13858$new_n3020_.in[3] (.names)                             0.408     6.803
$abc$13858$new_n3020_.out[0] (.names)                            0.261     7.064
$0\B[31:0][23].in[2] (.names)                                    0.100     7.164
$0\B[31:0][23].out[0] (.names)                                   0.261     7.425
B[23].D[0] (.latch)                                              0.000     7.425
data arrival time                                                          7.425

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.425
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.448


#Path 57
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[8].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3133_.in[3] (.names)                             0.264     5.133
$abc$13858$new_n3133_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3132_.in[2] (.names)                             0.337     5.731
$abc$13858$new_n3132_.out[0] (.names)                            0.261     5.992
$abc$13858$new_n3130_.in[1] (.names)                             0.264     6.256
$abc$13858$new_n3130_.out[0] (.names)                            0.261     6.517
$0\A[31:0][8].in[0] (.names)                                     0.410     6.927
$0\A[31:0][8].out[0] (.names)                                    0.261     7.188
A[8].D[0] (.latch)                                               0.000     7.188
data arrival time                                                          7.188

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[8].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.211


#Path 58
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3015_.in[4] (.names)                             0.100     5.772
$abc$13858$new_n3015_.out[0] (.names)                            0.261     6.033
$abc$13858$new_n3014_.in[3] (.names)                             0.479     6.512
$abc$13858$new_n3014_.out[0] (.names)                            0.261     6.773
$0\B[31:0][21].in[1] (.names)                                    0.100     6.873
$0\B[31:0][21].out[0] (.names)                                   0.261     7.134
B[21].D[0] (.latch)                                              0.000     7.134
data arrival time                                                          7.134

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.158


#Path 59
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2755_.in[4] (.names)                             0.337     6.147
$abc$13858$new_n2755_.out[0] (.names)                            0.261     6.408
$abc$13858$new_n2754_.in[3] (.names)                             0.100     6.508
$abc$13858$new_n2754_.out[0] (.names)                            0.261     6.769
$0\E[31:0][22].in[1] (.names)                                    0.100     6.869
$0\E[31:0][22].out[0] (.names)                                   0.261     7.130
E[22].D[0] (.latch)                                              0.000     7.130
data arrival time                                                          7.130

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.130
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.153


#Path 60
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2930_.in[4] (.names)                             0.334     5.936
$abc$13858$new_n2930_.out[0] (.names)                            0.261     6.197
$abc$13858$new_n2932_.in[5] (.names)                             0.264     6.462
$abc$13858$new_n2932_.out[0] (.names)                            0.261     6.723
$0\C[31:0][22].in[1] (.names)                                    0.100     6.823
$0\C[31:0][22].out[0] (.names)                                   0.261     7.084
C[22].D[0] (.latch)                                              0.000     7.084
data arrival time                                                          7.084

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.084
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.107


#Path 61
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2850_.in[3] (.names)                             0.339     6.449
$abc$13858$new_n2850_.out[0] (.names)                            0.261     6.710
$0\D[31:0][25].in[1] (.names)                                    0.100     6.810
$0\D[31:0][25].out[0] (.names)                                   0.261     7.071
D[25].D[0] (.latch)                                              0.000     7.071
data arrival time                                                          7.071

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[25].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.071
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.094


#Path 62
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2758_.in[4] (.names)                             0.100     5.910
$abc$13858$new_n2758_.out[0] (.names)                            0.261     6.171
$abc$13858$new_n2757_.in[3] (.names)                             0.264     6.435
$abc$13858$new_n2757_.out[0] (.names)                            0.261     6.696
$0\E[31:0][23].in[2] (.names)                                    0.100     6.796
$0\E[31:0][23].out[0] (.names)                                   0.261     7.057
E[23].D[0] (.latch)                                              0.000     7.057
data arrival time                                                          7.057

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.057
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.080


#Path 63
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2851_.in[4] (.names)                             0.100     5.849
$abc$13858$new_n2851_.out[0] (.names)                            0.261     6.110
$abc$13858$new_n2853_.in[5] (.names)                             0.266     6.376
$abc$13858$new_n2853_.out[0] (.names)                            0.261     6.637
$0\D[31:0][26].in[1] (.names)                                    0.100     6.737
$0\D[31:0][26].out[0] (.names)                                   0.261     6.998
D[26].D[0] (.latch)                                              0.000     6.998
data arrival time                                                          6.998

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[26].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.021


#Path 64
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2927_.in[4] (.names)                             0.100     5.703
$abc$13858$new_n2927_.out[0] (.names)                            0.261     5.964
$abc$13858$new_n2926_.in[3] (.names)                             0.398     6.361
$abc$13858$new_n2926_.out[0] (.names)                            0.261     6.622
$0\C[31:0][20].in[1] (.names)                                    0.100     6.722
$0\C[31:0][20].out[0] (.names)                                   0.261     6.983
C[20].D[0] (.latch)                                              0.000     6.983
data arrival time                                                          6.983

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.007


#Path 65
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[7].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3118_.in[3] (.names)                             0.414     4.608
$abc$13858$new_n3118_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3121_.in[4] (.names)                             0.264     5.133
$abc$13858$new_n3121_.out[0] (.names)                            0.261     5.394
$abc$13858$new_n3120_.in[0] (.names)                             0.545     5.939
$abc$13858$new_n3120_.out[0] (.names)                            0.261     6.200
$0\A[31:0][7].in[5] (.names)                                     0.470     6.670
$0\A[31:0][7].out[0] (.names)                                    0.261     6.931
A[7].D[0] (.latch)                                               0.000     6.931
data arrival time                                                          6.931

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[7].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.931
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.955


#Path 66
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2845_.in[3] (.names)                             0.404     6.153
$abc$13858$new_n2845_.out[0] (.names)                            0.261     6.414
$0\D[31:0][23].in[1] (.names)                                    0.100     6.514
$0\D[31:0][23].out[0] (.names)                                   0.261     6.775
D[23].D[0] (.latch)                                              0.000     6.775
data arrival time                                                          6.775

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[23].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.775
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.798


#Path 67
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2752_.in[4] (.names)                             0.620     5.549
$abc$13858$new_n2752_.out[0] (.names)                            0.261     5.810
$abc$13858$new_n2751_.in[3] (.names)                             0.337     6.147
$abc$13858$new_n2751_.out[0] (.names)                            0.261     6.408
$0\E[31:0][21].in[1] (.names)                                    0.100     6.508
$0\E[31:0][21].out[0] (.names)                                   0.261     6.769
E[21].D[0] (.latch)                                              0.000     6.769
data arrival time                                                          6.769

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.792


#Path 68
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2846_.in[4] (.names)                             0.100     5.488
$abc$13858$new_n2846_.out[0] (.names)                            0.261     5.749
$abc$13858$new_n2848_.in[5] (.names)                             0.336     6.085
$abc$13858$new_n2848_.out[0] (.names)                            0.261     6.346
$0\D[31:0][24].in[1] (.names)                                    0.100     6.446
$0\D[31:0][24].out[0] (.names)                                   0.261     6.707
D[24].D[0] (.latch)                                              0.000     6.707
data arrival time                                                          6.707

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[24].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.707
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.730


#Path 69
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2924_.in[4] (.names)                             0.555     5.342
$abc$13858$new_n2924_.out[0] (.names)                            0.261     5.603
$abc$13858$new_n2923_.in[3] (.names)                             0.100     5.703
$abc$13858$new_n2923_.out[0] (.names)                            0.261     5.964
$0\C[31:0][19].in[2] (.names)                                    0.408     6.372
$0\C[31:0][19].out[0] (.names)                                   0.261     6.633
C[19].D[0] (.latch)                                              0.000     6.633
data arrival time                                                          6.633

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.657


#Path 70
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3007_.in[4] (.names)                             0.336     5.647
$abc$13858$new_n3007_.out[0] (.names)                            0.261     5.908
$abc$13858$new_n3006_.in[3] (.names)                             0.100     6.008
$abc$13858$new_n3006_.out[0] (.names)                            0.261     6.269
$0\B[31:0][18].in[1] (.names)                                    0.100     6.369
$0\B[31:0][18].out[0] (.names)                                   0.261     6.630
B[18].D[0] (.latch)                                              0.000     6.630
data arrival time                                                          6.630

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.654


#Path 71
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3009_.in[3] (.names)                             0.333     6.005
$abc$13858$new_n3009_.out[0] (.names)                            0.261     6.266
$0\B[31:0][19].in[2] (.names)                                    0.100     6.366
$0\B[31:0][19].out[0] (.names)                                   0.261     6.627
B[19].D[0] (.latch)                                              0.000     6.627
data arrival time                                                          6.627

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.627
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.651


#Path 72
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2749_.in[4] (.names)                             0.689     5.617
$abc$13858$new_n2749_.out[0] (.names)                            0.261     5.878
$abc$13858$new_n2748_.in[3] (.names)                             0.100     5.978
$abc$13858$new_n2748_.out[0] (.names)                            0.261     6.239
$0\E[31:0][20].in[1] (.names)                                    0.100     6.339
$0\E[31:0][20].out[0] (.names)                                   0.261     6.600
E[20].D[0] (.latch)                                              0.000     6.600
data arrival time                                                          6.600

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.600
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.624


#Path 73
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2843_.in[5] (.names)                             0.333     5.721
$abc$13858$new_n2843_.out[0] (.names)                            0.261     5.982
$0\D[31:0][22].in[1] (.names)                                    0.331     6.313
$0\D[31:0][22].out[0] (.names)                                   0.261     6.574
D[22].D[0] (.latch)                                              0.000     6.574
data arrival time                                                          6.574

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[22].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.574
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.597


#Path 74
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[6].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3092_.in[3] (.names)                             0.339     3.337
$abc$13858$new_n3092_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3112_.in[3] (.names)                             0.407     4.006
$abc$13858$new_n3112_.out[0] (.names)                            0.261     4.267
$abc$13858$new_n3110_.in[2] (.names)                             0.266     4.532
$abc$13858$new_n3110_.out[0] (.names)                            0.261     4.793
$abc$13858$new_n3109_.in[2] (.names)                             0.266     5.059
$abc$13858$new_n3109_.out[0] (.names)                            0.261     5.320
$abc$13858$new_n3107_.in[0] (.names)                             0.330     5.650
$abc$13858$new_n3107_.out[0] (.names)                            0.261     5.911
$0\A[31:0][6].in[1] (.names)                                     0.338     6.249
$0\A[31:0][6].out[0] (.names)                                    0.261     6.510
A[6].D[0] (.latch)                                               0.000     6.510
data arrival time                                                          6.510

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[6].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.510
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.534


#Path 75
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3003_.in[3] (.names)                             0.266     5.577
$abc$13858$new_n3003_.out[0] (.names)                            0.261     5.838
$0\B[31:0][17].in[1] (.names)                                    0.404     6.242
$0\B[31:0][17].out[0] (.names)                                   0.261     6.503
B[17].D[0] (.latch)                                              0.000     6.503
data arrival time                                                          6.503

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.527


#Path 76
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2838_.in[4] (.names)                             0.627     5.197
$abc$13858$new_n2838_.out[0] (.names)                            0.261     5.458
$abc$13858$new_n2837_.in[3] (.names)                             0.399     5.857
$abc$13858$new_n2837_.out[0] (.names)                            0.261     6.118
$0\D[31:0][20].in[1] (.names)                                    0.100     6.218
$0\D[31:0][20].out[0] (.names)                                   0.261     6.479
D[20].D[0] (.latch)                                              0.000     6.479
data arrival time                                                          6.479

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.479
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.503


#Path 77
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3004_.in[2] (.names)                             0.100     5.050
$abc$13858$new_n3004_.out[0] (.names)                            0.261     5.311
$abc$13858$new_n3010_.in[4] (.names)                             0.100     5.411
$abc$13858$new_n3010_.out[0] (.names)                            0.261     5.672
$abc$13858$new_n3012_.in[5] (.names)                             0.100     5.772
$abc$13858$new_n3012_.out[0] (.names)                            0.261     6.033
$0\B[31:0][20].in[1] (.names)                                    0.100     6.133
$0\B[31:0][20].out[0] (.names)                                   0.261     6.394
B[20].D[0] (.latch)                                              0.000     6.394
data arrival time                                                          6.394

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[20].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.394
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.418


#Path 78
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2841_.in[4] (.names)                             0.556     5.127
$abc$13858$new_n2841_.out[0] (.names)                            0.261     5.388
$abc$13858$new_n2840_.in[3] (.names)                             0.264     5.652
$abc$13858$new_n2840_.out[0] (.names)                            0.261     5.913
$0\D[31:0][21].in[2] (.names)                                    0.100     6.013
$0\D[31:0][21].out[0] (.names)                                   0.261     6.274
D[21].D[0] (.latch)                                              0.000     6.274
data arrival time                                                          6.274

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[21].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.274
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.298


#Path 79
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2746_.in[4] (.names)                             0.100     4.668
$abc$13858$new_n2746_.out[0] (.names)                            0.261     4.929
$abc$13858$new_n2745_.in[3] (.names)                             0.689     5.617
$abc$13858$new_n2745_.out[0] (.names)                            0.261     5.878
$0\E[31:0][19].in[1] (.names)                                    0.100     5.978
$0\E[31:0][19].out[0] (.names)                                   0.261     6.239
E[19].D[0] (.latch)                                              0.000     6.239
data arrival time                                                          6.239

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.239
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.263


#Path 80
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2835_.in[4] (.names)                             0.100     4.310
$abc$13858$new_n2835_.out[0] (.names)                            0.261     4.571
$abc$13858$new_n2834_.in[3] (.names)                             0.627     5.197
$abc$13858$new_n2834_.out[0] (.names)                            0.261     5.458
$0\D[31:0][19].in[1] (.names)                                    0.481     5.939
$0\D[31:0][19].out[0] (.names)                                   0.261     6.200
D[19].D[0] (.latch)                                              0.000     6.200
data arrival time                                                          6.200

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[19].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 81
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2918_.in[3] (.names)                             0.477     5.264
$abc$13858$new_n2918_.out[0] (.names)                            0.261     5.525
$0\C[31:0][17].in[2] (.names)                                    0.405     5.930
$0\C[31:0][17].out[0] (.names)                                   0.261     6.191
C[17].D[0] (.latch)                                              0.000     6.191
data arrival time                                                          6.191

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.215


#Path 82
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2919_.in[4] (.names)                             0.100     4.525
$abc$13858$new_n2919_.out[0] (.names)                            0.261     4.786
$abc$13858$new_n2921_.in[5] (.names)                             0.477     5.264
$abc$13858$new_n2921_.out[0] (.names)                            0.261     5.525
$0\C[31:0][18].in[1] (.names)                                    0.337     5.861
$0\C[31:0][18].out[0] (.names)                                   0.261     6.122
C[18].D[0] (.latch)                                              0.000     6.122
data arrival time                                                          6.122

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.146


#Path 83
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[4].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3093_.in[0] (.names)                             0.335     3.933
$abc$13858$new_n3093_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3083_.in[1] (.names)                             0.414     4.608
$abc$13858$new_n3083_.out[0] (.names)                            0.261     4.869
$abc$13858$new_n3082_.in[0] (.names)                             0.332     5.201
$abc$13858$new_n3082_.out[0] (.names)                            0.261     5.462
$0\A[31:0][4].in[1] (.names)                                     0.337     5.798
$0\A[31:0][4].out[0] (.names)                                    0.261     6.059
A[4].D[0] (.latch)                                               0.000     6.059
data arrival time                                                          6.059

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[4].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.059
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.083


#Path 84
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[5].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3080_.in[4] (.names)                             0.405     2.068
$abc$13858$new_n3080_.out[0] (.names)                            0.261     2.329
$abc$13858$new_n3078_.in[0] (.names)                             0.408     2.737
$abc$13858$new_n3078_.out[0] (.names)                            0.261     2.998
$abc$13858$new_n3076_.in[2] (.names)                             0.339     3.337
$abc$13858$new_n3076_.out[0] (.names)                            0.261     3.598
$abc$13858$new_n3074_.in[1] (.names)                             0.335     3.933
$abc$13858$new_n3074_.out[0] (.names)                            0.261     4.194
$abc$13858$new_n3094_.in[0] (.names)                             0.100     4.294
$abc$13858$new_n3094_.out[0] (.names)                            0.261     4.555
$abc$13858$new_n3461_.in[5] (.names)                             0.413     4.968
$abc$13858$new_n3461_.out[0] (.names)                            0.261     5.229
$abc$13858$new_n3462_.in[1] (.names)                             0.100     5.329
$abc$13858$new_n3462_.out[0] (.names)                            0.261     5.590
$0\A[31:0][5].in[1] (.names)                                     0.100     5.690
$0\A[31:0][5].out[0] (.names)                                    0.261     5.951
A[5].D[0] (.latch)                                               0.000     5.951
data arrival time                                                          5.951

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[5].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.975


#Path 85
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n3001_.in[2] (.names)                             0.100     4.689
$abc$13858$new_n3001_.out[0] (.names)                            0.261     4.950
$abc$13858$new_n3000_.in[3] (.names)                             0.337     5.287
$abc$13858$new_n3000_.out[0] (.names)                            0.261     5.548
$0\B[31:0][16].in[2] (.names)                                    0.100     5.648
$0\B[31:0][16].out[0] (.names)                                   0.261     5.909
B[16].D[0] (.latch)                                              0.000     5.909
data arrival time                                                          5.909

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.909
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.932


#Path 86
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2743_.in[5] (.names)                             0.332     4.900
$abc$13858$new_n2743_.out[0] (.names)                            0.261     5.161
$0\E[31:0][18].in[1] (.names)                                    0.334     5.495
$0\E[31:0][18].out[0] (.names)                                   0.261     5.756
E[18].D[0] (.latch)                                              0.000     5.756
data arrival time                                                          5.756

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.756
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.780


#Path 87
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[13].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2992_.in[3] (.names)                             0.402     4.630
$abc$13858$new_n2992_.out[0] (.names)                            0.261     4.891
$0\B[31:0][13].in[2] (.names)                                    0.411     5.302
$0\B[31:0][13].out[0] (.names)                                   0.261     5.563
B[13].D[0] (.latch)                                              0.000     5.563
data arrival time                                                          5.563

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[13].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.563
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.587


#Path 88
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2995_.in[5] (.names)                             0.402     4.630
$abc$13858$new_n2995_.out[0] (.names)                            0.261     4.891
$0\B[31:0][14].in[1] (.names)                                    0.410     5.301
$0\B[31:0][14].out[0] (.names)                                   0.261     5.562
B[14].D[0] (.latch)                                              0.000     5.562
data arrival time                                                          5.562

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.562
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.585


#Path 89
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2829_.in[3] (.names)                             0.415     4.624
$abc$13858$new_n2829_.out[0] (.names)                            0.261     4.885
$0\D[31:0][17].in[2] (.names)                                    0.408     5.293
$0\D[31:0][17].out[0] (.names)                                   0.261     5.554
D[17].D[0] (.latch)                                              0.000     5.554
data arrival time                                                          5.554

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.578


#Path 90
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2913_.in[3] (.names)                             0.266     4.691
$abc$13858$new_n2913_.out[0] (.names)                            0.261     4.952
$0\C[31:0][15].in[2] (.names)                                    0.338     5.290
$0\C[31:0][15].out[0] (.names)                                   0.261     5.551
C[15].D[0] (.latch)                                              0.000     5.551
data arrival time                                                          5.551

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.551
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.575


#Path 91
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2914_.in[4] (.names)                             0.100     4.164
$abc$13858$new_n2914_.out[0] (.names)                            0.261     4.425
$abc$13858$new_n2916_.in[5] (.names)                             0.266     4.691
$abc$13858$new_n2916_.out[0] (.names)                            0.261     4.952
$0\C[31:0][16].in[1] (.names)                                    0.337     5.289
$0\C[31:0][16].out[0] (.names)                                   0.261     5.550
C[16].D[0] (.latch)                                              0.000     5.550
data arrival time                                                          5.550

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.550
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.573


#Path 92
Startpoint: A[0].Q[0] (.latch clocked by clk_i)
Endpoint  : B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[0].clk[0] (.latch)                                             0.042     0.042
A[0].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2963_.in[0] (.names)                             0.502     0.668
$abc$13858$new_n2963_.out[0] (.names)                            0.261     0.929
$abc$13858$new_n2966_.in[2] (.names)                             0.100     1.029
$abc$13858$new_n2966_.out[0] (.names)                            0.261     1.290
$abc$13858$new_n2971_.in[4] (.names)                             0.410     1.700
$abc$13858$new_n2971_.out[0] (.names)                            0.261     1.961
$abc$13858$new_n2974_.in[4] (.names)                             0.100     2.061
$abc$13858$new_n2974_.out[0] (.names)                            0.261     2.322
$abc$13858$new_n2977_.in[0] (.names)                             0.100     2.422
$abc$13858$new_n2977_.out[0] (.names)                            0.261     2.683
$abc$13858$new_n2983_.in[4] (.names)                             0.332     3.015
$abc$13858$new_n2983_.out[0] (.names)                            0.261     3.276
$abc$13858$new_n2988_.in[4] (.names)                             0.100     3.376
$abc$13858$new_n2988_.out[0] (.names)                            0.261     3.637
$abc$13858$new_n2993_.in[4] (.names)                             0.331     3.967
$abc$13858$new_n2993_.out[0] (.names)                            0.261     4.228
$abc$13858$new_n2998_.in[4] (.names)                             0.100     4.328
$abc$13858$new_n2998_.out[0] (.names)                            0.261     4.589
$abc$13858$new_n2997_.in[3] (.names)                             0.338     4.928
$abc$13858$new_n2997_.out[0] (.names)                            0.261     5.189
$0\B[31:0][15].in[2] (.names)                                    0.100     5.289
$0\B[31:0][15].out[0] (.names)                                   0.261     5.550
B[15].D[0] (.latch)                                              0.000     5.550
data arrival time                                                          5.550

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.550
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.573


#Path 93
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2741_.in[4] (.names)                             0.100     4.307
$abc$13858$new_n2741_.out[0] (.names)                            0.261     4.568
$abc$13858$new_n2740_.in[3] (.names)                             0.332     4.900
$abc$13858$new_n2740_.out[0] (.names)                            0.261     5.161
$0\E[31:0][17].in[2] (.names)                                    0.100     5.261
$0\E[31:0][17].out[0] (.names)                                   0.261     5.522
E[17].D[0] (.latch)                                              0.000     5.522
data arrival time                                                          5.522

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[17].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.522
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.545


#Path 94
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2908_.in[4] (.names)                             0.100     3.803
$abc$13858$new_n2908_.out[0] (.names)                            0.261     4.064
$abc$13858$new_n2911_.in[4] (.names)                             0.409     4.474
$abc$13858$new_n2911_.out[0] (.names)                            0.261     4.735
$abc$13858$new_n2910_.in[3] (.names)                             0.100     4.835
$abc$13858$new_n2910_.out[0] (.names)                            0.261     5.096
$0\C[31:0][14].in[1] (.names)                                    0.100     5.196
$0\C[31:0][14].out[0] (.names)                                   0.261     5.457
C[14].D[0] (.latch)                                              0.000     5.457
data arrival time                                                          5.457

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.480


#Path 95
Startpoint: C[1].Q[0] (.latch clocked by clk_i)
Endpoint  : D[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[1].clk[0] (.latch)                                             0.042     0.042
C[1].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2786_.in[3] (.names)                             0.363     0.529
$abc$13858$new_n2786_.out[0] (.names)                            0.261     0.790
$abc$13858$new_n2789_.in[2] (.names)                             0.100     0.890
$abc$13858$new_n2789_.out[0] (.names)                            0.261     1.151
$abc$13858$new_n3456_.in[0] (.names)                             0.404     1.555
$abc$13858$new_n3456_.out[0] (.names)                            0.261     1.816
$abc$13858$new_n2802_.in[4] (.names)                             0.100     1.916
$abc$13858$new_n2802_.out[0] (.names)                            0.261     2.177
$abc$13858$new_n2807_.in[4] (.names)                             0.100     2.277
$abc$13858$new_n2807_.out[0] (.names)                            0.261     2.538
$abc$13858$new_n2813_.in[4] (.names)                             0.327     2.866
$abc$13858$new_n2813_.out[0] (.names)                            0.261     3.127
$abc$13858$new_n2819_.in[4] (.names)                             0.100     3.227
$abc$13858$new_n2819_.out[0] (.names)                            0.261     3.488
$abc$13858$new_n2825_.in[4] (.names)                             0.100     3.588
$abc$13858$new_n2825_.out[0] (.names)                            0.261     3.849
$abc$13858$new_n2830_.in[4] (.names)                             0.100     3.949
$abc$13858$new_n2830_.out[0] (.names)                            0.261     4.210
$abc$13858$new_n2832_.in[5] (.names)                             0.269     4.479
$abc$13858$new_n2832_.out[0] (.names)                            0.261     4.740
$0\D[31:0][18].in[1] (.names)                                    0.407     5.147
$0\D[31:0][18].out[0] (.names)                                   0.261     5.408
D[18].D[0] (.latch)                                              0.000     5.408
data arrival time                                                          5.408

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
D[18].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.408
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.431


#Path 96
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2738_.in[5] (.names)                             0.266     4.472
$abc$13858$new_n2738_.out[0] (.names)                            0.261     4.733
$0\E[31:0][16].in[1] (.names)                                    0.332     5.065
$0\E[31:0][16].out[0] (.names)                                   0.261     5.326
E[16].D[0] (.latch)                                              0.000     5.326
data arrival time                                                          5.326

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[16].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.326
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.350


#Path 97
Startpoint: round[4].Q[0] (.latch clocked by clk_i)
Endpoint  : A[3].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
round[4].clk[0] (.latch)                                         0.042     0.042
round[4].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$13858$new_n1928_.in[3] (.names)                             0.566     0.733
$abc$13858$new_n1928_.out[0] (.names)                            0.261     0.994
$abc$13858$new_n3048_.in[2] (.names)                             0.408     1.402
$abc$13858$new_n3048_.out[0] (.names)                            0.261     1.663
$abc$13858$new_n3067_.in[3] (.names)                             0.407     2.070
$abc$13858$new_n3067_.out[0] (.names)                            0.261     2.331
$abc$13858$new_n3065_.in[3] (.names)                             0.266     2.596
$abc$13858$new_n3065_.out[0] (.names)                            0.261     2.857
$abc$13858$new_n3061_.in[1] (.names)                             0.271     3.128
$abc$13858$new_n3061_.out[0] (.names)                            0.261     3.389
$abc$13858$new_n3059_.in[1] (.names)                             0.271     3.659
$abc$13858$new_n3059_.out[0] (.names)                            0.261     3.920
$abc$13858$new_n3072_.in[2] (.names)                             0.347     4.267
$abc$13858$new_n3072_.out[0] (.names)                            0.261     4.528
$abc$13858$new_n3071_.in[4] (.names)                             0.100     4.628
$abc$13858$new_n3071_.out[0] (.names)                            0.261     4.889
$0\A[31:0][3].in[1] (.names)                                     0.100     4.989
$0\A[31:0][3].out[0] (.names)                                    0.261     5.250
A[3].D[0] (.latch)                                               0.000     5.250
data arrival time                                                          5.250

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
A[3].clk[0] (.latch)                                             0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.250
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.274


#Path 98
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2733_.in[4] (.names)                             0.409     4.255
$abc$13858$new_n2733_.out[0] (.names)                            0.261     4.516
$abc$13858$new_n2732_.in[3] (.names)                             0.100     4.616
$abc$13858$new_n2732_.out[0] (.names)                            0.261     4.877
$0\E[31:0][14].in[1] (.names)                                    0.100     4.977
$0\E[31:0][14].out[0] (.names)                                   0.261     5.238
E[14].D[0] (.latch)                                              0.000     5.238
data arrival time                                                          5.238

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[14].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.262


#Path 99
Startpoint: B[3].Q[0] (.latch clocked by clk_i)
Endpoint  : C[12].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
B[3].clk[0] (.latch)                                             0.042     0.042
B[3].Q[0] (.latch) [clock-to-output]                             0.124     0.166
$abc$13858$new_n2874_.in[3] (.names)                             0.356     0.523
$abc$13858$new_n2874_.out[0] (.names)                            0.261     0.784
$abc$13858$new_n2877_.in[2] (.names)                             0.100     0.884
$abc$13858$new_n2877_.out[0] (.names)                            0.261     1.145
$abc$13858$new_n2884_.in[4] (.names)                             0.100     1.245
$abc$13858$new_n2884_.out[0] (.names)                            0.261     1.506
$abc$13858$new_n2888_.in[4] (.names)                             0.333     1.838
$abc$13858$new_n2888_.out[0] (.names)                            0.261     2.099
$abc$13858$new_n2891_.in[0] (.names)                             0.391     2.490
$abc$13858$new_n2891_.out[0] (.names)                            0.261     2.751
$abc$13858$new_n2896_.in[4] (.names)                             0.330     3.081
$abc$13858$new_n2896_.out[0] (.names)                            0.261     3.342
$abc$13858$new_n2902_.in[4] (.names)                             0.100     3.442
$abc$13858$new_n2902_.out[0] (.names)                            0.261     3.703
$abc$13858$new_n2905_.in[4] (.names)                             0.327     4.031
$abc$13858$new_n2905_.out[0] (.names)                            0.261     4.292
$abc$13858$new_n2904_.in[3] (.names)                             0.100     4.392
$abc$13858$new_n2904_.out[0] (.names)                            0.261     4.653
$0\C[31:0][12].in[1] (.names)                                    0.271     4.923
$0\C[31:0][12].out[0] (.names)                                   0.261     5.184
C[12].D[0] (.latch)                                              0.000     5.184
data arrival time                                                          5.184

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
C[12].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.184
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.208


#Path 100
Startpoint: H4[0].Q[0] (.latch clocked by clk_i)
Endpoint  : E[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
H4[0].clk[0] (.latch)                                            0.042     0.042
H4[0].Q[0] (.latch) [clock-to-output]                            0.124     0.166
$abc$13858$new_n2697_.in[1] (.names)                             0.347     0.514
$abc$13858$new_n2697_.out[0] (.names)                            0.261     0.775
$abc$13858$new_n2703_.in[4] (.names)                             0.411     1.185
$abc$13858$new_n2703_.out[0] (.names)                            0.261     1.446
$abc$13858$new_n2707_.in[4] (.names)                             0.100     1.546
$abc$13858$new_n2707_.out[0] (.names)                            0.261     1.807
$abc$13858$new_n2711_.in[4] (.names)                             0.100     1.907
$abc$13858$new_n2711_.out[0] (.names)                            0.261     2.168
$abc$13858$new_n2714_.in[0] (.names)                             0.100     2.268
$abc$13858$new_n2714_.out[0] (.names)                            0.261     2.529
$abc$13858$new_n2720_.in[4] (.names)                             0.334     2.863
$abc$13858$new_n2720_.out[0] (.names)                            0.261     3.124
$abc$13858$new_n2725_.in[4] (.names)                             0.100     3.224
$abc$13858$new_n2725_.out[0] (.names)                            0.261     3.485
$abc$13858$new_n2730_.in[4] (.names)                             0.100     3.585
$abc$13858$new_n2730_.out[0] (.names)                            0.261     3.846
$abc$13858$new_n2736_.in[4] (.names)                             0.100     3.946
$abc$13858$new_n2736_.out[0] (.names)                            0.261     4.207
$abc$13858$new_n2735_.in[3] (.names)                             0.334     4.540
$abc$13858$new_n2735_.out[0] (.names)                            0.261     4.801
$0\E[31:0][15].in[2] (.names)                                    0.100     4.901
$0\E[31:0][15].out[0] (.names)                                   0.261     5.162
E[15].D[0] (.latch)                                              0.000     5.162
data arrival time                                                          5.162

clock clk_i (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clk_i.inpad[0] (.input)                                          0.000     0.000
E[15].clk[0] (.latch)                                            0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.162
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.186


#End of timing report
