/* 
* ******************************************************************************
* *                                                                            *
* *                   Copyright (C) 1984-2024 Silvaco, Inc.                    *
* *                           All rights reserved.                             *
* *                                                                            *
* * The Silvaco name and the Silvaco logo are trademarks of Silvaco, Inc.      *
* * and/or its affiliates ("Silvaco"). All trademarks, logos, software marks,  *
* * and trade names (collectively, the "Marks") in this program are            *
* * proprietary to Silvaco or other respective owners that have granted        *
* * Silvaco the right and license to use such Marks. You are not permitted to  *
* * use the Marks without the prior written consent of Silvaco or such third   *
* * party that may own the Marks.                                              *
* *                                                                            *
* * This file has been provided pursuant to a license agreement containing     *
* * restrictions on its use. This file contains valuable trade secrets and     *
* * proprietary information of Silvaco and is protected by U.S. and            *
* * international laws.                                                        *
* *                                                                            *
* * The copyright notice(s) in this file do not indicate actual or intended    *
* * publication of this file.                                                  *
* *                                                                            *
* *                   Viola, 2024.0.0.C - build 202402091636                   *
* *                                                                            *
* ******************************************************************************
* 
* 
* Running on cafipdev for user Rodrigo Boesche (rodrigb).
* Local time is now Tue, 6 Aug 2024, 18:13:37.
* Main process id is 29062.
*
* Spice engine            : SmartSpice 5.5.2.C
* Liberty export type     : conditional
*
* Characterization Corner : TypTyp_0p70_25
* Process                 : TypTyp
* Temperature             : 25C
* Voltage                 : 0.70V
*
****************************************************************************/

library (asap7sc7p5t_RVT_TypTyp_0p70_25) {

  /* Documentation Attributes */
  date                    		: "Tue, 6 Aug 2024, 18:13:37";
  revision                		: "revision 1.0";
  comment                 		: "Copyright (C) 1984-2024 Silvaco, Inc. All rights reserved.";

  /* General Attributes */
  technology              		  (cmos);
  delay_model             		: table_lookup;
  in_place_swap_mode      		: match_footprint;
  library_features        		  (report_delay_calculation,report_power_calculation);

  /* Units Attributes */
  time_unit               		: "1ns";
  leakage_power_unit      		: "1pW";
  voltage_unit            		: "1V";
  current_unit            		: "1uA";
  pulling_resistance_unit 		: "1kohm";
  capacitive_load_unit    		  (1,pf);

  /* Operation Conditions */
  nom_process             		: 1.00;
  nom_temperature         		: 25.00;
  nom_voltage             		: 0.700;

  voltage_map (VDD,0.700);
  voltage_map (VSS,0.000);

  define(process_corner, operating_conditions, string);
  operating_conditions (TypTyp_0p70_25) {
    process_corner	: "TypTyp";
    process       	: 1.00;
    voltage       	: 0.700;
    temperature   	: 25.00;
    tree_type     	: balanced_tree;
  }
  default_operating_conditions : TypTyp_0p70_25;

  /* Threshold Definitions */
  slew_lower_threshold_pct_fall 	: 30.00 ;
  slew_lower_threshold_pct_rise 	: 30.00 ;
  slew_upper_threshold_pct_fall 	: 70.00 ;
  slew_upper_threshold_pct_rise 	: 70.00 ;
  slew_derate_from_library      	: 0.50 ;
  input_threshold_pct_fall      	: 50.00 ;
  input_threshold_pct_rise      	: 50.00 ;
  output_threshold_pct_fall     	: 50.00 ;
  output_threshold_pct_rise     	: 50.00 ;
  default_leakage_power_density 	: 0.00 ;
  default_cell_leakage_power    	: 0.00 ;

  /* Default Pin Attributes */
  default_inout_pin_cap       		: 1.000000;
  default_input_pin_cap       		: 1.000000;
  default_output_pin_cap      		: 0.000000;
  default_fanout_load         		: 1.000000;
  default_max_transition      		: 0.320000;

  define(drive_strength, cell, float);
  define(ng_base_cell, cell, string);
  define(ng_basename, cell, string);
  define(ng_build_equation, cell, string);
  define(ng_nominal_skew, cell, float);
  define(ng_nominal_strength, cell, float);
  define(ng_variant_type, cell, string);

  /* Model Cards Information
   * /main/foundry/asu/asap7/source/asap7PDK_r1p7/models/hspice//7nm_TT.pm
   *  Last Modified: Mon Mar 20 10:31:34 2023
   */

  /* Silvaco Characterization Settings */
  define_group(char_settings, library);
  define_group(char_settings, cell);
  define(add_pin_cap_to_lut_indexes, char_settings, boolean);
  define(spice_version, char_settings, string);
  define(constrained_measure_capacitance, char_settings, string);
  define(input_slope_fall_level, char_settings, string);
  define(input_slope_fall_time, char_settings, string);
  define(input_slope_rise_level, char_settings, string);
  define(input_slope_rise_time, char_settings, string);
  define(power_integration_threshold, char_settings, string);
  define(arc_sensitization_reduction_threshold, char_settings, integer);
  define(bisect_targ, char_settings, string);
  define(bisect_targ_err, char_settings, string);
  define(bisection_itr_cnt, char_settings, integer);
  define(clear_preset_pw_char_settings, char_settings, string);
  define(delay, char_settings, string);
  define(enable_comb_hidden_power, char_settings, boolean);
  define(enable_comb_leakage, char_settings, boolean);
  define(enable_comb_onehot_daat_timing_power, char_settings, boolean);
  define(enable_comb_onehot_ts_timing_power, char_settings, boolean);
  define(enable_comb_timing_power, char_settings, boolean);
  define(enable_comb_tristate, char_settings, boolean);
  define(enable_hot_setup_gated, char_settings, boolean);
  define(enable_pulse_width, char_settings, boolean);
  define(enable_recovery_removal, char_settings, boolean);
  define(enable_seq_hidden_power, char_settings, boolean);
  define(enable_seq_input_cap, char_settings, boolean);
  define(enable_seq_leakage, char_settings, boolean);
  define(enable_seq_timing_power, char_settings, boolean);
  define(enable_setup_hold, char_settings, boolean);
  define(export_conditional_constrained_timing, char_settings, boolean);
  define(headroom, char_settings, string);
  define(max_no_of_hidden_power_states, char_settings, integer);
  define(max_no_of_state_dependent_leakage_states_in_export, char_settings, integer);
  define(nldm_input_cap_method, char_settings, integer);
  define(nldm_input_cap_rel_target_fall, char_settings, string);
  define(nldm_input_cap_rel_target_rise, char_settings, string);
  define(nldm_input_cap_rel_trigger_fall, char_settings, string);
  define(nldm_input_cap_rel_trigger_rise, char_settings, string);
  define(random_state_dependent_leakage_amount, char_settings, integer);
  define(random_state_dependent_leakage_select, char_settings, boolean);
  define(ripple_targ, char_settings, string);
  define(ripple_targ_err, char_settings, string);
  define(sensitization_timing_power, char_settings, string);
  define(subtract_switching_power_method, char_settings, string);
  define(tran_based_leakage_pw, char_settings, string);
  define(tran_based_leakage_step_size, char_settings, string);
  define(tristate_pulling_resistance_scaling, char_settings, string);
  define(use_bisect_targ_as_abs_value, char_settings, boolean);
  define(use_pwl_supplies_for_cmb, char_settings, boolean);
  define(use_pwl_supplies_for_seq, char_settings, boolean);
  define(worst_case_settling_time, char_settings, string);
  define(accuracy_leak_tran, char_settings, string);
  define(accuracy_opt, char_settings, string);
  define(accuracy_tran, char_settings, string);
  define(ccs_timing, char_settings, boolean);
  define(custom_step_size_leak_tran, char_settings, string);
  define(custom_step_size_opt, char_settings, string);
  define(custom_step_size_tran, char_settings, string);
  define(ecsm_timing, char_settings, boolean);
  define(enable_3d_power, char_settings, boolean);
  define(enable_3d_timing, char_settings, boolean);
  define(modelcards_md5, char_settings, string);
  define(omit_dont_care_from_sensitization, char_settings, boolean);
  define(spice_tool, char_settings, string);
  define(bisection_hspice_options, char_settings, string);
  define(bisection_spectre_tolerance, char_settings, string);
  define(custom, char_settings, string);

  char_settings("export_liberty_template") {
	add_pin_cap_to_lut_indexes : "true";
  }

  char_settings("spice_execution_template") {
	spice_version : "5.5.2.C";
  }

  char_settings("spice_lookup_tables_template") {
	constrained_measure_capacitance : "min";
	input_slope_fall_level : "";
	input_slope_fall_time : "";
	input_slope_rise_level : "";
	input_slope_rise_time : "";
	power_integration_threshold : "90";
  }

  char_settings("spice_measure_template") {
	arc_sensitization_reduction_threshold : 4;
	bisect_targ : "0.05";
	bisect_targ_err : "0.001";
	bisection_itr_cnt : 20;
	clear_preset_pw_char_settings : "0,1";
	delay : "3e-09";
	enable_comb_hidden_power : "true";
	enable_comb_leakage : "true";
	enable_comb_onehot_daat_timing_power : "true";
	enable_comb_onehot_ts_timing_power : "false";
	enable_comb_timing_power : "true";
	enable_comb_tristate : "true";
	enable_hot_setup_gated : "false";
	enable_pulse_width : "false";
	enable_recovery_removal : "true";
	enable_seq_hidden_power : "true";
	enable_seq_input_cap : "true";
	enable_seq_leakage : "true";
	enable_seq_timing_power : "true";
	enable_setup_hold : "true";
	export_conditional_constrained_timing : "false";
	headroom : "1e-09";
	max_no_of_hidden_power_states : 32;
	max_no_of_state_dependent_leakage_states_in_export : 1600;
	nldm_input_cap_method : 2;
	nldm_input_cap_rel_target_fall : "50";
	nldm_input_cap_rel_target_rise : "50";
	nldm_input_cap_rel_trigger_fall : "99";
	nldm_input_cap_rel_trigger_rise : "1";
	random_state_dependent_leakage_amount : 512;
	random_state_dependent_leakage_select : "true";
	ripple_targ : "0.1";
	ripple_targ_err : "0.025";
	sensitization_timing_power : "state_binning";
	subtract_switching_power_method : "rise_cycle";
	tran_based_leakage_pw : "0.005";
	tran_based_leakage_step_size : "tPW/100";
	tristate_pulling_resistance_scaling : "20";
	use_bisect_targ_as_abs_value : "false";
	use_pwl_supplies_for_cmb : "false";
	use_pwl_supplies_for_seq : "false";
	worst_case_settling_time : "1e-08";
  }

  char_settings("spice_template") {
	accuracy_leak_tran : "standard";
	accuracy_opt : "high";
	accuracy_tran : "high";
	ccs_timing : "false";
	custom_step_size_leak_tran : "0.5*tST";
	custom_step_size_opt : "10 ps";
	custom_step_size_tran : "1 ps";
	ecsm_timing : "false";
	enable_3d_power : "false";
	enable_3d_timing : "false";
	modelcards_md5 : "7nm_TT.pm,0d7181c2481dafa4b93dbd9ff5737105";
	omit_dont_care_from_sensitization : "true";
	spice_tool : "Smartspice";
  }

  char_settings("spice_user_string_template") {
	bisection_hspice_options : "relin=10m relout=BISECT_TARG_ERR itropt=BISECT_ITR_CNT";
	bisection_spectre_tolerance : "tol = 10e-15";
	custom : "";
  }


  char_config() {
	internal_power_calculation : exclude_switching_on_rise;
	driver_waveform (all, "input_driver:rise");
	driver_waveform_rise : "input_driver:rise";
	driver_waveform_fall : "input_driver:fall";
	default_value_selection_method (all, max);
	default_value_selection_method (capacitance, average);
	capacitance_voltage_lower_threshold_pct_fall : 50.000000;
	capacitance_voltage_upper_threshold_pct_fall : 99.000000;
	capacitance_voltage_lower_threshold_pct_rise : 1.000000;
	capacitance_voltage_upper_threshold_pct_rise : 50.000000;
  }

  lu_table_template(waveform_template) {
	variable_1 : input_net_transition;
	variable_2 : normalized_voltage;
	index_1 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
	index_2 ("0.1, 0.2, 0.3, 0.4, 0.5, 0.6, 0.7, 0.8, 0.9, 1.0");
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:rise";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	driver_waveform_name : "input_driver:fall";
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }

  normalized_driver_waveform (waveform_template) {
	index_1 ("0.000500, 0.003906, 0.007812, 0.015625, 0.031250, 0.062500, 0.125000, 0.250000");
	index_2 ("0, 1");
	values ( \
	  "0.000000, 0.000500", \
	  "0.000000, 0.003906", \
	  "0.000000, 0.007812", \
	  "0.000000, 0.015625", \
	  "0.000000, 0.031250", \
	  "0.000000, 0.062500", \
	  "0.000000, 0.125000", \
	  "0.000000, 0.250000" \
	);
  }



  power_lut_template (Hidden_power_clock_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_clock_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_data_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_fall_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Hidden_power_set_reset_rise_7) {
	variable_1 : input_transition_time;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  power_lut_template (Power_clock_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_clock_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_data_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_fall_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  power_lut_template (Power_set_reset_rise_7_7) {
	variable_1 : input_transition_time;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Pulse_width_clock_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_clock_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_fall_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Pulse_width_set_reset_rise_4) {
	variable_1 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Recovery_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Removal_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_hold_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_fall_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_fall_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Sr_setup_rise_rise_4_4) {
	variable_1 : constrained_pin_transition;
	variable_2 : related_pin_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040");
	index_2 ("0.0010,0.0020,0.0030,0.0040");
  }


  lu_table_template (Timing_clock_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_clock_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_data_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_fall_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Timing_set_reset_rise_7_7) {
	variable_1 : input_net_transition;
	variable_2 : total_output_net_capacitance;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
	index_2 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_fall_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  lu_table_template (Tristate_disable_rise_7) {
	variable_1 : input_net_transition;
	index_1 ("0.0010,0.0020,0.0030,0.0040,0.0050,0.0060,0.0070");
  }


  /******************************************************************************************
   Module          	: C2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (C2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 234.390257;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 232.492797;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 249.110264;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 238.607800;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 235.307427;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 216.594595;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 245.570244;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 244.108829;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 213.330102;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000259;
		fall_capacitance	: 0.000255;
		rise_capacitance	: 0.000264;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000947,0.010840,0.015136,0.020404", \
				        "-0.010384,-0.000137,0.005635,0.012440", \
				        "-0.016237,-0.007177,-0.001532,0.005864", \
				        "-0.024866,-0.017365,-0.012152,-0.004817");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002626,-0.000677,-0.000068,0.000269", \
				        "-0.012479,-0.007518,-0.006168,-0.005311", \
				        "-0.016237,-0.010949,-0.009484,-0.008326", \
				        "-0.020049,-0.014739,-0.013189,-0.012178");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002188,-0.008254,0.001045,0.003781", \
				        "0.018240,0.006744,0.000929,0.014553", \
				        "0.026621,0.015044,0.009164,0.014992", \
				        "0.038797,0.026928,0.020939,0.013553");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.004497,0.001313,0.000328,-0.000424", \
				        "0.015861,0.008498,0.006599,0.005291", \
				        "0.020685,0.012177,0.009946,0.008136", \
				        "0.026221,0.016501,0.013986,0.012111");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000266,0.000256,0.000256,0.000263,0.000295,0.000373,0.000539");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000111,0.000101,0.000100,0.000108,0.000137,0.000213,0.000379");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000265,0.000255,0.000254,0.000262,0.000294,0.000372,0.000539");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000107,0.000097,0.000096,0.000104,0.000134,0.000209,0.000375");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000070,0.000066,0.000066,0.000066,0.000066,0.000066,0.000066");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000003");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000064,0.000064,0.000064,0.000064,0.000065,0.000065,0.000065");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,-0.000003");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000169;
		fall_capacitance	: 0.000168;
		rise_capacitance	: 0.000170;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000260,0.000251,0.000249,0.000253,0.000265,0.000295,0.000360");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000117,0.000108,0.000106,0.000108,0.000118,0.000145,0.000206");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000404,0.000395,0.000393,0.000396,0.000409,0.000439,0.000503");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000367,0.000357,0.000354,0.000356,0.000369,0.000402,0.000472");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000250,0.000241,0.000239,0.000243,0.000256,0.000285,0.000353");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000122,0.000115,0.000113,0.000115,0.000124,0.000150,0.000210");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.042335;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.021638,0.033580,0.043792,0.064115,0.104669,0.186065,0.348428", \
				        "0.023488,0.035429,0.045629,0.065898,0.106722,0.188166,0.350673", \
				        "0.025395,0.037337,0.047557,0.067908,0.108805,0.189651,0.351536", \
				        "0.028020,0.039963,0.050173,0.070489,0.111073,0.192451,0.354803", \
				        "0.031614,0.043551,0.053765,0.074109,0.114894,0.195783,0.357837", \
				        "0.036203,0.048156,0.058360,0.078591,0.119249,0.200428,0.362238", \
				        "0.041696,0.053623,0.063872,0.084206,0.125028,0.205551,0.367815");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.018520,0.031993,0.044368,0.068999,0.118407,0.217135,0.414369", \
				        "0.020410,0.033880,0.046279,0.070944,0.120497,0.219286,0.416755", \
				        "0.022475,0.035947,0.048341,0.072975,0.122525,0.221316,0.418755", \
				        "0.025525,0.039000,0.051390,0.075989,0.125524,0.224292,0.421655", \
				        "0.029729,0.043161,0.055583,0.080313,0.129829,0.228518,0.425885", \
				        "0.035270,0.048756,0.061155,0.085695,0.135153,0.234025,0.430955", \
				        "0.042200,0.055669,0.068071,0.092826,0.142284,0.240453,0.438221");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003074,0.019564,0.037525,0.073893,0.147628,0.292837,0.584157", \
				        "0.003068,0.019589,0.037446,0.074048,0.146984,0.291841,0.581761", \
				        "0.003079,0.019538,0.037501,0.073893,0.148114,0.294128,0.586191", \
				        "0.003076,0.019569,0.037519,0.073925,0.147564,0.292794,0.584169", \
				        "0.003073,0.019514,0.037362,0.073729,0.146673,0.294047,0.586170", \
				        "0.003075,0.019594,0.037484,0.073469,0.146189,0.293944,0.586170", \
				        "0.003081,0.019559,0.037499,0.073959,0.145841,0.290562,0.586028");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003113,0.024649,0.048135,0.094962,0.189423,0.377694,0.754257", \
				        "0.003111,0.024727,0.048226,0.095326,0.189333,0.377135,0.752923", \
				        "0.003110,0.024708,0.048225,0.095291,0.189405,0.377622,0.753813", \
				        "0.003125,0.024688,0.048210,0.095202,0.189441,0.377728,0.754422", \
				        "0.003123,0.024745,0.048108,0.095283,0.188755,0.374654,0.748009", \
				        "0.003141,0.024740,0.048197,0.094949,0.189319,0.374876,0.749844", \
				        "0.003171,0.024736,0.048113,0.095276,0.187837,0.377140,0.754172");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000267,0.000328,0.000333,0.000335,0.000337,0.000337,0.000338", \
				        "0.000257,0.000318,0.000323,0.000325,0.000326,0.000327,0.000328", \
				        "0.000255,0.000316,0.000320,0.000323,0.000324,0.000325,0.000326", \
				        "0.000257,0.000318,0.000322,0.000324,0.000326,0.000327,0.000327", \
				        "0.000266,0.000327,0.000331,0.000333,0.000335,0.000336,0.000336", \
				        "0.000297,0.000354,0.000357,0.000360,0.000361,0.000362,0.000363", \
				        "0.000352,0.000418,0.000421,0.000422,0.000423,0.000425,0.000425");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000267,0.000324,0.000333,0.000348,0.000368,0.000409,0.000490", \
				        "0.000260,0.000317,0.000326,0.000339,0.000356,0.000386,0.000451", \
				        "0.000257,0.000314,0.000322,0.000335,0.000355,0.000389,0.000461", \
				        "0.000257,0.000315,0.000324,0.000336,0.000357,0.000396,0.000474", \
				        "0.000266,0.000323,0.000328,0.000342,0.000362,0.000409,0.000486", \
				        "0.000296,0.000348,0.000353,0.000364,0.000385,0.000440,0.000541", \
				        "0.000351,0.000411,0.000416,0.000426,0.000432,0.000479,0.000566");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS_ASAP7
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS_ASAP7) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 229.679418;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 227.317045;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 264.416897;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 256.137628;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 234.943810;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 200.922867;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 228.750111;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 228.436773;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 196.510216;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000448;
		fall_capacitance	: 0.000439;
		rise_capacitance	: 0.000458;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.009761,0.023897,0.032142,0.042894", \
				        "-0.004613,0.011477,0.021608,0.034252", \
				        "-0.011683,0.004058,0.015636,0.030258", \
				        "-0.021765,-0.007266,0.005094,0.022555");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003514,0.002989,0.006036,0.009655", \
				        "-0.016274,-0.007928,-0.004540,-0.000824", \
				        "-0.021467,-0.012489,-0.008829,-0.004772", \
				        "-0.027730,-0.018909,-0.015112,-0.010865");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.001790,-0.014225,-0.023603,-0.035373", \
				        "0.023007,0.006517,-0.004272,-0.018638", \
				        "0.035520,0.018595,0.007805,-0.007422", \
				        "0.053503,0.035999,0.024892,0.009226");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010354,0.001456,-0.001863,-0.006078", \
				        "0.026240,0.014137,0.009864,0.005384", \
				        "0.033588,0.020139,0.015077,0.009770", \
				        "0.043044,0.028765,0.022930,0.016903");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000487,0.000472,0.000470,0.000472,0.000494,0.000562,0.000720");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000274,0.000262,0.000259,0.000260,0.000274,0.000331,0.000482");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000491,0.000476,0.000474,0.000477,0.000498,0.000566,0.000724");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000263,0.000251,0.000249,0.000251,0.000266,0.000324,0.000477");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000098,0.000089,0.000088,0.000088,0.000088,0.000087,0.000087");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000086,0.000086,0.000086,0.000086,0.000087,0.000087,0.000087");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,-0.000003");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000326;
		fall_capacitance	: 0.000325;
		rise_capacitance	: 0.000327;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000710,0.000696,0.000688,0.000682,0.000684,0.000705,0.000760");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000467,0.000455,0.000448,0.000439,0.000440,0.000455,0.000507");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001153,0.001139,0.001131,0.001124,0.001123,0.001141,0.001191");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000961,0.000947,0.000938,0.000930,0.000930,0.000952,0.001013");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000692,0.000678,0.000671,0.000665,0.000668,0.000688,0.000745");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000476,0.000466,0.000459,0.000451,0.000452,0.000466,0.000514");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.041962;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.049013,0.063204,0.073932,0.094418,0.135209,0.216928,0.379296", \
				        "0.050850,0.065045,0.075772,0.096274,0.136952,0.218691,0.381902", \
				        "0.053055,0.067251,0.077976,0.098475,0.139128,0.220768,0.383905", \
				        "0.057246,0.071460,0.082192,0.102696,0.143424,0.225352,0.388536", \
				        "0.063795,0.077997,0.088714,0.109217,0.149869,0.231161,0.395056", \
				        "0.072801,0.086985,0.097743,0.118221,0.158919,0.240760,0.404043", \
				        "0.084851,0.099062,0.109775,0.130247,0.170849,0.252023,0.415597");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.041563,0.056562,0.069150,0.093917,0.143300,0.241912,0.438810", \
				        "0.043433,0.058430,0.071019,0.095842,0.145192,0.244243,0.442024", \
				        "0.045651,0.060650,0.073246,0.098063,0.147479,0.246235,0.443584", \
				        "0.049918,0.064912,0.077488,0.102317,0.151531,0.250476,0.448112", \
				        "0.056642,0.071638,0.084240,0.109046,0.158447,0.257571,0.455411", \
				        "0.065956,0.080936,0.093570,0.118308,0.167883,0.266927,0.464485", \
				        "0.078464,0.093460,0.106003,0.130858,0.180022,0.279024,0.477266");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006945,0.023196,0.040310,0.076242,0.148781,0.298105,0.592448", \
				        "0.006996,0.023262,0.040311,0.075903,0.149634,0.296940,0.589061", \
				        "0.006996,0.023263,0.040327,0.075851,0.149560,0.297341,0.590173", \
				        "0.006983,0.023248,0.040247,0.076053,0.149706,0.295605,0.591816", \
				        "0.006993,0.023251,0.040276,0.075995,0.149261,0.297943,0.588239", \
				        "0.006982,0.023273,0.040333,0.075899,0.149670,0.296408,0.588102", \
				        "0.007010,0.023239,0.040316,0.076227,0.148320,0.296594,0.590776");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.006857,0.027605,0.050500,0.097216,0.191641,0.380373,0.756675", \
				        "0.006876,0.027555,0.050523,0.097549,0.190449,0.377738,0.751761", \
				        "0.006860,0.027591,0.050499,0.097543,0.191847,0.380729,0.757992", \
				        "0.006877,0.027524,0.050547,0.097511,0.190963,0.378811,0.753308", \
				        "0.006882,0.027605,0.050487,0.097539,0.190595,0.378184,0.754159", \
				        "0.006901,0.027526,0.050325,0.096949,0.191816,0.380517,0.751525", \
				        "0.006912,0.027605,0.050551,0.096682,0.191560,0.380570,0.757763");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000860,0.000975,0.000989,0.000996,0.001000,0.001003,0.001004", \
				        "0.000849,0.000964,0.000977,0.000985,0.000989,0.000991,0.000993", \
				        "0.000841,0.000956,0.000970,0.000977,0.000981,0.000983,0.000985", \
				        "0.000832,0.000948,0.000962,0.000969,0.000973,0.000976,0.000975", \
				        "0.000834,0.000948,0.000963,0.000970,0.000974,0.000976,0.000978", \
				        "0.000852,0.000969,0.000980,0.000989,0.000993,0.000995,0.000997", \
				        "0.000907,0.001021,0.001034,0.001040,0.001044,0.001047,0.001048");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000846,0.000935,0.000949,0.000960,0.000992,0.001034,0.001106", \
				        "0.000836,0.000925,0.000941,0.000957,0.000982,0.001030,0.001105", \
				        "0.000829,0.000918,0.000934,0.000950,0.000974,0.001020,0.001107", \
				        "0.000818,0.000907,0.000924,0.000938,0.000954,0.001019,0.001110", \
				        "0.000816,0.000906,0.000921,0.000937,0.000958,0.000998,0.001060", \
				        "0.000827,0.000914,0.000931,0.000949,0.000967,0.001005,0.001100", \
				        "0.000874,0.000963,0.000980,0.000989,0.000997,0.001055,0.001122");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: mC2MOS
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (mC2MOS) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 229.679420;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 227.317044;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 264.416898;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 256.137629;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 234.943814;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 200.922869;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 228.750115;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 228.436771;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 196.510217;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000425;
		fall_capacitance	: 0.000416;
		rise_capacitance	: 0.000434;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008292,0.022711,0.031294,0.042513", \
				        "-0.007260,0.008700,0.019160,0.032355", \
				        "-0.014948,0.000072,0.011535,0.026428", \
				        "-0.025973,-0.012229,-0.001035,0.015809");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004042,0.002972,0.006248,0.010557", \
				        "-0.017092,-0.008427,-0.004779,-0.000593", \
				        "-0.022519,-0.013169,-0.009258,-0.004798", \
				        "-0.029045,-0.019817,-0.015728,-0.011043");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.003748,-0.013018,-0.022846,-0.035126", \
				        "0.025468,0.008488,-0.002473,-0.017393", \
				        "0.038525,0.021242,0.010206,-0.005420", \
				        "0.057211,0.039502,0.028181,0.012291");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.012128,0.001909,-0.001921,-0.006697", \
				        "0.028334,0.015312,0.010528,0.005446", \
				        "0.036121,0.021749,0.016141,0.010199", \
				        "0.046198,0.030912,0.024431,0.017639");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000520,0.000505,0.000502,0.000504,0.000523,0.000590,0.000747");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000320,0.000308,0.000304,0.000305,0.000317,0.000372,0.000520");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000530,0.000515,0.000512,0.000513,0.000534,0.000600,0.000757");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000304,0.000291,0.000288,0.000289,0.000303,0.000359,0.000509");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000095,0.000085,0.000084,0.000083,0.000084,0.000083,0.000083");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000082,0.000082,0.000083,0.000083,0.000083,0.000083,0.000083");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,-0.000003,-0.000003");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000323;
		fall_capacitance	: 0.000323;
		rise_capacitance	: 0.000324;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000712,0.000701,0.000695,0.000690,0.000692,0.000714,0.000768");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000452,0.000443,0.000437,0.000429,0.000430,0.000446,0.000495");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001149,0.001138,0.001132,0.001127,0.001127,0.001147,0.001199");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001012,0.001001,0.000993,0.000987,0.000986,0.001007,0.001067");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000706,0.000695,0.000689,0.000684,0.000688,0.000708,0.000763");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000446,0.000438,0.000433,0.000425,0.000426,0.000442,0.000492");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.041854;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.051092,0.065568,0.076406,0.096941,0.137600,0.218978,0.382084", \
				        "0.052972,0.067446,0.078284,0.098819,0.139492,0.220938,0.384104", \
				        "0.055207,0.069679,0.080510,0.101039,0.141774,0.223447,0.386753", \
				        "0.059478,0.073953,0.084800,0.105332,0.145937,0.227224,0.389988", \
				        "0.066311,0.080813,0.091624,0.112164,0.152847,0.234278,0.397464", \
				        "0.075799,0.090236,0.101094,0.121630,0.162277,0.244174,0.407415", \
				        "0.088503,0.102972,0.113817,0.134356,0.174917,0.256658,0.419009");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.045307,0.060887,0.073580,0.098366,0.147969,0.246899,0.444897", \
				        "0.047201,0.062783,0.075473,0.100274,0.149878,0.248906,0.446974", \
				        "0.049436,0.065018,0.077705,0.102518,0.152120,0.251207,0.449297", \
				        "0.053736,0.069314,0.081998,0.106854,0.156236,0.255400,0.453222", \
				        "0.060812,0.076397,0.089088,0.113869,0.163464,0.262338,0.460304", \
				        "0.070717,0.086288,0.098997,0.123763,0.173341,0.272194,0.470136", \
				        "0.084126,0.099733,0.112404,0.137213,0.186501,0.285788,0.484029");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007007,0.023708,0.040460,0.076086,0.149297,0.297108,0.589558", \
				        "0.007003,0.023689,0.040477,0.076112,0.149333,0.296953,0.588940", \
				        "0.007013,0.023717,0.040526,0.076179,0.149382,0.296018,0.587821", \
				        "0.007023,0.023708,0.040400,0.075949,0.149075,0.297407,0.590901", \
				        "0.007006,0.023705,0.040479,0.076110,0.149240,0.296946,0.588855", \
				        "0.007008,0.023686,0.040499,0.076072,0.149221,0.295245,0.591249", \
				        "0.007009,0.023721,0.040527,0.075842,0.148183,0.294841,0.591713");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.007307,0.027985,0.050566,0.097065,0.192258,0.381645,0.759971", \
				        "0.007326,0.027975,0.050602,0.097176,0.192240,0.381747,0.760059", \
				        "0.007325,0.027965,0.050627,0.097259,0.192202,0.381623,0.759770", \
				        "0.007335,0.027954,0.050750,0.097736,0.190884,0.378743,0.754049", \
				        "0.007318,0.027974,0.050573,0.097019,0.192253,0.381557,0.759890", \
				        "0.007381,0.027968,0.050672,0.097440,0.192203,0.381473,0.759838", \
				        "0.007388,0.027989,0.050627,0.096885,0.190354,0.381197,0.755313");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000850,0.000970,0.000985,0.000993,0.000997,0.000999,0.001000", \
				        "0.000840,0.000960,0.000976,0.000984,0.000988,0.000990,0.000991", \
				        "0.000834,0.000954,0.000969,0.000977,0.000981,0.000983,0.000985", \
				        "0.000827,0.000947,0.000962,0.000970,0.000974,0.000977,0.000978", \
				        "0.000829,0.000949,0.000965,0.000973,0.000976,0.000979,0.000980", \
				        "0.000845,0.000969,0.000982,0.000991,0.000994,0.000997,0.000998", \
				        "0.000902,0.001022,0.001035,0.001042,0.001047,0.001049,0.001051");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000844,0.000931,0.000947,0.000964,0.000987,0.001033,0.001115", \
				        "0.000836,0.000923,0.000939,0.000957,0.000977,0.001024,0.001102", \
				        "0.000831,0.000918,0.000934,0.000951,0.000970,0.001015,0.001090", \
				        "0.000823,0.000909,0.000926,0.000942,0.000969,0.001018,0.001109", \
				        "0.000822,0.000908,0.000924,0.000942,0.000964,0.001011,0.001095", \
				        "0.000833,0.000920,0.000935,0.000946,0.000977,0.001024,0.001108", \
				        "0.000878,0.000966,0.000983,0.000992,0.001014,0.001057,0.001127");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: PowerPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (PowerPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 384.376403;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 333.881987;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 436.515619;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 424.010603;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 351.763633;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 347.430761;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 434.237917;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 417.621802;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 329.548906;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000443;
		fall_capacitance	: 0.000437;
		rise_capacitance	: 0.000449;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.007316,-0.016305,-0.019999,-0.024046", \
				        "-0.030122,-0.040462,-0.045707,-0.051709", \
				        "-0.041495,-0.052799,-0.058664,-0.066203", \
				        "-0.057306,-0.069776,-0.076374,-0.086023");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003797,-0.000867,0.000356,0.001242", \
				        "-0.020124,-0.017323,-0.014694,-0.013141", \
				        "-0.025687,-0.025276,-0.021657,-0.019238", \
				        "-0.030844,-0.034792,-0.030841,-0.026837");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.020937,0.029667,0.036370,0.044984", \
				        "0.047988,0.055574,0.062634,0.072139", \
				        "0.063258,0.069985,0.076713,0.087098", \
				        "0.084770,0.090590,0.097255,0.108256");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.017083,0.007133,0.004315,0.002014", \
				        "0.039043,0.026998,0.021693,0.018349", \
				        "0.050355,0.038137,0.031262,0.026556", \
				        "0.064585,0.052967,0.044887,0.037920");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000777,0.000757,0.000756,0.000765,0.000799,0.000884,0.001076");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000591,0.000572,0.000568,0.000575,0.000603,0.000679,0.000864");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000784,0.000764,0.000763,0.000772,0.000806,0.000895,0.001085");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000542,0.000523,0.000520,0.000527,0.000555,0.000631,0.000817");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000337,0.000315,0.000321,0.000340,0.000383,0.000477,0.000673");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000005,-0.000005,-0.000005,-0.000005,0.000002,0.000091,0.000282");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000342,0.000320,0.000326,0.000344,0.000389,0.000482,0.000678");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000004,-0.000004,-0.000004,-0.000004,-0.000003,0.000086,0.000278");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001148;
		fall_capacitance	: 0.001149;
		rise_capacitance	: 0.001147;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000715,0.000683,0.000676,0.000675,0.000688,0.000725,0.000807");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000028,0.000001,-0.000005,-0.000005,-0.000005,0.000026,0.000101");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001262,0.001209,0.001190,0.001183,0.001204,0.001275,0.001443");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.001441,0.001413,0.001410,0.001423,0.001461,0.001534,0.001679");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000738,0.000708,0.000701,0.000702,0.000715,0.000752,0.000836");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000004,-0.000004,-0.000004,-0.000004,-0.000004,-0.000004,0.000053");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.042107;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.019662,0.031491,0.041750,0.062076,0.102767,0.183930,0.345995", \
				        "0.021217,0.033040,0.043298,0.063626,0.104345,0.185353,0.347873", \
				        "0.023287,0.035112,0.045372,0.065699,0.106416,0.187395,0.349985", \
				        "0.026767,0.038611,0.048866,0.069188,0.109860,0.190876,0.353419", \
				        "0.031287,0.043144,0.053432,0.073755,0.114348,0.195443,0.358023", \
				        "0.037651,0.049535,0.059830,0.080081,0.120611,0.201698,0.363999", \
				        "0.046108,0.058211,0.068498,0.088855,0.129444,0.210179,0.372429");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.027093,0.040609,0.053057,0.077774,0.127282,0.225458,0.423627", \
				        "0.028906,0.042423,0.054870,0.079582,0.129061,0.227460,0.425494", \
				        "0.031194,0.044710,0.057154,0.081848,0.131236,0.229971,0.427592", \
				        "0.035768,0.049274,0.061721,0.086429,0.135931,0.234471,0.431750", \
				        "0.042763,0.056269,0.068708,0.093415,0.142767,0.241465,0.438716", \
				        "0.051715,0.065221,0.077638,0.102325,0.151607,0.250721,0.447147", \
				        "0.062619,0.076158,0.088645,0.113328,0.162448,0.261413,0.458412");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004258,0.020658,0.038350,0.074895,0.147737,0.293949,0.585674", \
				        "0.004276,0.020669,0.038450,0.074914,0.147197,0.294393,0.583937", \
				        "0.004276,0.020671,0.038441,0.074912,0.147099,0.294442,0.583491", \
				        "0.004317,0.020659,0.038496,0.074874,0.147918,0.294144,0.585160", \
				        "0.004355,0.020629,0.038373,0.074865,0.147946,0.294091,0.581914", \
				        "0.004456,0.020726,0.038455,0.074292,0.146566,0.293334,0.582587", \
				        "0.004737,0.020839,0.038529,0.074727,0.146479,0.290593,0.583952");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004833,0.026084,0.049192,0.096719,0.190632,0.378584,0.756352", \
				        "0.004835,0.026045,0.049268,0.096734,0.190266,0.379082,0.755098", \
				        "0.004819,0.026055,0.049380,0.096656,0.190931,0.379548,0.752078", \
				        "0.004827,0.026160,0.049421,0.096498,0.191077,0.377108,0.756393", \
				        "0.004791,0.026087,0.049315,0.096700,0.189737,0.379446,0.751752", \
				        "0.004818,0.026167,0.049189,0.096700,0.190528,0.379163,0.753597", \
				        "0.004868,0.026141,0.049196,0.096702,0.189740,0.379541,0.756258");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000576,0.000717,0.000727,0.000733,0.000737,0.000740,0.000743", \
				        "0.000525,0.000672,0.000682,0.000688,0.000692,0.000695,0.000699", \
				        "0.000505,0.000648,0.000659,0.000665,0.000669,0.000673,0.000676", \
				        "0.000481,0.000635,0.000646,0.000653,0.000657,0.000661,0.000664", \
				        "0.000500,0.000649,0.000661,0.000669,0.000665,0.000677,0.000681", \
				        "0.000566,0.000702,0.000713,0.000725,0.000729,0.000729,0.000736", \
				        "0.000699,0.000858,0.000866,0.000866,0.000867,0.000875,0.000881");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000856,0.000975,0.000984,0.001002,0.001011,0.001049,0.001126", \
				        "0.000839,0.000957,0.000966,0.000984,0.001000,0.001052,0.001078", \
				        "0.000837,0.000954,0.000966,0.000978,0.001007,0.001045,0.001108", \
				        "0.000842,0.000961,0.000974,0.000986,0.001010,0.001059,0.001136", \
				        "0.000867,0.000986,0.000995,0.001008,0.001042,0.001079,0.001166", \
				        "0.000948,0.001043,0.001057,0.001068,0.001099,0.001122,0.001171", \
				        "0.001093,0.001202,0.001197,0.001190,0.001195,0.001248,0.001346");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF_DYN
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF_DYN) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 208.317151;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 263.660855;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 263.660874;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 157.307043;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 157.307111;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 152.974187;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 152.974191;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 259.326475;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 259.326472;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000575;
		fall_capacitance	: 0.000564;
		rise_capacitance	: 0.000586;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.000526,0.004274,0.005285,0.005413", \
				        "0.023469,0.004243,-0.001086,-0.007335", \
				        "0.049316,0.020640,0.014205,0.006598", \
				        "0.100688,0.056556,0.052446,0.050056");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.002753,0.010354,0.015409,0.024003", \
				        "0.033320,0.018320,0.013684,0.009133", \
				        "0.065468,0.030788,0.020691,0.010992", \
				        "0.129918,0.056787,0.038985,0.024371");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005399,0.000718,-0.000380,-0.001520", \
				        "0.034101,0.021985,0.020128,0.021067", \
				        "0.064718,0.037431,0.034671,0.033686", \
				        "0.129042,0.061317,0.056977,0.055016");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.007143,0.015788,0.022299,0.042652", \
				        "0.032558,0.049356,0.063142,0.083756", \
				        "0.056130,0.063721,0.084777,0.118382", \
				        "0.107792,0.095677,0.118145,0.167626");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000343,0.000341,0.000349,0.000370,0.000417,0.000517,0.000718");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,0.000055,0.000249");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000339,0.000336,0.000345,0.000365,0.000413,0.000512,0.000716");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,0.000060,0.000254");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000003,0.000003,0.000003,0.000003,0.000003,0.000003,0.000003");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002,-0.000002");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.001007;
		fall_capacitance	: 0.001007;
		rise_capacitance	: 0.001008;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000532,0.000509,0.000505,0.000509,0.000521,0.000559,0.000643");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000001,0.000080");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000783,0.000745,0.000739,0.000746,0.000765,0.000805,0.000896");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000556,0.000531,0.000517,0.000509,0.000518,0.000563,0.001051");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000529,0.000490,0.000480,0.000481,0.000495,0.000536,0.000630");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,0.000058");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.041972;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.012909,0.025274,0.035653,0.056050,0.096625,0.178855,0.341667", \
				        "0.014777,0.027076,0.037474,0.057842,0.098685,0.179965,0.344078", \
				        "0.017214,0.029489,0.039874,0.060255,0.101079,0.182521,0.345806", \
				        "0.021364,0.033607,0.044008,0.064346,0.105238,0.186263,0.350673", \
				        "0.026835,0.038824,0.049114,0.069565,0.110188,0.192252,0.356193", \
				        "0.033298,0.045470,0.055743,0.075885,0.116288,0.197903,0.361411", \
				        "0.040974,0.053364,0.063698,0.083973,0.124376,0.205020,0.367320");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009552,0.023101,0.035504,0.060328,0.109486,0.209138,0.407212", \
				        "0.011513,0.025117,0.037539,0.062360,0.111553,0.211170,0.409222", \
				        "0.013741,0.027328,0.039814,0.064481,0.114316,0.212581,0.411170", \
				        "0.016945,0.030806,0.043309,0.067997,0.117682,0.216030,0.415282", \
				        "0.020724,0.034809,0.047501,0.072253,0.121908,0.220087,0.418972", \
				        "0.024317,0.038609,0.051202,0.076303,0.125521,0.224884,0.423275", \
				        "0.024843,0.040153,0.052527,0.077429,0.127071,0.225555,0.422641");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004826,0.021386,0.038997,0.075353,0.148957,0.297003,0.586919", \
				        "0.004792,0.021385,0.038865,0.075117,0.147919,0.297116,0.589845", \
				        "0.004802,0.021373,0.039048,0.075254,0.148546,0.295134,0.592472", \
				        "0.004624,0.021369,0.039010,0.074957,0.147895,0.296833,0.590602", \
				        "0.004664,0.021013,0.038981,0.075367,0.148901,0.296783,0.591425", \
				        "0.004816,0.021255,0.038703,0.074180,0.147254,0.294230,0.586852", \
				        "0.005156,0.021555,0.038912,0.074890,0.146521,0.292060,0.587311");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004284,0.026396,0.049603,0.097046,0.191526,0.377276,0.755959", \
				        "0.004321,0.026392,0.049572,0.097054,0.191485,0.377300,0.756051", \
				        "0.004386,0.026530,0.049952,0.096912,0.190768,0.380404,0.756175", \
				        "0.004883,0.026580,0.049952,0.096631,0.191564,0.380689,0.751388", \
				        "0.005527,0.027177,0.049985,0.096707,0.190611,0.380419,0.756780", \
				        "0.007063,0.027259,0.050453,0.096876,0.189525,0.377193,0.751996", \
				        "0.009991,0.027641,0.050312,0.098013,0.190283,0.379731,0.755317");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000250,0.000366,0.000378,0.000385,0.000388,0.000390,0.000391", \
				        "0.000221,0.000333,0.000344,0.000351,0.000355,0.000357,0.000358", \
				        "0.000208,0.000314,0.000326,0.000333,0.000337,0.000339,0.000340", \
				        "0.000197,0.000302,0.000313,0.000320,0.000324,0.000327,0.000328", \
				        "0.000219,0.000306,0.000316,0.000320,0.000328,0.000329,0.000333", \
				        "0.000268,0.000352,0.000341,0.000348,0.000352,0.000356,0.000358", \
				        "0.000348,0.000455,0.000451,0.000436,0.000431,0.000434,0.000438");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000147,0.000199,0.000208,0.000218,0.000249,0.000297,0.000365", \
				        "0.000126,0.000179,0.000190,0.000199,0.000230,0.000278,0.000347", \
				        "0.000118,0.000171,0.000182,0.000192,0.000215,0.000276,0.000393", \
				        "0.000111,0.000164,0.000176,0.000193,0.000210,0.000275,0.000369", \
				        "0.000125,0.000167,0.000179,0.000195,0.000211,0.000278,0.000355", \
				        "0.000158,0.000196,0.000205,0.000217,0.000244,0.000294,0.000398", \
				        "0.000228,0.000278,0.000287,0.000298,0.000310,0.000329,0.000432");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TGFF
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TGFF) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 429.640242;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 388.086534;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 491.608204;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 459.446577;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 388.086430;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 383.753456;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 488.442560;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 453.944806;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 383.753365;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000259;
		fall_capacitance	: 0.000254;
		rise_capacitance	: 0.000264;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003889,-0.009525,-0.011262,-0.013989", \
				        "-0.020088,-0.027568,-0.031103,-0.036259", \
				        "-0.027491,-0.035787,-0.040363,-0.047042", \
				        "-0.038262,-0.047430,-0.053059,-0.061927");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.002121,-0.001542,-0.001570,-0.002528", \
				        "-0.013655,-0.011653,-0.010587,-0.010666", \
				        "-0.016795,-0.016193,-0.014170,-0.013756", \
				        "-0.019330,-0.021231,-0.018221,-0.016978");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010492,0.016741,0.020816,0.026892", \
				        "0.030409,0.035216,0.040228,0.047786", \
				        "0.040393,0.044312,0.049802,0.058150", \
				        "0.054776,0.058039,0.063613,0.073223");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.009184,0.003092,0.002264,0.002049", \
				        "0.024917,0.015653,0.013432,0.012458", \
				        "0.031634,0.022190,0.018803,0.017173", \
				        "0.039115,0.030375,0.025715,0.023227");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000447,0.000435,0.000439,0.000456,0.000500,0.000594,0.000794");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000287,0.000275,0.000277,0.000290,0.000329,0.000418,0.000613");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000446,0.000435,0.000439,0.000456,0.000498,0.000595,0.000794");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000287,0.000275,0.000277,0.000290,0.000329,0.000418,0.000613");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000143,0.000140,0.000152,0.000174,0.000221,0.000322,0.000527");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000005,-0.000005,-0.000005,-0.000005,0.000025,0.000131,0.000325");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000143,0.000140,0.000152,0.000174,0.000222,0.000322,0.000527");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000005,-0.000005,-0.000005,-0.000005,0.000025,0.000132,0.000325");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000622;
		fall_capacitance	: 0.000621;
		rise_capacitance	: 0.000622;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000304,0.000293,0.000295,0.000305,0.000323,0.000367,0.000461");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000005,-0.000005,-0.000005,-0.000005,-0.000005,0.000007,0.000097");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000615,0.000585,0.000583,0.000595,0.000630,0.000712,0.000886");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000645,0.000637,0.000644,0.000661,0.000695,0.000765,0.000925");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000305,0.000293,0.000296,0.000303,0.000324,0.000367,0.000462");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("-0.000005,-0.000005,-0.000005,-0.000005,-0.000005,0.000006,0.000096");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.042450;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.009974,0.021332,0.031472,0.051716,0.092505,0.174061,0.337983", \
				        "0.011664,0.023021,0.033173,0.053521,0.094358,0.175638,0.337731", \
				        "0.013318,0.024687,0.034840,0.055177,0.096017,0.177146,0.339611", \
				        "0.015373,0.026797,0.036947,0.057251,0.097743,0.179874,0.343133", \
				        "0.018305,0.029738,0.039865,0.060132,0.100917,0.182659,0.346198", \
				        "0.022268,0.033769,0.043928,0.064281,0.104588,0.186271,0.348683", \
				        "0.027097,0.038797,0.048951,0.069216,0.109837,0.190445,0.352632");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.012880,0.025974,0.038312,0.063008,0.112521,0.210713,0.409480", \
				        "0.014832,0.027910,0.040235,0.064922,0.114230,0.213458,0.410434", \
				        "0.016982,0.030075,0.042400,0.067132,0.116609,0.215581,0.412580", \
				        "0.020008,0.033076,0.045412,0.070083,0.119575,0.218031,0.416689", \
				        "0.023862,0.036940,0.049244,0.073974,0.123421,0.222142,0.420374", \
				        "0.028550,0.041640,0.053963,0.078505,0.127847,0.226310,0.423584", \
				        "0.034107,0.047215,0.059541,0.084270,0.133594,0.231831,0.429828");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002254,0.018853,0.036830,0.073604,0.146622,0.294956,0.589264", \
				        "0.002256,0.018838,0.036988,0.073309,0.146665,0.292560,0.589189", \
				        "0.002283,0.018846,0.036973,0.073428,0.146397,0.293347,0.589284", \
				        "0.002317,0.018836,0.036954,0.073494,0.147195,0.294278,0.586561", \
				        "0.002377,0.018844,0.036729,0.073223,0.145832,0.292877,0.587888", \
				        "0.002519,0.018897,0.036761,0.072779,0.144928,0.290835,0.588722", \
				        "0.002827,0.018899,0.036949,0.073439,0.145371,0.289867,0.584848");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.002397,0.024116,0.047654,0.094831,0.188814,0.376756,0.748449", \
				        "0.002397,0.024238,0.047638,0.094011,0.188253,0.376282,0.753614", \
				        "0.002402,0.024180,0.047717,0.094714,0.187702,0.376467,0.752880", \
				        "0.002363,0.024231,0.047493,0.094778,0.188945,0.376607,0.748048", \
				        "0.002393,0.024079,0.047765,0.094849,0.187680,0.377027,0.750540", \
				        "0.002396,0.024198,0.047369,0.093916,0.188020,0.376849,0.753264", \
				        "0.002421,0.024124,0.047581,0.094684,0.186962,0.376543,0.752947");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000192,0.000283,0.000285,0.000286,0.000286,0.000287,0.000287", \
				        "0.000162,0.000253,0.000255,0.000256,0.000256,0.000257,0.000257", \
				        "0.000155,0.000248,0.000250,0.000252,0.000252,0.000252,0.000253", \
				        "0.000167,0.000259,0.000262,0.000263,0.000264,0.000264,0.000264", \
				        "0.000219,0.000285,0.000295,0.000297,0.000297,0.000298,0.000298", \
				        "0.000292,0.000379,0.000371,0.000366,0.000369,0.000366,0.000370", \
				        "0.000432,0.000538,0.000539,0.000529,0.000521,0.000521,0.000521");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000409,0.000499,0.000508,0.000518,0.000535,0.000592,0.000698", \
				        "0.000404,0.000495,0.000499,0.000513,0.000542,0.000563,0.000670", \
				        "0.000408,0.000498,0.000501,0.000513,0.000540,0.000568,0.000710", \
				        "0.000418,0.000511,0.000518,0.000529,0.000550,0.000600,0.000696", \
				        "0.000458,0.000534,0.000543,0.000553,0.000581,0.000622,0.000753", \
				        "0.000528,0.000606,0.000600,0.000607,0.000621,0.000679,0.000787", \
				        "0.000652,0.000751,0.000752,0.000742,0.000752,0.000795,0.000862");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 3582171.454250;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 4576195.659770;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 4576195.659770;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 4576153.400153;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 4576153.401483;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 178.318900;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 178.318900;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 5176158.398523;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 5176158.476503;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000416;
		fall_capacitance	: 0.000412;
		rise_capacitance	: 0.000421;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.004608,-0.015135,-0.017057,-0.011402", \
				        "-0.016632,-0.023902,-0.025471,-0.018218", \
				        "-0.024431,-0.031347,-0.033723,-0.028537", \
				        "-0.039716,-0.046752,-0.050761,-0.049830");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.005936,0.015890,0.019950,0.025056", \
				        "0.004392,0.018124,0.020529,0.023843", \
				        "0.008421,0.026937,0.028369,0.030494", \
				        "0.018204,0.047093,0.046917,0.046424");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.010094,0.022696,0.028840,0.034312", \
				        "0.027654,0.034798,0.040423,0.045255", \
				        "0.038010,0.043298,0.049032,0.054383", \
				        "0.054499,0.058886,0.065373,0.072562");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000152,-0.006746,-0.009104,-0.013358", \
				        "0.007889,-0.003909,-0.006521,-0.012000", \
				        "0.009070,-0.006901,-0.010588,-0.017390", \
				        "0.008291,-0.014750,-0.021157,-0.030915");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000357,0.000336,0.000336,0.000341,0.000370,0.000447,0.000616");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000011,-0.000002,-0.000002,0.000003,0.000037,0.000117,0.000289");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000354,0.000333,0.000333,0.000337,0.000366,0.000444,0.000612");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000014,-0.000001,-0.000001,0.000006,0.000040,0.000121,0.000293");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000080,0.000079,0.000078,0.000078,0.000079,0.000079,0.000079");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000072,0.000071,0.000071,0.000071,0.000072,0.000072,0.000072");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000790;
		fall_capacitance	: 0.000785;
		rise_capacitance	: 0.000796;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000580,0.000566,0.000558,0.000552,0.000556,0.000589,0.000668");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000222,0.000174,0.000133,0.000108,0.000114,0.000176,0.000370");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000426,0.000413,0.000408,0.000406,0.000407,0.000417,0.000456");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000490,0.000486,0.000481,0.000473,0.000464,0.000458,0.000458");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000088,0.000089,0.000091,0.000091,0.000092,0.000093,0.000093");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.041843;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.017972,0.029096,0.039347,0.059706,0.100466,0.181280,0.344206", \
				        "0.020085,0.031200,0.041457,0.061858,0.102490,0.183687,0.346239", \
				        "0.021913,0.033014,0.043271,0.063678,0.104162,0.185588,0.347932", \
				        "0.024617,0.035740,0.045964,0.066339,0.107012,0.188320,0.350349", \
				        "0.028045,0.039112,0.049345,0.069718,0.110367,0.191562,0.353816", \
				        "0.033017,0.044170,0.054367,0.074664,0.115146,0.196410,0.358900", \
				        "0.040024,0.051305,0.061532,0.081841,0.122464,0.203181,0.365536");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.011008,0.024644,0.037102,0.062022,0.111560,0.211117,0.410093", \
				        "0.012972,0.026623,0.039129,0.063967,0.113501,0.213198,0.411306", \
				        "0.015113,0.028742,0.041252,0.065972,0.115973,0.214327,0.413494", \
				        "0.018614,0.032398,0.044877,0.069818,0.119131,0.219033,0.417535", \
				        "0.022823,0.036962,0.049596,0.074400,0.123883,0.222739,0.420984", \
				        "0.026881,0.041459,0.054101,0.079103,0.128647,0.227961,0.425720", \
				        "0.026999,0.043233,0.055674,0.080514,0.130364,0.229096,0.427425");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003600,0.020399,0.038408,0.075127,0.147621,0.294551,0.585249", \
				        "0.003632,0.020344,0.038525,0.075083,0.147883,0.294385,0.584528", \
				        "0.003642,0.020321,0.038533,0.075001,0.148275,0.293924,0.585339", \
				        "0.003706,0.020410,0.038431,0.074924,0.148225,0.292871,0.587095", \
				        "0.003671,0.020266,0.038413,0.074968,0.147138,0.293298,0.586803", \
				        "0.003778,0.020391,0.038425,0.074195,0.146760,0.293667,0.585034", \
				        "0.004023,0.020401,0.038339,0.074853,0.146720,0.291746,0.584289");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004567,0.026537,0.049927,0.097369,0.192475,0.379809,0.757178", \
				        "0.004603,0.026586,0.050144,0.097572,0.192221,0.380274,0.760247", \
				        "0.004592,0.026539,0.050111,0.097245,0.191492,0.381850,0.759174", \
				        "0.005059,0.026485,0.049953,0.097522,0.192432,0.379446,0.759410", \
				        "0.005891,0.027086,0.050123,0.097020,0.191996,0.381860,0.760645", \
				        "0.007592,0.027388,0.050771,0.097240,0.192194,0.378919,0.758614", \
				        "0.010831,0.028649,0.050754,0.098023,0.190890,0.381459,0.761030");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000349,0.000430,0.000440,0.000446,0.000451,0.000454,0.000456", \
				        "0.000306,0.000387,0.000396,0.000402,0.000407,0.000410,0.000412", \
				        "0.000281,0.000363,0.000372,0.000378,0.000380,0.000383,0.000388", \
				        "0.000262,0.000342,0.000345,0.000356,0.000360,0.000363,0.000365", \
				        "0.000268,0.000339,0.000346,0.000348,0.000352,0.000356,0.000358", \
				        "0.000301,0.000370,0.000366,0.000374,0.000380,0.000383,0.000385", \
				        "0.000373,0.000464,0.000467,0.000460,0.000459,0.000465,0.000467");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000148,0.000204,0.000212,0.000222,0.000252,0.000312,0.000363", \
				        "0.000133,0.000189,0.000198,0.000213,0.000238,0.000267,0.000376", \
				        "0.000126,0.000179,0.000190,0.000200,0.000224,0.000280,0.000400", \
				        "0.000117,0.000164,0.000177,0.000191,0.000222,0.000261,0.000349", \
				        "0.000114,0.000155,0.000166,0.000184,0.000209,0.000261,0.000359", \
				        "0.000117,0.000153,0.000162,0.000168,0.000201,0.000255,0.000324", \
				        "0.000126,0.000166,0.000172,0.000178,0.000183,0.000218,0.000331");
			}
		}
	}

  }


  /******************************************************************************************
   Module          	: TSPC_M1
   Cell Description	: Pos. edge D-Flip-Flop with drive strength X1
  *******************************************************************************************/

  cell (TSPC_M1) {

	ff ("IQ" , "IQN") {
		next_state         	: "D";
		clocked_on         	: "CLK";
		power_down_function	: "(!VDD | VSS)";
	}

	drive_strength	: 1;

	area               	: 0.364500;
	pg_pin(VDD) {
		voltage_name : VDD;
		pg_type      : primary_power;
	}
	pg_pin(VSS) {
		voltage_name : VSS;
		pg_type      : primary_ground;
	}

	leakage_power () {
		related_pg_pin : "VDD";
		value          : 3583045.680083;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & !Q";
		value          : 4576609.254210;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & !D & Q";
		value          : 4576609.254980;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & !Q";
		value          : 4576567.245193;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "!CLK & D & Q";
		value          : 4576567.244843;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "!CLK & D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & !Q";
		value          : 178.318899;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & !D & Q";
		value          : 178.318899;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & !D & Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & !Q";
		value          : 5178827.881170;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & !Q";
		value          : 0.000000;
	}
	leakage_power () {
		related_pg_pin : "VDD";
		when           : "CLK & D & Q";
		value          : 5178827.922470;
	}
	leakage_power () {
		related_pg_pin : "VSS";
		when           : "CLK & D & Q";
		value          : 0.000000;
	}

	char_settings("spice_measure_template") {
		worst_case_settling_time : "1e-08";
	}

	pin (D) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		capacitance		: 0.000421;
		fall_capacitance	: 0.000416;
		rise_capacitance	: 0.000426;

		timing () {

			related_pin        : "CLK";
			timing_type        : hold_rising;
			fall_constraint(Hold_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.003697,-0.012622,-0.012790,-0.005075", \
				        "-0.013867,-0.020334,-0.020326,-0.010828", \
				        "-0.021316,-0.027802,-0.029013,-0.021310", \
				        "-0.036062,-0.043462,-0.046780,-0.044025");
			}
			rise_constraint(Hold_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.006379,0.016499,0.020728,0.026249", \
				        "0.005201,0.019356,0.021899,0.025671", \
				        "0.009409,0.029066,0.030372,0.032828", \
				        "0.019754,0.050786,0.050042,0.049926");
			}
		}

		timing () {

			related_pin        : "CLK";
			timing_type        : setup_rising;
			fall_constraint(Setup_fall_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("0.008764,0.020774,0.025891,0.030072", \
				        "0.025174,0.031993,0.036708,0.040318", \
				        "0.034919,0.040188,0.045181,0.049376", \
				        "0.050515,0.055439,0.061478,0.067695");
			}
			rise_constraint(Setup_rise_rise_4_4) {
				index_1 ("0.001000,0.125000,0.250000,0.500000");
				index_2 ("0.001000,0.062500,0.125000,0.250000");
				values ("-0.000450,-0.007444,-0.009961,-0.014418", \
				        "0.006952,-0.005273,-0.007596,-0.013306", \
				        "0.007825,-0.008931,-0.011993,-0.018987", \
				        "0.006741,-0.017859,-0.023061,-0.032657");
			}
		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000337,0.000316,0.000316,0.000322,0.000352,0.000431,0.000601");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,0.000023,0.000104,0.000278");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000337,0.000316,0.000316,0.000322,0.000352,0.000431,0.000601");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,0.000023,0.000104,0.000278");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & !Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000073,0.000073,0.000072,0.000073,0.000073,0.000073,0.000073");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "CLK & Q";

			fall_power(Hidden_power_data_fall_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("0.000071,0.000071,0.000071,0.000071,0.000072,0.000072,0.000072");
			}
			rise_power(Hidden_power_data_rise_7) {
				index_1 ("0.001000,0.015625,0.031250,0.062500,0.125000,0.250000,0.500000");
				values ("-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001,-0.000001");
			}

		}
	}

	pin (CLK) {
		direction		: input;
		input_signal_level		: VDD;
		input_voltage		: default_VDD_VSS_input;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		clock   		: true;
		capacitance		: 0.000768;
		fall_capacitance	: 0.000761;
		rise_capacitance	: 0.000775;

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000560,0.000546,0.000539,0.000534,0.000540,0.000573,0.000653");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000234,0.000186,0.000144,0.000118,0.000126,0.000186,0.000381");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "!D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000404,0.000393,0.000388,0.000387,0.000388,0.000399,0.000442");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & !Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000458,0.000454,0.000449,0.000443,0.000436,0.000431,0.000431");
			}
			rise_power(scalar) {values ("0.0");
			}

		}

		internal_power () {

			related_pg_pin : "VDD";
			when          	: "D & Q";

			fall_power(Hidden_power_clock_fall_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000090,0.000088,0.000089,0.000089,0.000090,0.000091,0.000091");
			}
			rise_power(Hidden_power_clock_rise_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				values ("0.000000,0.000000,0.000000,0.000000,0.000000,0.000000,0.000000");
			}

		}
	}

	pin (Q) {
		direction		: output;
		output_voltage		: default_VDD_VSS_output;
		related_power_pin	: "VDD";
		related_ground_pin	: "VSS";
		max_capacitance		: 0.041986;
		function		: "IQ";
		power_down_function	: "(!VDD | VSS)";

		timing () {

			related_pin        : "CLK";
			timing_type        : rising_edge;
			timing_sense       : non_unate;

			cell_fall(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.017884,0.028979,0.039208,0.059551,0.100273,0.181419,0.343700", \
				        "0.020069,0.031153,0.041378,0.061772,0.102458,0.183478,0.345981", \
				        "0.021899,0.032969,0.043194,0.063552,0.104212,0.185481,0.347456", \
				        "0.024579,0.035669,0.045892,0.066240,0.106897,0.188173,0.350212", \
				        "0.027908,0.038976,0.049206,0.069558,0.110224,0.191397,0.353454", \
				        "0.032842,0.043974,0.054189,0.074469,0.114982,0.196101,0.358316", \
				        "0.039798,0.051049,0.061274,0.081592,0.122119,0.202978,0.364911");
			}
			cell_rise(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.010701,0.024285,0.036745,0.061397,0.111288,0.209826,0.407161", \
				        "0.012658,0.026257,0.038694,0.063556,0.113134,0.211835,0.410755", \
				        "0.014833,0.028396,0.040878,0.065724,0.114903,0.214596,0.412708", \
				        "0.018374,0.032088,0.044584,0.069341,0.119191,0.217451,0.415670", \
				        "0.022701,0.036713,0.049310,0.074106,0.123843,0.222759,0.420723", \
				        "0.026934,0.041368,0.053932,0.078878,0.128285,0.227232,0.425042", \
				        "0.027357,0.043297,0.055707,0.080397,0.130249,0.228547,0.426766");
			}
			fall_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.003577,0.020359,0.038300,0.074953,0.147940,0.293369,0.586109", \
				        "0.003598,0.020364,0.038360,0.074765,0.147769,0.293799,0.585658", \
				        "0.003618,0.020378,0.038287,0.074852,0.148069,0.292622,0.586508", \
				        "0.003667,0.020384,0.038259,0.074844,0.148081,0.292560,0.586411", \
				        "0.003683,0.020284,0.038300,0.074882,0.147635,0.293819,0.586319", \
				        "0.003763,0.020373,0.038405,0.074164,0.146730,0.291576,0.583330", \
				        "0.004018,0.020417,0.038411,0.074780,0.146565,0.290987,0.581436");
			}
			rise_transition(Timing_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.004523,0.026350,0.049864,0.096891,0.190225,0.380229,0.757236", \
				        "0.004559,0.026367,0.049587,0.096616,0.191521,0.380616,0.751692", \
				        "0.004583,0.026469,0.049867,0.097138,0.191668,0.377548,0.755803", \
				        "0.004982,0.026365,0.049776,0.096703,0.190790,0.380234,0.756691", \
				        "0.005805,0.026916,0.050000,0.096983,0.191014,0.379022,0.755856", \
				        "0.007549,0.027197,0.050568,0.096713,0.191345,0.378011,0.755157", \
				        "0.010605,0.028341,0.050317,0.097198,0.190130,0.376609,0.750940");
			}
		}

		internal_power () {

			related_pin	         : "CLK";
			related_pg_pin : "VDD";
			fall_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000349,0.000430,0.000439,0.000446,0.000450,0.000453,0.000455", \
				        "0.000307,0.000387,0.000396,0.000402,0.000406,0.000409,0.000411", \
				        "0.000287,0.000366,0.000374,0.000380,0.000384,0.000387,0.000389", \
				        "0.000267,0.000347,0.000354,0.000360,0.000362,0.000367,0.000369", \
				        "0.000267,0.000343,0.000350,0.000354,0.000358,0.000362,0.000365", \
				        "0.000297,0.000371,0.000373,0.000378,0.000381,0.000385,0.000390", \
				        "0.000366,0.000460,0.000465,0.000461,0.000462,0.000467,0.000469");
			}
			rise_power(Power_clock_rise_7_7) {
				index_1 ("0.001000,0.0078125,0.015625,0.031250,0.062500,0.125000,0.250000");
				index_2 ("0.000100,0.003125,0.006250,0.012500,0.025000,0.050000,0.100000");
				values ("0.000149,0.000207,0.000218,0.000230,0.000262,0.000302,0.000406", \
				        "0.000134,0.000189,0.000203,0.000213,0.000238,0.000296,0.000387", \
				        "0.000127,0.000180,0.000189,0.000206,0.000239,0.000281,0.000353", \
				        "0.000118,0.000166,0.000181,0.000199,0.000216,0.000279,0.000397", \
				        "0.000117,0.000158,0.000172,0.000188,0.000207,0.000279,0.000392", \
				        "0.000119,0.000157,0.000167,0.000177,0.000205,0.000266,0.000379", \
				        "0.000130,0.000170,0.000177,0.000191,0.000193,0.000255,0.000339");
			}
		}
	}

  }

}
/*
* End of file
*/
