{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513293262270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513293262275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 17:14:22 2017 " "Processing started: Thu Dec 14 17:14:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513293262275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513293262275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_proj_v2 -c final_proj_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_proj_v2 -c final_proj_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513293262275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513293262729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoverrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoverrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverROM " "Found entity 1: gameoverROM" {  } { { "gameoverROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/gameoverROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_subsystem " "Found entity 1: game_over_subsystem" {  } { { "game_over_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x game_over_engine.sv(19) " "Verilog HDL Declaration information at game_over_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y game_over_engine.sv(20) " "Verilog HDL Declaration information at game_over_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x game_over_engine.sv(15) " "Verilog HDL Declaration information at game_over_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y game_over_engine.sv(16) " "Verilog HDL Declaration information at game_over_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_engine " "Found entity 1: game_over_engine" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "user_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file user_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 user_control_system " "Found entity 1: user_control_system" {  } { { "user_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_subsystem " "Found entity 1: position_subsystem" {  } { { "position_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "position_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file position_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 position_buffer " "Found entity 1: position_buffer" {  } { { "position_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address positionController.sv(34) " "Verilog HDL Declaration information at positionController.sv(34): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GAME_OVER game_over positionController.sv(19) " "Verilog HDL Declaration information at positionController.sv(19): object \"GAME_OVER\" differs only in case from object \"game_over\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "YOU_WIN you_win positionController.sv(20) " "Verilog HDL Declaration information at positionController.sv(20): object \"YOU_WIN\" differs only in case from object \"you_win\" in the same scope" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positioncontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file positioncontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 positionController " "Found entity 1: positionController" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file opcode_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_MUX " "Found entity 1: opcode_MUX" {  } { { "opcode_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/opcode_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEW_X new_x detect_collision.sv(15) " "Verilog HDL Declaration information at detect_collision.sv(15): object \"NEW_X\" differs only in case from object \"new_x\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEW_Y new_y detect_collision.sv(16) " "Verilog HDL Declaration information at detect_collision.sv(16): object \"NEW_Y\" differs only in case from object \"new_y\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OBJ_X obj_x detect_collision.sv(19) " "Verilog HDL Declaration information at detect_collision.sv(19): object \"OBJ_X\" differs only in case from object \"obj_x\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OBJ_Y obj_y detect_collision.sv(20) " "Verilog HDL Declaration information at detect_collision.sv(20): object \"OBJ_Y\" differs only in case from object \"obj_y\" in the same scope" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_collision.sv 1 1 " "Found 1 design units, including 1 entities, in source file detect_collision.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detect_collision " "Found entity 1: detect_collision" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PLAYER_X player_x ai_control_system.sv(12) " "Verilog HDL Declaration information at ai_control_system.sv(12): object \"PLAYER_X\" differs only in case from object \"player_x\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PLAYER_Y player_y ai_control_system.sv(13) " "Verilog HDL Declaration information at ai_control_system.sv(13): object \"PLAYER_Y\" differs only in case from object \"player_y\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x ai_control_system.sv(15) " "Verilog HDL Declaration information at ai_control_system.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y ai_control_system.sv(16) " "Verilog HDL Declaration information at ai_control_system.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ai_control_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file ai_control_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ai_control_system " "Found entity 1: ai_control_system" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_MUX " "Found entity 1: addr_MUX" {  } { { "addr_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/addr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion.sv 1 1 " "Found 1 design units, including 1 entities, in source file motion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motion " "Found entity 1: motion" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.v" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_comp " "Found entity 1: video_comp" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_generator " "Found entity 1: vga_clk_generator" {  } { { "vga_clk_generator.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vga_clk_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upscaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file upscaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 upscaler " "Found entity 1: upscaler" {  } { { "upscaler.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/upscaler.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_toplevel " "Found entity 1: system_toplevel" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file systemcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemController " "Found entity 1: systemController" {  } { { "systemController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/systemController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276409 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QUEUE_DONE queue_done sprite_subsystem.sv(20) " "Verilog HDL Declaration information at sprite_subsystem.sv(20): object \"QUEUE_DONE\" differs only in case from object \"queue_done\" in the same scope" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_subsystem " "Found entity 1: sprite_subsystem" {  } { { "sprite_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDRESS address sprite_queue.sv(24) " "Verilog HDL Declaration information at sprite_queue.sv(24): object \"ADDRESS\" differs only in case from object \"address\" in the same scope" {  } { { "sprite_queue.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_queue.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_queue " "Found entity 1: sprite_queue" {  } { { "sprite_queue.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_X target_x sprite_engine.sv(15) " "Verilog HDL Declaration information at sprite_engine.sv(15): object \"TARGET_X\" differs only in case from object \"target_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TARGET_Y target_y sprite_engine.sv(16) " "Verilog HDL Declaration information at sprite_engine.sv(16): object \"TARGET_Y\" differs only in case from object \"target_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x sprite_engine.sv(24) " "Verilog HDL Declaration information at sprite_engine.sv(24): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y sprite_engine.sv(25) " "Verilog HDL Declaration information at sprite_engine.sv(25): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x sprite_engine.sv(20) " "Verilog HDL Declaration information at sprite_engine.sv(20): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y sprite_engine.sv(21) " "Verilog HDL Declaration information at sprite_engine.sv(21): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_engine " "Found entity 1: sprite_engine" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriterom.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriterom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM " "Found entity 1: spriteROM" {  } { { "spriteROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/spriteROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_LUT " "Found entity 1: palette_LUT" {  } { { "palette_LUT.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/palette_LUT.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "page_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file page_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 page_controller " "Found entity 1: page_controller" {  } { { "page_controller.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/page_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276421 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.sv(47) " "Verilog HDL information at keyboard.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1513293276423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "press Press keyboard.sv(11) " "Verilog HDL Declaration information at keyboard.sv(11): object \"press\" differs only in case from object \"Press\" in the same scope" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbps2.sv 1 1 " "Found 1 design units, including 1 entities, in source file kbps2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kbPS2 " "Found entity 1: kbPS2" {  } { { "kbPS2.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/kbPS2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276426 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEYCODE keycode get_keypress.sv(4) " "Verilog HDL Declaration information at get_keypress.sv(4): object \"KEYCODE\" differs only in case from object \"keycode\" in the same scope" {  } { { "get_keypress.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/get_keypress.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_keypress.sv 1 1 " "Found 1 design units, including 1 entities, in source file get_keypress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 get_keypress " "Found entity 1: get_keypress" {  } { { "get_keypress.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/get_keypress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PAGE_SEL page_sel frame_buffer.sv(42) " "Verilog HDL Declaration information at frame_buffer.sv(42): object \"PAGE_SEL\" differs only in case from object \"page_sel\" in the same scope" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 frame_buffer.sv(216) " "Verilog HDL Expression warning at frame_buffer.sv(216): truncated literal to match 8 bits" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1513293276432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file frame_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_buffer " "Found entity 1: frame_buffer" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276432 ""} { "Info" "ISGN_ENTITY_NAME" "2 buffer_page " "Found entity 2: buffer_page" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x env_engine.sv(19) " "Verilog HDL Declaration information at env_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y env_engine.sv(20) " "Verilog HDL Declaration information at env_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x env_engine.sv(15) " "Verilog HDL Declaration information at env_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y env_engine.sv(16) " "Verilog HDL Declaration information at env_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "env_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file env_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 env_engine " "Found entity 1: env_engine" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file envrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envROM " "Found entity 1: envROM" {  } { { "envROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "envir_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file envir_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 envir_subsystem " "Found entity 1: envir_subsystem" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(75) " "Verilog HDL warning at entity_file.sv(75): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(76) " "Verilog HDL warning at entity_file.sv(76): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 76 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(77) " "Verilog HDL warning at entity_file.sv(77): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(123) " "Verilog HDL warning at entity_file.sv(123): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(124) " "Verilog HDL warning at entity_file.sv(124): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "entity_file.sv(125) " "Verilog HDL warning at entity_file.sv(125): extended using \"x\" or \"z\"" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1513293276442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entity_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file entity_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entity_file " "Found entity 1: entity_file" {  } { { "entity_file.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/entity_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file engine_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 engine_MUX " "Found entity 1: engine_MUX" {  } { { "engine_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/engine_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/Dreg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectpageflip.sv 1 1 " "Found 1 design units, including 1 entities, in source file detectpageflip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 detectPageFlip " "Found entity 1: detectPageFlip" {  } { { "detectPageFlip.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detectPageFlip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file 11_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_11 " "Found entity 1: reg_11" {  } { { "11_reg.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/11_reg.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "file_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file file_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 file_MUX " "Found entity 1: file_MUX" {  } { { "file_MUX.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/file_MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "youwinrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file youwinrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 youwinROM " "Found entity 1: youwinROM" {  } { { "youwinROM.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/youwinROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_X sprite_x you_win_engine.sv(19) " "Verilog HDL Declaration information at you_win_engine.sv(19): object \"SPRITE_X\" differs only in case from object \"sprite_x\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SPRITE_Y sprite_y you_win_engine.sv(20) " "Verilog HDL Declaration information at you_win_engine.sv(20): object \"SPRITE_Y\" differs only in case from object \"sprite_y\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_X pixel_x you_win_engine.sv(15) " "Verilog HDL Declaration information at you_win_engine.sv(15): object \"PIXEL_X\" differs only in case from object \"pixel_x\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PIXEL_Y pixel_y you_win_engine.sv(16) " "Verilog HDL Declaration information at you_win_engine.sv(16): object \"PIXEL_Y\" differs only in case from object \"pixel_y\" in the same scope" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1513293276456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_win_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_win_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_win_engine " "Found entity 1: you_win_engine" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "you_win_subsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file you_win_subsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 you_win_subsystem " "Found entity 1: you_win_subsystem" {  } { { "you_win_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_subsystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276458 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x_in video_comp.sv(35) " "Verilog HDL Implicit Net warning at video_comp.sv(35): created implicit net for \"x_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513293276459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y_in video_comp.sv(36) " "Verilog HDL Implicit Net warning at video_comp.sv(36): created implicit net for \"y_in\"" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513293276459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "envir_id envir_subsystem.sv(39) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(39): created implicit net for \"envir_id\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513293276459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "env_re envir_subsystem.sv(44) " "Verilog HDL Implicit Net warning at envir_subsystem.sv(44): created implicit net for \"env_re\"" {  } { { "envir_subsystem.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513293276459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_toplevel " "Elaborating entity \"system_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513293276534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemController systemController:FSM " "Elaborating entity \"systemController\" for hierarchy \"systemController:FSM\"" {  } { { "system_toplevel.sv" "FSM" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectPageFlip detectPageFlip:dfp " "Elaborating entity \"detectPageFlip\" for hierarchy \"detectPageFlip:dfp\"" {  } { { "system_toplevel.sv" "dfp" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_comp video_comp:video " "Elaborating entity \"video_comp\" for hierarchy \"video_comp:video\"" {  } { { "system_toplevel.sv" "video" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_in video_comp.sv(35) " "Verilog HDL or VHDL warning at video_comp.sv(35): object \"x_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513293276543 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_in video_comp.sv(36) " "Verilog HDL or VHDL warning at video_comp.sv(36): object \"y_in\" assigned a value but never read" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513293276544 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(35) " "Verilog HDL assignment warning at video_comp.sv(35): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276544 "|system_toplevel|video_comp:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 video_comp.sv(36) " "Verilog HDL assignment warning at video_comp.sv(36): truncated value with size 9 to match size of target (1)" {  } { { "video_comp.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276544 "|system_toplevel|video_comp:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_generator video_comp:video\|vga_clk_generator:VGA_CLOCK_25 " "Elaborating entity \"vga_clk_generator\" for hierarchy \"video_comp:video\|vga_clk_generator:VGA_CLOCK_25\"" {  } { { "video_comp.sv" "VGA_CLOCK_25" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller video_comp:video\|VGA_controller:VGA_VIDEO " "Elaborating entity \"VGA_controller\" for hierarchy \"video_comp:video\|VGA_controller:VGA_VIDEO\"" {  } { { "video_comp.sv" "VGA_VIDEO" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_LUT video_comp:video\|palette_LUT:color_mapper " "Elaborating entity \"palette_LUT\" for hierarchy \"video_comp:video\|palette_LUT:color_mapper\"" {  } { { "video_comp.sv" "color_mapper" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "page_controller video_comp:video\|page_controller:page_flipper " "Elaborating entity \"page_controller\" for hierarchy \"video_comp:video\|page_controller:page_flipper\"" {  } { { "video_comp.sv" "page_flipper" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upscaler video_comp:video\|upscaler:coord_mapper " "Elaborating entity \"upscaler\" for hierarchy \"video_comp:video\|upscaler:coord_mapper\"" {  } { { "video_comp.sv" "coord_mapper" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(24) " "Verilog HDL assignment warning at upscaler.sv(24): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/upscaler.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276552 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 upscaler.sv(25) " "Verilog HDL assignment warning at upscaler.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "upscaler.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/upscaler.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276552 "|system_toplevel|video_comp:video|upscaler:coord_mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_buffer video_comp:video\|frame_buffer:video_buf " "Elaborating entity \"frame_buffer\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\"" {  } { { "video_comp.sv" "video_buf" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/video_comp.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_page video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0 " "Elaborating entity \"buffer_page\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\"" {  } { { "frame_buffer.sv" "page_0" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(171) " "Verilog HDL assignment warning at frame_buffer.sv(171): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276556 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(182) " "Verilog HDL assignment warning at frame_buffer.sv(182): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276556 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(195) " "Verilog HDL assignment warning at frame_buffer.sv(195): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276556 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 frame_buffer.sv(203) " "Verilog HDL assignment warning at frame_buffer.sv(203): truncated value with size 32 to match size of target (15)" {  } { { "frame_buffer.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276556 "|system_toplevel|video_comp:video|frame_buffer:video_buf|buffer_page:page_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0 " "Elaborating entity \"vram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\"" {  } { { "frame_buffer.sv" "quad0" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/frame_buffer.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "altsyncram_component" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\"" {  } { { "vram.v" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513293276608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component " "Instantiated megafunction \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276609 ""}  } { { "vram.v" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/vram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1513293276609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2oe1 " "Found entity 1: altsyncram_2oe1" {  } { { "db/altsyncram_2oe1.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2oe1 video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated " "Elaborating entity \"altsyncram_2oe1\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_2oe1.tdf" "decode3" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_2oe1.tdf" "rden_decode" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513293276828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513293276828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"video_comp:video\|frame_buffer:video_buf\|buffer_page:page_0\|vram:quad0\|altsyncram:altsyncram_component\|altsyncram_2oe1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_2oe1.tdf" "mux2" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/db/altsyncram_2oe1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_MUX engine_MUX:engine " "Elaborating entity \"engine_MUX\" for hierarchy \"engine_MUX:engine\"" {  } { { "system_toplevel.sv" "engine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_subsystem position_subsystem:pos_sub_sys " "Elaborating entity \"position_subsystem\" for hierarchy \"position_subsystem:pos_sub_sys\"" {  } { { "system_toplevel.sv" "pos_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionController position_subsystem:pos_sub_sys\|positionController:FSM " "Elaborating entity \"positionController\" for hierarchy \"position_subsystem:pos_sub_sys\|positionController:FSM\"" {  } { { "position_subsystem.sv" "FSM" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276928 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 positionController.sv(250) " "Verilog HDL assignment warning at positionController.sv(250): truncated value with size 32 to match size of target (3)" {  } { { "positionController.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/positionController.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276928 "|system_toplevel|position_subsystem:pos_sub_sys|positionController:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_MUX position_subsystem:pos_sub_sys\|addr_MUX:addr_out_control " "Elaborating entity \"addr_MUX\" for hierarchy \"position_subsystem:pos_sub_sys\|addr_MUX:addr_out_control\"" {  } { { "position_subsystem.sv" "addr_out_control" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opcode_MUX position_subsystem:pos_sub_sys\|opcode_MUX:pos_buf_mux " "Elaborating entity \"opcode_MUX\" for hierarchy \"position_subsystem:pos_sub_sys\|opcode_MUX:pos_buf_mux\"" {  } { { "position_subsystem.sv" "pos_buf_mux" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_buffer position_subsystem:pos_sub_sys\|position_buffer:entity_buffer " "Elaborating entity \"position_buffer\" for hierarchy \"position_subsystem:pos_sub_sys\|position_buffer:entity_buffer\"" {  } { { "position_subsystem.sv" "entity_buffer" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user_control_system position_subsystem:pos_sub_sys\|user_control_system:player " "Elaborating entity \"user_control_system\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\"" {  } { { "position_subsystem.sv" "player" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbPS2 position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID " "Elaborating entity \"kbPS2\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\"" {  } { { "user_control_system.sv" "HID" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device " "Elaborating entity \"keyboard\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\"" {  } { { "kbPS2.sv" "kb_device" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/kbPS2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|Dreg:Dreg_instance1 " "Elaborating entity \"Dreg\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|Dreg:Dreg_instance1\"" {  } { { "keyboard.sv" "Dreg_instance1" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_11 position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B " "Elaborating entity \"reg_11\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|keyboard:kb_device\|reg_11:reg_B\"" {  } { { "keyboard.sv" "reg_B" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|kbPS2:HID\|HexDriver:hex_inst_0\"" {  } { { "kbPS2.sv" "hex_inst_0" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/kbPS2.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_keypress position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine " "Elaborating entity \"get_keypress\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|get_keypress:capture_routine\"" {  } { { "user_control_system.sv" "capture_routine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276963 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 get_keypress.sv(10) " "Output port \"HEX1\" at get_keypress.sv(10) has no driver" {  } { { "get_keypress.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/get_keypress.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513293276965 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|get_keypress:capture_routine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion position_subsystem:pos_sub_sys\|user_control_system:player\|motion:motion_comp " "Elaborating entity \"motion\" for hierarchy \"position_subsystem:pos_sub_sys\|user_control_system:player\|motion:motion_comp\"" {  } { { "user_control_system.sv" "motion_comp" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/user_control_system.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(21) " "Verilog HDL assignment warning at motion.sv(21): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276969 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(27) " "Verilog HDL assignment warning at motion.sv(27): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276969 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(35) " "Verilog HDL assignment warning at motion.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276969 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 motion.sv(41) " "Verilog HDL assignment warning at motion.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "motion.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/motion.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276969 "|system_toplevel|position_subsystem:pos_sub_sys|user_control_system:player|motion:motion_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ai_control_system position_subsystem:pos_sub_sys\|ai_control_system:enemy " "Elaborating entity \"ai_control_system\" for hierarchy \"position_subsystem:pos_sub_sys\|ai_control_system:enemy\"" {  } { { "position_subsystem.sv" "enemy" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ai_control_system.sv(50) " "Verilog HDL assignment warning at ai_control_system.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276972 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ai_control_system.sv(51) " "Verilog HDL assignment warning at ai_control_system.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276972 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(93) " "Verilog HDL assignment warning at ai_control_system.sv(93): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276972 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(97) " "Verilog HDL assignment warning at ai_control_system.sv(97): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276973 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(107) " "Verilog HDL assignment warning at ai_control_system.sv(107): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276973 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ai_control_system.sv(111) " "Verilog HDL assignment warning at ai_control_system.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "ai_control_system.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/ai_control_system.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276973 "|system_toplevel|position_subsystem:pos_sub_sys|ai_control_system:enemy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_collision position_subsystem:pos_sub_sys\|detect_collision:dc_comp " "Elaborating entity \"detect_collision\" for hierarchy \"position_subsystem:pos_sub_sys\|detect_collision:dc_comp\"" {  } { { "position_subsystem.sv" "dc_comp" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/position_subsystem.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 detect_collision.sv(45) " "Verilog HDL assignment warning at detect_collision.sv(45): truncated value with size 3 to match size of target (2)" {  } { { "detect_collision.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/detect_collision.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276976 "|system_toplevel|position_subsystem:pos_sub_sys|detect_collision:dc_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_subsystem sprite_subsystem:spr_sub_sys " "Elaborating entity \"sprite_subsystem\" for hierarchy \"sprite_subsystem:spr_sub_sys\"" {  } { { "system_toplevel.sv" "spr_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_queue sprite_subsystem:spr_sub_sys\|sprite_queue:sq " "Elaborating entity \"sprite_queue\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_queue:sq\"" {  } { { "sprite_subsystem.sv" "sq" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sprite_queue.sv(158) " "Verilog HDL assignment warning at sprite_queue.sv(158): truncated value with size 32 to match size of target (3)" {  } { { "sprite_queue.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_queue.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276982 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_queue:sq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_engine sprite_subsystem:spr_sub_sys\|sprite_engine:se " "Elaborating entity \"sprite_engine\" for hierarchy \"sprite_subsystem:spr_sub_sys\|sprite_engine:se\"" {  } { { "sprite_subsystem.sv" "se" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(41) " "Verilog HDL assignment warning at sprite_engine.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276985 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sprite_engine.sv(42) " "Verilog HDL assignment warning at sprite_engine.sv(42): truncated value with size 32 to match size of target (9)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276986 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(43) " "Verilog HDL assignment warning at sprite_engine.sv(43): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276986 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sprite_engine.sv(44) " "Verilog HDL assignment warning at sprite_engine.sv(44): truncated value with size 32 to match size of target (5)" {  } { { "sprite_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_engine.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293276986 "|system_toplevel|sprite_subsystem:spr_sub_sys|sprite_engine:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM sprite_subsystem:spr_sub_sys\|spriteROM:sr " "Elaborating entity \"spriteROM\" for hierarchy \"sprite_subsystem:spr_sub_sys\|spriteROM:sr\"" {  } { { "sprite_subsystem.sv" "sr" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/sprite_subsystem.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293276987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envir_subsystem envir_subsystem:envir_sub_sys " "Elaborating entity \"envir_subsystem\" for hierarchy \"envir_subsystem:envir_sub_sys\"" {  } { { "system_toplevel.sv" "envir_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "env_engine envir_subsystem:envir_sub_sys\|env_engine:envEngine " "Elaborating entity \"env_engine\" for hierarchy \"envir_subsystem:envir_sub_sys\|env_engine:envEngine\"" {  } { { "envir_subsystem.sv" "envEngine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(108) " "Verilog HDL assignment warning at env_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277028 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 env_engine.sv(109) " "Verilog HDL assignment warning at env_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277028 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(110) " "Verilog HDL assignment warning at env_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277028 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 env_engine.sv(111) " "Verilog HDL assignment warning at env_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "env_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/env_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277039 "|system_toplevel|envir_subsystem:envir_sub_sys|env_engine:envEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envROM envir_subsystem:envir_sub_sys\|envROM:env " "Elaborating entity \"envROM\" for hierarchy \"envir_subsystem:envir_sub_sys\|envROM:env\"" {  } { { "envir_subsystem.sv" "env" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/envir_subsystem.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_subsystem game_over_subsystem:game_over_sub_sys " "Elaborating entity \"game_over_subsystem\" for hierarchy \"game_over_subsystem:game_over_sub_sys\"" {  } { { "system_toplevel.sv" "game_over_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_engine game_over_subsystem:game_over_sub_sys\|game_over_engine:gameoverEngine " "Elaborating entity \"game_over_engine\" for hierarchy \"game_over_subsystem:game_over_sub_sys\|game_over_engine:gameoverEngine\"" {  } { { "game_over_subsystem.sv" "gameoverEngine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_subsystem.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 game_over_engine.sv(108) " "Verilog HDL assignment warning at game_over_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277073 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 game_over_engine.sv(109) " "Verilog HDL assignment warning at game_over_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277073 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_over_engine.sv(110) " "Verilog HDL assignment warning at game_over_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277074 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_over_engine.sv(111) " "Verilog HDL assignment warning at game_over_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "game_over_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277074 "|system_toplevel|game_over_subsystem:game_over_sub_sys|game_over_engine:gameoverEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverROM game_over_subsystem:game_over_sub_sys\|gameoverROM:gameover " "Elaborating entity \"gameoverROM\" for hierarchy \"game_over_subsystem:game_over_sub_sys\|gameoverROM:gameover\"" {  } { { "game_over_subsystem.sv" "gameover" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/game_over_subsystem.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "you_win_subsystem you_win_subsystem:you_win_sub_sys " "Elaborating entity \"you_win_subsystem\" for hierarchy \"you_win_subsystem:you_win_sub_sys\"" {  } { { "system_toplevel.sv" "you_win_sub_sys" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "you_win_engine you_win_subsystem:you_win_sub_sys\|you_win_engine:youwinEngine " "Elaborating entity \"you_win_engine\" for hierarchy \"you_win_subsystem:you_win_sub_sys\|you_win_engine:youwinEngine\"" {  } { { "you_win_subsystem.sv" "youwinEngine" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_subsystem.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 you_win_engine.sv(108) " "Verilog HDL assignment warning at you_win_engine.sv(108): truncated value with size 32 to match size of target (9)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277097 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 you_win_engine.sv(109) " "Verilog HDL assignment warning at you_win_engine.sv(109): truncated value with size 32 to match size of target (9)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277097 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 you_win_engine.sv(110) " "Verilog HDL assignment warning at you_win_engine.sv(110): truncated value with size 32 to match size of target (5)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277097 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 you_win_engine.sv(111) " "Verilog HDL assignment warning at you_win_engine.sv(111): truncated value with size 32 to match size of target (5)" {  } { { "you_win_engine.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_engine.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513293277098 "|system_toplevel|you_win_subsystem:you_win_sub_sys|you_win_engine:youwinEngine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "youwinROM you_win_subsystem:you_win_sub_sys\|youwinROM:youwin " "Elaborating entity \"youwinROM\" for hierarchy \"you_win_subsystem:you_win_sub_sys\|youwinROM:youwin\"" {  } { { "you_win_subsystem.sv" "youwin" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/you_win_subsystem.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "file_MUX file_MUX:entity_file_MUX " "Elaborating entity \"file_MUX\" for hierarchy \"file_MUX:entity_file_MUX\"" {  } { { "system_toplevel.sv" "entity_file_MUX" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entity_file entity_file:entityFile " "Elaborating entity \"entity_file\" for hierarchy \"entity_file:entityFile\"" {  } { { "system_toplevel.sv" "entityFile" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513293277099 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1513293284910 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "keyboard.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/keyboard.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1513293284992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1513293284992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] VCC " "Pin \"VGA_B\[5\]\" is stuck at VCC" {  } { { "system_toplevel.sv" "" { Text "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/system_toplevel.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513293287248 "|system_toplevel|VGA_B[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513293287248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1513293287484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1513293296736 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dual_engine_toplevel " "Ignored assignments for entity \"dual_engine_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity dual_engine_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296951 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513293296951 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "field_test_toplevel " "Ignored assignments for entity \"field_test_toplevel\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity field_test_toplevel -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1513293296967 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1513293296967 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/output_files/final_proj_v1.map.smsg " "Generated suppressed messages file C:/Users/arvin/Documents/ECE385/Final Project/final_proj_v3/output_files/final_proj_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1513293297089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513293297817 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513293297817 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3114 " "Implemented 3114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513293298439 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513293298439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2809 " "Implemented 2809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513293298439 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1513293298439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513293298439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513293298619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 17:14:58 2017 " "Processing ended: Thu Dec 14 17:14:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513293298619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513293298619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513293298619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513293298619 ""}
