Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jul 30 09:54:42 2023
| Host         : DESKTOP-PN1RGFV running 64-bit major release  (build 9200)
| Command      : report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
| Design       : test_top
| Device       : xczu2cg-sfvc784-2-i
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 5
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 5          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on key[0] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on key[1] relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on FAN relative to clock(s) sys_clk_p
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led relative to clock(s) sys_clk_p
Related violations: <none>


