m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/simulation/modelsim
vALU
Z1 !s110 1739477664
!i10b 1
!s100 Y``MUWSXfz19NM]YaX6CJ1
I8ZaTN9;9PP?aQbILj>M6[0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1739331286
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1739477664.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1
Z7 tCvgOpt 0
n@a@l@u
varithmetic_shift_right
R1
!i10b 1
!s100 OTG26kiX05Umll:1`6mzU0
I3LiJFGAGz3Mc8B?4H=QmC1
R2
R0
Z8 w1738718929
Z9 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
Z10 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v
L0 19
R3
r1
!s85 0
31
R4
Z11 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
Z12 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v|
!i113 1
R5
R6
R7
vBus
R1
!i10b 1
!s100 6;jEP8h:@@RPaCa@h<::23
Ij;biRi1N44HT0nJ?TmX`c2
R2
R0
Z13 w1739323059
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v
L0 1
R3
r1
!s85 0
31
Z14 !s108 1739477663.000000
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v|
!i113 1
R5
R6
R7
n@bus
vCLA_32bit
R1
!i10b 1
!s100 EWdETVcTk>XII<QmiNGE_0
IY`mbhdn6K:Kb111MI:N>W1
R2
R0
w1739331383
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v|
!i113 1
R5
R6
R7
n@c@l@a_32bit
vCLA_4bit
R1
!i10b 1
!s100 PS5zo>S@ogBiHK<b4ZQhD3
IQ0SC6YnLikiMOzUnFj4Uo0
R2
R0
w1738113387
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v|
!i113 1
R5
R6
R7
n@c@l@a_4bit
vDatapath
R1
!i10b 1
!s100 9:kg:Tal:dP265^G@I<Th2
I=kj^g_Dd<9beFb^IXXg0h2
R2
R0
R13
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v|
!i113 1
R5
R6
R7
n@datapath
vDatapath_add_tb
R1
!i10b 1
!s100 0`i@c<a1N9:5RDiR1=?a<0
I9c0_565Zn0fBhPK1YZMND1
R2
R0
Z15 w1739330216
Z16 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v
Z17 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v
L0 3
R3
r1
!s85 0
31
R4
Z18 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v|
Z19 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_addsub_tb.v|
!i113 1
R5
R6
R7
n@datapath_add_tb
vDatapath_sub_tb
R1
!i10b 1
!s100 OigTceMYhbQFQc`T>Zc@U3
I@KRLW5:Y0iO95gR:^Z7>f1
R2
R0
R15
R16
R17
L0 184
R3
r1
!s85 0
31
R4
R18
R19
!i113 1
R5
R6
R7
n@datapath_sub_tb
vlogic_and
R1
!i10b 1
!s100 LZMia17Gc:=_HO8?f7Yk[1
IUQo4f3@15U?68NF@[2W`]2
R2
R0
Z20 w1739320124
Z21 8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
Z22 FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v
L0 1
R3
r1
!s85 0
31
R4
Z23 !s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
Z24 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v|
!i113 1
R5
R6
R7
vlogic_negate
R1
!i10b 1
!s100 <0b`JkKQnBQEOPHf36n[b1
IN]DBRJE;D=JbF2J_`gN2F3
R2
R0
R20
R21
R22
L0 25
R3
r1
!s85 0
31
R4
R23
R24
!i113 1
R5
R6
R7
vlogic_not
R1
!i10b 1
!s100 bk:HA3[BF<T32o^QT^<kB3
IXF<9<[oI7dk22:ZAAZeKa2
R2
R0
R20
R21
R22
L0 17
R3
r1
!s85 0
31
R4
R23
R24
!i113 1
R5
R6
R7
vlogic_or
R1
!i10b 1
!s100 F1Y3eWJEhNzhBIZmlYYBB1
IMS4ODc=:O8K1bYECEfFL60
R2
R0
R20
R21
R22
L0 9
R3
r1
!s85 0
31
R4
R23
R24
!i113 1
R5
R6
R7
vmux
R1
!i10b 1
!s100 0g5;Y0I78aW2_<c=cOlY63
I0SJLVLc1hjRCUJJDN6?j<2
R2
R0
w1739231186
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v|
!i113 1
R5
R6
R7
vNRdiv
R1
!i10b 1
!s100 cMi[Y20g[`nE@GiQlo]Se0
ImM8]Oj]2DlP;?mRjFKjHP0
R2
R0
w1738955720
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v|
!i113 1
R5
R6
R7
n@n@rdiv
vpc_register
R1
!i10b 1
!s100 BQ[4CCXk[Q<^akW?HMPfb0
IjM_c:YHf<FSOZdI3<;?XK2
R2
R0
w1738983518
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v|
!i113 1
R5
R6
R7
vregister
!s110 1739477663
!i10b 1
!s100 8le:nU@SEDWz=<bWSZkVR0
I08[^>AKg[O6im]0FY?;SU1
R2
R0
R13
8C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
FC:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1|C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v|
!i113 1
R5
R6
R7
vrotate_left
R1
!i10b 1
!s100 Ko@1dLh_FjhldhJ3gN;D83
IbNb0`m469Znh78kDYkLgZ2
R2
R0
R8
R9
R10
L0 28
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
vrotate_right
R1
!i10b 1
!s100 EFP@UeZZ7Z08f[I;Pg2KS2
IBglPmg1ZO<Z3>QSg9h[9_2
R2
R0
R8
R9
R10
L0 41
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
vshift_left
R1
!i10b 1
!s100 <ITFWA^[QEVAlziad6YAF0
II@9T:hX[_GbH`^?dV9=nD2
R2
R0
R8
R9
R10
L0 1
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
vshift_right
R1
!i10b 1
!s100 ]Hml8o`PSCLI^fQ59:m672
ImSHW6KjWmdd7k5IJlnnUC3
R2
R0
R8
R9
R10
L0 10
R3
r1
!s85 0
31
R4
R11
R12
!i113 1
R5
R6
R7
