<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/insts/misc.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/arm/insts/misc.hh</h1><a href="arch_2arm_2insts_2misc_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010, 2012-2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00016"></a>00016 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00017"></a>00017 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00018"></a>00018 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00019"></a>00019 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00020"></a>00020 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00021"></a>00021 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00022"></a>00022 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00023"></a>00023 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00026"></a>00026 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00027"></a>00027 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00028"></a>00028 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00029"></a>00029 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00030"></a>00030 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00031"></a>00031 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00032"></a>00032 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00033"></a>00033 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00035"></a>00035 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00036"></a>00036 <span class="comment"> *</span>
<a name="l00037"></a>00037 <span class="comment"> * Authors: Gabe Black</span>
<a name="l00038"></a>00038 <span class="comment"> */</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef __ARCH_ARM_INSTS_MISC_HH__</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_INSTS_MISC_HH__</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span>
<a name="l00044"></a>00044 
<a name="l00045"></a><a class="code" href="classMrsOp.html">00045</a> <span class="keyword">class </span><a class="code" href="classMrsOp.html">MrsOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00046"></a>00046 {
<a name="l00047"></a>00047   <span class="keyword">protected</span>:
<a name="l00048"></a><a class="code" href="classMrsOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00048</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMrsOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00049"></a>00049 
<a name="l00050"></a><a class="code" href="classMrsOp.html#a613f0eff39635ef68d126aa7b9656c76">00050</a>     <a class="code" href="classMrsOp.html#a613f0eff39635ef68d126aa7b9656c76">MrsOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00051"></a>00051             <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest) :
<a name="l00052"></a>00052         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classMrsOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest)
<a name="l00053"></a>00053     {}
<a name="l00054"></a>00054 
<a name="l00055"></a>00055     std::string <a class="code" href="classMrsOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00056"></a>00056 };
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="classMsrBase.html">00058</a> <span class="keyword">class </span><a class="code" href="classMsrBase.html">MsrBase</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00059"></a>00059 {
<a name="l00060"></a>00060   <span class="keyword">protected</span>:
<a name="l00061"></a><a class="code" href="classMsrBase.html#a88c8ed0fe728ebc0bbc5182201205bfb">00061</a>     uint8_t <a class="code" href="classMsrBase.html#a88c8ed0fe728ebc0bbc5182201205bfb">byteMask</a>;
<a name="l00062"></a>00062 
<a name="l00063"></a><a class="code" href="classMsrBase.html#a79fafc489c6b875f952c43514d1f714b">00063</a>     <a class="code" href="classMsrBase.html#a79fafc489c6b875f952c43514d1f714b">MsrBase</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00064"></a>00064             uint8_t _byteMask) :
<a name="l00065"></a>00065         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classMsrBase.html#a88c8ed0fe728ebc0bbc5182201205bfb">byteMask</a>(_byteMask)
<a name="l00066"></a>00066     {}
<a name="l00067"></a>00067 
<a name="l00068"></a>00068     <span class="keywordtype">void</span> <a class="code" href="classMsrBase.html#ad199fe95a1c0915252b3b46eaacd1515">printMsrBase</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>) <span class="keyword">const</span>;
<a name="l00069"></a>00069 };
<a name="l00070"></a>00070 
<a name="l00071"></a><a class="code" href="classMsrImmOp.html">00071</a> <span class="keyword">class </span><a class="code" href="classMsrImmOp.html">MsrImmOp</a> : <span class="keyword">public</span> <a class="code" href="classMsrBase.html">MsrBase</a>
<a name="l00072"></a>00072 {
<a name="l00073"></a>00073   <span class="keyword">protected</span>:
<a name="l00074"></a><a class="code" href="classMsrImmOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">00074</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="classMsrImmOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">imm</a>;
<a name="l00075"></a>00075 
<a name="l00076"></a><a class="code" href="classMsrImmOp.html#acdabee2e3e1f777fe4e73ce9decacb69">00076</a>     <a class="code" href="classMsrImmOp.html#acdabee2e3e1f777fe4e73ce9decacb69">MsrImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00077"></a>00077              <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _imm, uint8_t _byteMask) :
<a name="l00078"></a>00078         <a class="code" href="classMsrBase.html">MsrBase</a>(mnem, _machInst, __opClass, _byteMask), <a class="code" href="classMsrImmOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">imm</a>(_imm)
<a name="l00079"></a>00079     {}
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     std::string <a class="code" href="classMsrImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00082"></a>00082 };
<a name="l00083"></a>00083 
<a name="l00084"></a><a class="code" href="classMsrRegOp.html">00084</a> <span class="keyword">class </span><a class="code" href="classMsrRegOp.html">MsrRegOp</a> : <span class="keyword">public</span> <a class="code" href="classMsrBase.html">MsrBase</a>
<a name="l00085"></a>00085 {
<a name="l00086"></a>00086   <span class="keyword">protected</span>:
<a name="l00087"></a><a class="code" href="classMsrRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00087</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMsrRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00088"></a>00088 
<a name="l00089"></a><a class="code" href="classMsrRegOp.html#a6f67414a0b4d76e9793c7714cccd9890">00089</a>     <a class="code" href="classMsrRegOp.html#a6f67414a0b4d76e9793c7714cccd9890">MsrRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00090"></a>00090              <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1, uint8_t _byteMask) :
<a name="l00091"></a>00091         <a class="code" href="classMsrBase.html">MsrBase</a>(mnem, _machInst, __opClass, _byteMask), <a class="code" href="classMsrRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1)
<a name="l00092"></a>00092     {}
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     std::string <a class="code" href="classMsrRegOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00095"></a>00095 };
<a name="l00096"></a>00096 
<a name="l00097"></a><a class="code" href="classMrrcOp.html">00097</a> <span class="keyword">class </span><a class="code" href="classMrrcOp.html">MrrcOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00098"></a>00098 {
<a name="l00099"></a>00099   <span class="keyword">protected</span>:
<a name="l00100"></a><a class="code" href="classMrrcOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00100</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMrrcOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00101"></a><a class="code" href="classMrrcOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00101</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMrrcOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00102"></a><a class="code" href="classMrrcOp.html#a0425ad33e25c8198da341b8d8c01fcba">00102</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMrrcOp.html#a0425ad33e25c8198da341b8d8c01fcba">dest2</a>;
<a name="l00103"></a><a class="code" href="classMrrcOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">00103</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    <a class="code" href="classMrrcOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">imm</a>;
<a name="l00104"></a>00104 
<a name="l00105"></a><a class="code" href="classMrrcOp.html#a0c637aed90e17af8765445c08c1d3ca5">00105</a>     <a class="code" href="classMrrcOp.html#a0c637aed90e17af8765445c08c1d3ca5">MrrcOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00106"></a>00106            <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest2,
<a name="l00107"></a>00107            <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _imm) :
<a name="l00108"></a>00108         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classMrrcOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classMrrcOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest),
<a name="l00109"></a>00109         <a class="code" href="classMrrcOp.html#a0425ad33e25c8198da341b8d8c01fcba">dest2</a>(_dest2), <a class="code" href="classMrrcOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">imm</a>(_imm)
<a name="l00110"></a>00110     {}
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     std::string <a class="code" href="classMrrcOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00113"></a>00113 };
<a name="l00114"></a>00114 
<a name="l00115"></a><a class="code" href="classMcrrOp.html">00115</a> <span class="keyword">class </span><a class="code" href="classMcrrOp.html">McrrOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00116"></a>00116 {
<a name="l00117"></a>00117   <span class="keyword">protected</span>:
<a name="l00118"></a><a class="code" href="classMcrrOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00118</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMcrrOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00119"></a><a class="code" href="classMcrrOp.html#a7799ff6cbe5a252199059eb8665820e7">00119</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMcrrOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>;
<a name="l00120"></a><a class="code" href="classMcrrOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00120</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classMcrrOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00121"></a><a class="code" href="classMcrrOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">00121</a>     <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    <a class="code" href="classMcrrOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">imm</a>;
<a name="l00122"></a>00122 
<a name="l00123"></a><a class="code" href="classMcrrOp.html#aecdb116a7a7d35431cd42e4075a531ee">00123</a>     <a class="code" href="classMcrrOp.html#aecdb116a7a7d35431cd42e4075a531ee">McrrOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00124"></a>00124            <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op2, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest,
<a name="l00125"></a>00125            <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> _imm) :
<a name="l00126"></a>00126         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classMcrrOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classMcrrOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>(_op2),
<a name="l00127"></a>00127         <a class="code" href="classMcrrOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classMcrrOp.html#a3aa9e175bd81b38df0e566643d5d4f8d">imm</a>(_imm)
<a name="l00128"></a>00128     {}
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     std::string <a class="code" href="classMcrrOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00131"></a>00131 };
<a name="l00132"></a>00132 
<a name="l00133"></a><a class="code" href="classImmOp.html">00133</a> <span class="keyword">class </span><a class="code" href="classImmOp.html">ImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135   <span class="keyword">protected</span>:
<a name="l00136"></a><a class="code" href="classImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">00136</a>     uint64_t <a class="code" href="classImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>;
<a name="l00137"></a>00137 
<a name="l00138"></a><a class="code" href="classImmOp.html#a3a9a5064fbd550b18ae6e6edaf9e57d7">00138</a>     <a class="code" href="classImmOp.html#a3a9a5064fbd550b18ae6e6edaf9e57d7">ImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00139"></a>00139              uint64_t _imm) :
<a name="l00140"></a>00140         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>(_imm)
<a name="l00141"></a>00141     {}
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     std::string <a class="code" href="classImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00144"></a>00144 };
<a name="l00145"></a>00145 
<a name="l00146"></a><a class="code" href="classRegImmOp.html">00146</a> <span class="keyword">class </span><a class="code" href="classRegImmOp.html">RegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00147"></a>00147 {
<a name="l00148"></a>00148   <span class="keyword">protected</span>:
<a name="l00149"></a><a class="code" href="classRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00149</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00150"></a><a class="code" href="classRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">00150</a>     uint64_t <a class="code" href="classRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>;
<a name="l00151"></a>00151 
<a name="l00152"></a><a class="code" href="classRegImmOp.html#a6670b35e53e6a4257fd6c0ebd586ab5e">00152</a>     <a class="code" href="classRegImmOp.html#a6670b35e53e6a4257fd6c0ebd586ab5e">RegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00153"></a>00153              <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, uint64_t _imm) :
<a name="l00154"></a>00154         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>(_imm)
<a name="l00155"></a>00155     {}
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     std::string <a class="code" href="classRegImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00158"></a>00158 };
<a name="l00159"></a>00159 
<a name="l00160"></a><a class="code" href="classRegRegOp.html">00160</a> <span class="keyword">class </span><a class="code" href="classRegRegOp.html">RegRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00161"></a>00161 {
<a name="l00162"></a>00162   <span class="keyword">protected</span>:
<a name="l00163"></a><a class="code" href="classRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00163</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00164"></a><a class="code" href="classRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00164</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00165"></a>00165 
<a name="l00166"></a><a class="code" href="classRegRegOp.html#a527e1afe774e82a1e976cf3146421d69">00166</a>     <a class="code" href="classRegRegOp.html#a527e1afe774e82a1e976cf3146421d69">RegRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00167"></a>00167              <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1) :
<a name="l00168"></a>00168         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), <a class="code" href="classRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1)
<a name="l00169"></a>00169     {}
<a name="l00170"></a>00170 
<a name="l00171"></a>00171     std::string <a class="code" href="classRegRegOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00172"></a>00172 };
<a name="l00173"></a>00173 
<a name="l00174"></a><a class="code" href="classRegImmRegOp.html">00174</a> <span class="keyword">class </span><a class="code" href="classRegImmRegOp.html">RegImmRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00175"></a>00175 {
<a name="l00176"></a>00176   <span class="keyword">protected</span>:
<a name="l00177"></a><a class="code" href="classRegImmRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00177</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00178"></a><a class="code" href="classRegImmRegOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">00178</a>     uint64_t <a class="code" href="classRegImmRegOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>;
<a name="l00179"></a><a class="code" href="classRegImmRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00179</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00180"></a>00180 
<a name="l00181"></a><a class="code" href="classRegImmRegOp.html#a5923528ee8523386ae835460ab10e116">00181</a>     <a class="code" href="classRegImmRegOp.html#a5923528ee8523386ae835460ab10e116">RegImmRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00182"></a>00182                 <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, uint64_t _imm, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1) :
<a name="l00183"></a>00183         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00184"></a>00184         <a class="code" href="classRegImmRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegImmRegOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>(_imm), <a class="code" href="classRegImmRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1)
<a name="l00185"></a>00185     {}
<a name="l00186"></a>00186 
<a name="l00187"></a>00187     std::string <a class="code" href="classRegImmRegOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00188"></a>00188 };
<a name="l00189"></a>00189 
<a name="l00190"></a><a class="code" href="classRegRegRegImmOp.html">00190</a> <span class="keyword">class </span><a class="code" href="classRegRegRegImmOp.html">RegRegRegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00191"></a>00191 {
<a name="l00192"></a>00192   <span class="keyword">protected</span>:
<a name="l00193"></a><a class="code" href="classRegRegRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00193</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00194"></a><a class="code" href="classRegRegRegImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00194</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00195"></a><a class="code" href="classRegRegRegImmOp.html#a7799ff6cbe5a252199059eb8665820e7">00195</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegImmOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>;
<a name="l00196"></a><a class="code" href="classRegRegRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">00196</a>     uint64_t <a class="code" href="classRegRegRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>;
<a name="l00197"></a>00197 
<a name="l00198"></a><a class="code" href="classRegRegRegImmOp.html#ae40a8ce5cca6288868919642d9e65170">00198</a>     <a class="code" href="classRegRegRegImmOp.html#ae40a8ce5cca6288868919642d9e65170">RegRegRegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00199"></a>00199                    <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op2,
<a name="l00200"></a>00200                    uint64_t _imm) :
<a name="l00201"></a>00201         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00202"></a>00202         <a class="code" href="classRegRegRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegRegRegImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classRegRegRegImmOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>(_op2), <a class="code" href="classRegRegRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>(_imm)
<a name="l00203"></a>00203     {}
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     std::string <a class="code" href="classRegRegRegImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00206"></a>00206 };
<a name="l00207"></a>00207 
<a name="l00208"></a><a class="code" href="classRegRegRegRegOp.html">00208</a> <span class="keyword">class </span><a class="code" href="classRegRegRegRegOp.html">RegRegRegRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00209"></a>00209 {
<a name="l00210"></a>00210   <span class="keyword">protected</span>:
<a name="l00211"></a><a class="code" href="classRegRegRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00211</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00212"></a><a class="code" href="classRegRegRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00212</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00213"></a><a class="code" href="classRegRegRegRegOp.html#a7799ff6cbe5a252199059eb8665820e7">00213</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>;
<a name="l00214"></a><a class="code" href="classRegRegRegRegOp.html#aeebae963914149e59062881eccc25c48">00214</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegRegOp.html#aeebae963914149e59062881eccc25c48">op3</a>;
<a name="l00215"></a>00215 
<a name="l00216"></a><a class="code" href="classRegRegRegRegOp.html#a8b9171f2421443ef19fc5d5f44914ff3">00216</a>     <a class="code" href="classRegRegRegRegOp.html#a8b9171f2421443ef19fc5d5f44914ff3">RegRegRegRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00217"></a>00217                    <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1,
<a name="l00218"></a>00218                    <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op2, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op3) :
<a name="l00219"></a>00219         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00220"></a>00220         <a class="code" href="classRegRegRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegRegRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classRegRegRegRegOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>(_op2), <a class="code" href="classRegRegRegRegOp.html#aeebae963914149e59062881eccc25c48">op3</a>(_op3)
<a name="l00221"></a>00221     {}
<a name="l00222"></a>00222 
<a name="l00223"></a>00223     std::string <a class="code" href="classRegRegRegRegOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00224"></a>00224 };
<a name="l00225"></a>00225 
<a name="l00226"></a><a class="code" href="classRegRegRegOp.html">00226</a> <span class="keyword">class </span><a class="code" href="classRegRegRegOp.html">RegRegRegOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00227"></a>00227 {
<a name="l00228"></a>00228   <span class="keyword">protected</span>:
<a name="l00229"></a><a class="code" href="classRegRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00229</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00230"></a><a class="code" href="classRegRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00230</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00231"></a><a class="code" href="classRegRegRegOp.html#a7799ff6cbe5a252199059eb8665820e7">00231</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegRegOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>;
<a name="l00232"></a>00232 
<a name="l00233"></a><a class="code" href="classRegRegRegOp.html#a7d65b1f6ccc57959e842690810b55ad8">00233</a>     <a class="code" href="classRegRegRegOp.html#a7d65b1f6ccc57959e842690810b55ad8">RegRegRegOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00234"></a>00234                 <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op2) :
<a name="l00235"></a>00235         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00236"></a>00236         <a class="code" href="classRegRegRegOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegRegRegOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classRegRegRegOp.html#a7799ff6cbe5a252199059eb8665820e7">op2</a>(_op2)
<a name="l00237"></a>00237     {}
<a name="l00238"></a>00238 
<a name="l00239"></a>00239     std::string <a class="code" href="classRegRegRegOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00240"></a>00240 };
<a name="l00241"></a>00241 
<a name="l00242"></a><a class="code" href="classRegRegImmOp.html">00242</a> <span class="keyword">class </span><a class="code" href="classRegRegImmOp.html">RegRegImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00243"></a>00243 {
<a name="l00244"></a>00244   <span class="keyword">protected</span>:
<a name="l00245"></a><a class="code" href="classRegRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00245</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00246"></a><a class="code" href="classRegRegImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00246</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00247"></a><a class="code" href="classRegRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">00247</a>     uint64_t <a class="code" href="classRegRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>;
<a name="l00248"></a>00248 
<a name="l00249"></a><a class="code" href="classRegRegImmOp.html#a877a7ce0fe90e8d68be64602fde5b8b6">00249</a>     <a class="code" href="classRegRegImmOp.html#a877a7ce0fe90e8d68be64602fde5b8b6">RegRegImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00250"></a>00250                 <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1,
<a name="l00251"></a>00251                 uint64_t _imm) :
<a name="l00252"></a>00252         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00253"></a>00253         <a class="code" href="classRegRegImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegRegImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classRegRegImmOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>(_imm)
<a name="l00254"></a>00254     {}
<a name="l00255"></a>00255 
<a name="l00256"></a>00256     std::string <a class="code" href="classRegRegImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00257"></a>00257 };
<a name="l00258"></a>00258 
<a name="l00259"></a><a class="code" href="classRegImmImmOp.html">00259</a> <span class="keyword">class </span><a class="code" href="classRegImmImmOp.html">RegImmImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00260"></a>00260 {
<a name="l00261"></a>00261   <span class="keyword">protected</span>:
<a name="l00262"></a><a class="code" href="classRegImmImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00262</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00263"></a><a class="code" href="classRegImmImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00263</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00264"></a><a class="code" href="classRegImmImmOp.html#a846a1153344f66cc5d7c5af6fc071bb4">00264</a>     uint64_t <a class="code" href="classRegImmImmOp.html#a846a1153344f66cc5d7c5af6fc071bb4">imm1</a>;
<a name="l00265"></a><a class="code" href="classRegImmImmOp.html#a4b3bca3d7461f9d143e9bcd456390a27">00265</a>     uint64_t <a class="code" href="classRegImmImmOp.html#a4b3bca3d7461f9d143e9bcd456390a27">imm2</a>;
<a name="l00266"></a>00266 
<a name="l00267"></a><a class="code" href="classRegImmImmOp.html#a7b25d52adf1128abfb4080ae20595e60">00267</a>     <a class="code" href="classRegImmImmOp.html#a7b25d52adf1128abfb4080ae20595e60">RegImmImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00268"></a>00268                 <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, uint64_t _imm1, uint64_t _imm2) :
<a name="l00269"></a>00269         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00270"></a>00270         <a class="code" href="classRegImmImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegImmImmOp.html#a846a1153344f66cc5d7c5af6fc071bb4">imm1</a>(_imm1), <a class="code" href="classRegImmImmOp.html#a4b3bca3d7461f9d143e9bcd456390a27">imm2</a>(_imm2)
<a name="l00271"></a>00271     {}
<a name="l00272"></a>00272 
<a name="l00273"></a>00273     std::string <a class="code" href="classRegImmImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00274"></a>00274 };
<a name="l00275"></a>00275 
<a name="l00276"></a><a class="code" href="classRegRegImmImmOp.html">00276</a> <span class="keyword">class </span><a class="code" href="classRegRegImmImmOp.html">RegRegImmImmOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278   <span class="keyword">protected</span>:
<a name="l00279"></a><a class="code" href="classRegRegImmImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00279</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegImmImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00280"></a><a class="code" href="classRegRegImmImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00280</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegRegImmImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00281"></a><a class="code" href="classRegRegImmImmOp.html#a846a1153344f66cc5d7c5af6fc071bb4">00281</a>     uint64_t <a class="code" href="classRegRegImmImmOp.html#a846a1153344f66cc5d7c5af6fc071bb4">imm1</a>;
<a name="l00282"></a><a class="code" href="classRegRegImmImmOp.html#a4b3bca3d7461f9d143e9bcd456390a27">00282</a>     uint64_t <a class="code" href="classRegRegImmImmOp.html#a4b3bca3d7461f9d143e9bcd456390a27">imm2</a>;
<a name="l00283"></a>00283 
<a name="l00284"></a><a class="code" href="classRegRegImmImmOp.html#ae4d369ca0d5dddcf8607fdb94fc6e89c">00284</a>     <a class="code" href="classRegRegImmImmOp.html#ae4d369ca0d5dddcf8607fdb94fc6e89c">RegRegImmImmOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00285"></a>00285                    <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1,
<a name="l00286"></a>00286                    uint64_t _imm1, uint64_t _imm2) :
<a name="l00287"></a>00287         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00288"></a>00288         <a class="code" href="classRegRegImmImmOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegRegImmImmOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1), <a class="code" href="classRegRegImmImmOp.html#a846a1153344f66cc5d7c5af6fc071bb4">imm1</a>(_imm1), <a class="code" href="classRegRegImmImmOp.html#a4b3bca3d7461f9d143e9bcd456390a27">imm2</a>(_imm2)
<a name="l00289"></a>00289     {}
<a name="l00290"></a>00290 
<a name="l00291"></a>00291     std::string <a class="code" href="classRegRegImmImmOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00292"></a>00292 };
<a name="l00293"></a>00293 
<a name="l00294"></a><a class="code" href="classRegImmRegShiftOp.html">00294</a> <span class="keyword">class </span><a class="code" href="classRegImmRegShiftOp.html">RegImmRegShiftOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296   <span class="keyword">protected</span>:
<a name="l00297"></a><a class="code" href="classRegImmRegShiftOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">00297</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmRegShiftOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>;
<a name="l00298"></a><a class="code" href="classRegImmRegShiftOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">00298</a>     uint64_t <a class="code" href="classRegImmRegShiftOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>;
<a name="l00299"></a><a class="code" href="classRegImmRegShiftOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">00299</a>     <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="classRegImmRegShiftOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>;
<a name="l00300"></a><a class="code" href="classRegImmRegShiftOp.html#a378dfadeb317c390962c147be928d92d">00300</a>     int32_t <a class="code" href="classRegImmRegShiftOp.html#a378dfadeb317c390962c147be928d92d">shiftAmt</a>;
<a name="l00301"></a><a class="code" href="classRegImmRegShiftOp.html#ae5b7df4bd366c5419743bf5f679485b9">00301</a>     <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90de">ArmShiftType</a> <a class="code" href="classRegImmRegShiftOp.html#ae5b7df4bd366c5419743bf5f679485b9">shiftType</a>;
<a name="l00302"></a>00302 
<a name="l00303"></a><a class="code" href="classRegImmRegShiftOp.html#a6ac5b901d95dfce68c0666393d0c0a6e">00303</a>     <a class="code" href="classRegImmRegShiftOp.html#a6ac5b901d95dfce68c0666393d0c0a6e">RegImmRegShiftOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass,
<a name="l00304"></a>00304                      <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _dest, uint64_t _imm, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> _op1,
<a name="l00305"></a>00305                      int32_t _shiftAmt, <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90de">ArmShiftType</a> _shiftType) :
<a name="l00306"></a>00306         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass),
<a name="l00307"></a>00307         <a class="code" href="classRegImmRegShiftOp.html#aec72e8e45bdc87abeeeb75d2a8a9a716">dest</a>(_dest), <a class="code" href="classRegImmRegShiftOp.html#a2b4406ad2843b5aa12d244d01d8fdc69">imm</a>(_imm), <a class="code" href="classRegImmRegShiftOp.html#a4c465c43ad568f8bcf8ae71480e9cfea">op1</a>(_op1),
<a name="l00308"></a>00308         <a class="code" href="classRegImmRegShiftOp.html#a378dfadeb317c390962c147be928d92d">shiftAmt</a>(_shiftAmt), <a class="code" href="classRegImmRegShiftOp.html#ae5b7df4bd366c5419743bf5f679485b9">shiftType</a>(_shiftType)
<a name="l00309"></a>00309     {}
<a name="l00310"></a>00310 
<a name="l00311"></a>00311     std::string <a class="code" href="classRegImmRegShiftOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00312"></a>00312 };
<a name="l00313"></a>00313 
<a name="l00314"></a><a class="code" href="classUnknownOp.html">00314</a> <span class="keyword">class </span><a class="code" href="classUnknownOp.html">UnknownOp</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>
<a name="l00315"></a>00315 {
<a name="l00316"></a>00316   <span class="keyword">protected</span>:
<a name="l00317"></a>00317 
<a name="l00318"></a><a class="code" href="classUnknownOp.html#ac417d3ae39649e144011ef74b6a20b43">00318</a>     <a class="code" href="classUnknownOp.html#ac417d3ae39649e144011ef74b6a20b43">UnknownOp</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst, OpClass __opClass) :
<a name="l00319"></a>00319         <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass)
<a name="l00320"></a>00320     {}
<a name="l00321"></a>00321 
<a name="l00322"></a>00322     std::string <a class="code" href="classUnknownOp.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00323"></a>00323 };
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
