#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x152713740 .scope module, "FIFO_tb_wave" "FIFO_tb_wave" 2 3;
 .timescale -9 -12;
P_0x15270e5f0 .param/l "ASIZE" 0 2 6, +C4<00000000000000000000000000000011>;
P_0x15270e630 .param/l "DEPTH" 0 2 7, +C4<00000000000000000000000000000001000>;
P_0x15270e670 .param/l "DSIZE" 0 2 5, +C4<00000000000000000000000000001000>;
v0x15272fc00_0 .var/i "i", 31 0;
v0x15272fca0_0 .var "rclk", 0 0;
v0x15272fd40_0 .net "rdata", 7 0, L_0x152730660;  1 drivers
v0x15272fe10_0 .net "rempty", 0 0, v0x15272c6c0_0;  1 drivers
v0x15272fee0_0 .var "rinc", 0 0;
v0x15272fff0_0 .var "rrst_n", 0 0;
v0x152730080_0 .var/i "seed", 31 0;
v0x152730110_0 .var "wclk", 0 0;
v0x152730220_0 .var "wdata", 7 0;
v0x152730330_0 .net "wfull", 0 0, v0x15272eb00_0;  1 drivers
v0x1527303c0_0 .var "winc", 0 0;
v0x152730450_0 .var "wrst_n", 0 0;
S_0x15270f310 .scope module, "fifo" "FIFO" 2 14, 3 11 0, S_0x152713740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x152717510 .param/l "ASIZE" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x152717550 .param/l "DSIZE" 0 3 11, +C4<00000000000000000000000000001000>;
v0x15272ef90_0 .net "raddr", 2 0, L_0x152730710;  1 drivers
v0x15272f040_0 .net "rclk", 0 0, v0x15272fca0_0;  1 drivers
v0x15272f120_0 .net "rdata", 7 0, L_0x152730660;  alias, 1 drivers
v0x15272f1b0_0 .net "rempty", 0 0, v0x15272c6c0_0;  alias, 1 drivers
v0x15272f260_0 .net "rinc", 0 0, v0x15272fee0_0;  1 drivers
v0x15272f330_0 .net "rptr", 3 0, v0x15272ca50_0;  1 drivers
v0x15272f400_0 .net "rq2_wptr", 3 0, v0x15272d880_0;  1 drivers
v0x15272f4d0_0 .net "rrst_n", 0 0, v0x15272fff0_0;  1 drivers
v0x15272f5a0_0 .net "waddr", 2 0, L_0x152731150;  1 drivers
v0x15272f6b0_0 .net "wclk", 0 0, v0x152730110_0;  1 drivers
v0x15272f740_0 .net "wdata", 7 0, v0x152730220_0;  1 drivers
v0x15272f7d0_0 .net "wfull", 0 0, v0x15272eb00_0;  alias, 1 drivers
v0x15272f8a0_0 .net "winc", 0 0, v0x1527303c0_0;  1 drivers
v0x15272f970_0 .net "wptr", 3 0, v0x15272ed40_0;  1 drivers
v0x15272fa40_0 .net "wq2_rptr", 3 0, v0x15272d1c0_0;  1 drivers
v0x15272fb10_0 .net "wrst_n", 0 0, v0x152730450_0;  1 drivers
S_0x15271ba90 .scope module, "fifomem" "FIFO_memory" 3 38, 4 13 0, S_0x15270f310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /INPUT 8 "wdata";
    .port_info 2 /INPUT 3 "waddr";
    .port_info 3 /INPUT 3 "raddr";
    .port_info 4 /INPUT 1 "wclk_en";
    .port_info 5 /INPUT 1 "wfull";
    .port_info 6 /INPUT 1 "wclk";
P_0x15270fd90 .param/l "ADDR_SIZE" 0 4 14, +C4<00000000000000000000000000000011>;
P_0x15270fdd0 .param/l "DATA_SIZE" 0 4 13, +C4<00000000000000000000000000001000>;
P_0x15270fe10 .param/l "DEPTH" 1 4 21, +C4<00000000000000000000000000000001000>;
L_0x152730660 .functor BUFZ 8, L_0x1527304e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x15270e700_0 .net *"_ivl_0", 7 0, L_0x1527304e0;  1 drivers
v0x15272b230_0 .net *"_ivl_2", 4 0, L_0x152730580;  1 drivers
L_0x148040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15272b2e0_0 .net *"_ivl_5", 1 0, L_0x148040010;  1 drivers
v0x15272b3a0 .array "mem", 7 0, 7 0;
v0x15272b440_0 .net "raddr", 2 0, L_0x152730710;  alias, 1 drivers
v0x15272b530_0 .net "rdata", 7 0, L_0x152730660;  alias, 1 drivers
v0x15272b5e0_0 .net "waddr", 2 0, L_0x152731150;  alias, 1 drivers
v0x15272b690_0 .net "wclk", 0 0, v0x152730110_0;  alias, 1 drivers
v0x15272b730_0 .net "wclk_en", 0 0, v0x1527303c0_0;  alias, 1 drivers
v0x15272b840_0 .net "wdata", 7 0, v0x152730220_0;  alias, 1 drivers
v0x15272b8e0_0 .net "wfull", 0 0, v0x15272eb00_0;  alias, 1 drivers
E_0x152717a30 .event posedge, v0x15272b690_0;
L_0x1527304e0 .array/port v0x15272b3a0, L_0x152730580;
L_0x152730580 .concat [ 3 2 0 0], L_0x152730710, L_0x148040010;
S_0x15272b9f0 .scope module, "rptr_empty" "rptr_empty" 3 48, 5 9 0, S_0x15270f310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 3 "raddr";
    .port_info 2 /OUTPUT 4 "rptr";
    .port_info 3 /INPUT 4 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x1527179f0 .param/l "ADDR_SIZE" 0 5 9, +C4<00000000000000000000000000000011>;
L_0x152730a30 .functor NOT 4, L_0x152730910, C4<0000>, C4<0000>, C4<0000>;
L_0x152730b00 .functor AND 4, L_0x152730830, L_0x152730a30, C4<1111>, C4<1111>;
L_0x152730f80 .functor XOR 4, L_0x152730e60, L_0x152730c10, C4<0000>, C4<0000>;
v0x15272bde0_0 .net *"_ivl_10", 3 0, L_0x152730a30;  1 drivers
v0x15272bea0_0 .net *"_ivl_12", 3 0, L_0x152730b00;  1 drivers
v0x15272bf40_0 .net *"_ivl_16", 3 0, L_0x152730e60;  1 drivers
v0x15272bfd0_0 .net *"_ivl_18", 2 0, L_0x152730d50;  1 drivers
v0x15272c060_0 .net *"_ivl_2", 3 0, L_0x152730830;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15272c130_0 .net *"_ivl_20", 0 0, L_0x1480400e8;  1 drivers
L_0x148040058 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15272c1e0_0 .net *"_ivl_5", 2 0, L_0x148040058;  1 drivers
v0x15272c290_0 .net *"_ivl_6", 3 0, L_0x152730910;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15272c340_0 .net *"_ivl_9", 2 0, L_0x1480400a0;  1 drivers
v0x15272c450_0 .net "raddr", 2 0, L_0x152730710;  alias, 1 drivers
v0x15272c510_0 .var "rbin", 3 0;
v0x15272c5a0_0 .net "rbin_next", 3 0, L_0x152730c10;  1 drivers
v0x15272c630_0 .net "rclk", 0 0, v0x15272fca0_0;  alias, 1 drivers
v0x15272c6c0_0 .var "rempty", 0 0;
v0x15272c760_0 .net "rempty_val", 0 0, L_0x152731030;  1 drivers
v0x15272c800_0 .net "rgray_next", 3 0, L_0x152730f80;  1 drivers
v0x15272c8b0_0 .net "rinc", 0 0, v0x15272fee0_0;  alias, 1 drivers
v0x15272ca50_0 .var "rptr", 3 0;
v0x15272cb00_0 .net "rq2_wptr", 3 0, v0x15272d880_0;  alias, 1 drivers
v0x15272cbb0_0 .net "rrst_n", 0 0, v0x15272fff0_0;  alias, 1 drivers
E_0x15272bd90/0 .event negedge, v0x15272cbb0_0;
E_0x15272bd90/1 .event posedge, v0x15272c630_0;
E_0x15272bd90 .event/or E_0x15272bd90/0, E_0x15272bd90/1;
L_0x152730710 .part v0x15272c510_0, 0, 3;
L_0x152730830 .concat [ 1 3 0 0], v0x15272fee0_0, L_0x148040058;
L_0x152730910 .concat [ 1 3 0 0], v0x15272c6c0_0, L_0x1480400a0;
L_0x152730c10 .arith/sum 4, v0x15272c510_0, L_0x152730b00;
L_0x152730d50 .part L_0x152730c10, 1, 3;
L_0x152730e60 .concat [ 3 1 0 0], L_0x152730d50, L_0x1480400e8;
L_0x152731030 .cmp/eq 4, L_0x152730f80, v0x15272d880_0;
S_0x15272cd00 .scope module, "sync_r2w" "two_ff_sync" 3 24, 6 9 0, S_0x15270f310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x15272bca0 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x15272ceb0_0 .net "clk", 0 0, v0x152730110_0;  alias, 1 drivers
v0x15272d060_0 .net "din", 3 0, v0x15272ca50_0;  alias, 1 drivers
v0x15272d110_0 .var "q1", 3 0;
v0x15272d1c0_0 .var "q2", 3 0;
v0x15272d270_0 .net "rst_n", 0 0, v0x152730450_0;  alias, 1 drivers
E_0x15272cff0/0 .event negedge, v0x15272d270_0;
E_0x15272cff0/1 .event posedge, v0x15272b690_0;
E_0x15272cff0 .event/or E_0x15272cff0/0, E_0x15272cff0/1;
S_0x15272d390 .scope module, "sync_w2r" "two_ff_sync" 3 31, 6 9 0, S_0x15270f310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "q2";
    .port_info 1 /INPUT 4 "din";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst_n";
P_0x15272d550 .param/l "SIZE" 0 6 9, +C4<000000000000000000000000000000100>;
v0x15272d5d0_0 .net "clk", 0 0, v0x15272fca0_0;  alias, 1 drivers
v0x15272d720_0 .net "din", 3 0, v0x15272ed40_0;  alias, 1 drivers
v0x15272d7c0_0 .var "q1", 3 0;
v0x15272d880_0 .var "q2", 3 0;
v0x15272d940_0 .net "rst_n", 0 0, v0x15272fff0_0;  alias, 1 drivers
S_0x15272da50 .scope module, "wptr_full" "wptr_full" 3 58, 7 9 0, S_0x15270f310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 3 "waddr";
    .port_info 2 /OUTPUT 4 "wptr";
    .port_info 3 /INPUT 4 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x15272dc50 .param/l "ADDR_SIZE" 0 7 9, +C4<00000000000000000000000000000011>;
L_0x1527314d0 .functor NOT 4, L_0x152731350, C4<0000>, C4<0000>, C4<0000>;
L_0x152731580 .functor AND 4, L_0x1527311f0, L_0x1527314d0, C4<1111>, C4<1111>;
L_0x1527319e0 .functor XOR 4, L_0x1527318c0, L_0x152731670, C4<0000>, C4<0000>;
L_0x152731b70 .functor NOT 2, L_0x152731a90, C4<00>, C4<00>, C4<00>;
v0x15272de40_0 .net *"_ivl_10", 3 0, L_0x1527314d0;  1 drivers
v0x15272dee0_0 .net *"_ivl_12", 3 0, L_0x152731580;  1 drivers
v0x15272df80_0 .net *"_ivl_16", 3 0, L_0x1527318c0;  1 drivers
v0x15272e010_0 .net *"_ivl_18", 2 0, L_0x1527317b0;  1 drivers
v0x15272e0a0_0 .net *"_ivl_2", 3 0, L_0x1527311f0;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15272e170_0 .net *"_ivl_20", 0 0, L_0x1480401c0;  1 drivers
v0x15272e220_0 .net *"_ivl_25", 1 0, L_0x152731a90;  1 drivers
v0x15272e2d0_0 .net *"_ivl_26", 1 0, L_0x152731b70;  1 drivers
v0x15272e380_0 .net *"_ivl_29", 1 0, L_0x152731c20;  1 drivers
v0x15272e490_0 .net *"_ivl_30", 3 0, L_0x152731d40;  1 drivers
L_0x148040130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15272e540_0 .net *"_ivl_5", 2 0, L_0x148040130;  1 drivers
v0x15272e5f0_0 .net *"_ivl_6", 3 0, L_0x152731350;  1 drivers
L_0x148040178 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x15272e6a0_0 .net *"_ivl_9", 2 0, L_0x148040178;  1 drivers
v0x15272e750_0 .net "waddr", 2 0, L_0x152731150;  alias, 1 drivers
v0x15272e810_0 .var "wbin", 3 0;
v0x15272e8a0_0 .net "wbin_next", 3 0, L_0x152731670;  1 drivers
v0x15272e930_0 .net "wclk", 0 0, v0x152730110_0;  alias, 1 drivers
v0x15272eb00_0 .var "wfull", 0 0;
v0x15272eb90_0 .net "wfull_val", 0 0, L_0x152731e70;  1 drivers
v0x15272ec20_0 .net "wgray_next", 3 0, L_0x1527319e0;  1 drivers
v0x15272ecb0_0 .net "winc", 0 0, v0x1527303c0_0;  alias, 1 drivers
v0x15272ed40_0 .var "wptr", 3 0;
v0x15272edd0_0 .net "wq2_rptr", 3 0, v0x15272d1c0_0;  alias, 1 drivers
v0x15272ee60_0 .net "wrst_n", 0 0, v0x152730450_0;  alias, 1 drivers
L_0x152731150 .part v0x15272e810_0, 0, 3;
L_0x1527311f0 .concat [ 1 3 0 0], v0x1527303c0_0, L_0x148040130;
L_0x152731350 .concat [ 1 3 0 0], v0x15272eb00_0, L_0x148040178;
L_0x152731670 .arith/sum 4, v0x15272e810_0, L_0x152731580;
L_0x1527317b0 .part L_0x152731670, 1, 3;
L_0x1527318c0 .concat [ 3 1 0 0], L_0x1527317b0, L_0x1480401c0;
L_0x152731a90 .part v0x15272d1c0_0, 2, 2;
L_0x152731c20 .part v0x15272d1c0_0, 0, 2;
L_0x152731d40 .concat [ 2 2 0 0], L_0x152731c20, L_0x152731b70;
L_0x152731e70 .cmp/eq 4, L_0x1527319e0, L_0x152731d40;
    .scope S_0x15272cd00;
T_0 ;
    %wait E_0x15272cff0;
    %load/vec4 v0x15272d270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x15272d110_0, 0;
    %assign/vec4 v0x15272d1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15272d110_0;
    %load/vec4 v0x15272d060_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x15272d110_0, 0;
    %assign/vec4 v0x15272d1c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15272d390;
T_1 ;
    %wait E_0x15272bd90;
    %load/vec4 v0x15272d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x15272d7c0_0, 0;
    %assign/vec4 v0x15272d880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x15272d7c0_0;
    %load/vec4 v0x15272d720_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x15272d7c0_0, 0;
    %assign/vec4 v0x15272d880_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15271ba90;
T_2 ;
    %wait E_0x152717a30;
    %load/vec4 v0x15272b730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x15272b8e0_0;
    %nor/r;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x15272b840_0;
    %load/vec4 v0x15272b5e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15272b3a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x15272b9f0;
T_3 ;
    %wait E_0x15272bd90;
    %load/vec4 v0x15272cbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x15272ca50_0, 0;
    %assign/vec4 v0x15272c510_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x15272c5a0_0;
    %load/vec4 v0x15272c800_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x15272ca50_0, 0;
    %assign/vec4 v0x15272c510_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x15272b9f0;
T_4 ;
    %wait E_0x15272bd90;
    %load/vec4 v0x15272cbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15272c6c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15272c760_0;
    %assign/vec4 v0x15272c6c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15272da50;
T_5 ;
    %wait E_0x15272cff0;
    %load/vec4 v0x15272ee60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v0x15272ed40_0, 0;
    %assign/vec4 v0x15272e810_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15272e8a0_0;
    %load/vec4 v0x15272ec20_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 4;
    %assign/vec4 v0x15272ed40_0, 0;
    %assign/vec4 v0x15272e810_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15272da50;
T_6 ;
    %wait E_0x15272cff0;
    %load/vec4 v0x15272ee60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15272eb00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15272eb90_0;
    %assign/vec4 v0x15272eb00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x152713740;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x152730080_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x152713740;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x152730110_0;
    %inv;
    %store/vec4 v0x152730110_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x152713740;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x15272fca0_0;
    %inv;
    %store/vec4 v0x15272fca0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x152713740;
T_10 ;
    %vpi_call 2 34 "$dumpfile", "fifo_wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x152713740 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152730110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15272fca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152730450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15272fff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527303c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15272fee0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x152730220_0, 0, 8;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152730450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15272fff0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152730450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15272fff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15272fee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x15272fc00_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_func 2 47 "$random" 32, v0x152730080_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x152730220_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527303c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527303c0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x15272fc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15272fee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527303c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x15272fc00_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_10.3, 5;
    %vpi_func 2 54 "$random" 32, v0x152730080_0 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x152730220_0, 0, 8;
    %delay 10000, 0;
    %load/vec4 v0x15272fc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1527303c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15272fee0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x15272fc00_0;
    %pad/s 35;
    %cmpi/s 11, 0, 35;
    %jmp/0xz T_10.5, 5;
    %delay 20000, 0;
    %load/vec4 v0x15272fc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15272fc00_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "FIFO_tb_wave.v";
    "FIFO.v";
    "FIFO_memory.v";
    "rptr_empty.v";
    "two_ff_sync.v";
    "wptr_full.v";
