Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 375da1d1fab2419e825b65a64720ee47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_COMPLETE_tb_behav xil_defaultlib.RISCV_COMPLETE_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port AluResult [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:98]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 32 for port AluResult [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:110]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:116]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:118]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port a [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port b [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:124]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port c [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o [C:/Users/yashp/OneDrive/Documents/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/RISCV_COMPLETE.sv:126]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_extender
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.mux_2
Compiling module xil_defaultlib.RISCV_COMPLETE
Compiling module xil_defaultlib.RISCV_COMPLETE_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_COMPLETE_tb_behav
