"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (3bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         31
    Sequential        :         24
    Combinational     :          7

  Latency Index       :          8
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         22
  Pin Pair            :         41

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 31 (FU: 5 + REG: 24 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 41(net 22) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	20 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

"../benchmarks/ave16/ave16.c", line 21: Warning: global variable 'in0' unused <W2600>
option -c1000 -s ave16.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (ave16.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  :  1  (32bit:1)
  >  :  1  (32bit:1)
  -- :  1  (32bit:1)
  <  :  1  (32bit:1)
  ++ :  1  (32bit:1)
  += :  1  (32bit:1)
  /  :  1  (32bit:1)
  Data transfer : 21

 === array / memory ===
  read  :  3
  write :  1
I_BT4383: Generate memory library file / memory constraint file.
	ave16-auto.MLIB
	ave16-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (4bit:1)
  Data transfer : 39

 === array / memory ===
  read  : 14
  write : 31
I_BT4382: Generate functional unit library files / functional unit constraint files.
	ave16-auto.FLIB
	ave16-auto.FCNT
	ave16-amacro-auto.FLIB
	ave16-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : ave16
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         42
    Sequential        :         30
    Combinational     :         12

  Latency Index       :         16
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.17ns

  Net                 :         29
  Pin Pair            :         53

  Port                :         18
    In                :         10
    Out               :          8

TOTAL AREA 42 (FU: 10 + REG: 30 + MUX: 2 + DEC: 0 + MISC: 0) + pin pair 53(net 29) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 4 warning      exist
	17 information  exist
	---> SEE ave16.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [ave16] #####

