{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 13:45:30 2014 " "Info: Processing started: Tue Aug 05 13:45:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacontrol.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fpgacontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACONTROL " "Info: Found entity 1: FPGACONTROL" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "freqcalc/freqcalc.bdf " "Warning: Can't analyze file -- file freqcalc/freqcalc.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file freqcalc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 freqcalc " "Info: Found entity 1: freqcalc" {  } { { "freqcalc.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcalc/choose.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file freqcalc/choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choose-one " "Info: Found design unit 1: choose-one" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 choose " "Info: Found entity 1: choose" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll80m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll80m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll80m-SYN " "Info: Found design unit 1: pll80m-SYN" {  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL80M " "Info: Found entity 1: PLL80M" {  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10m.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file div10m.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 div10m " "Info: Found entity 1: div10m" {  } { { "div10m.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/div10m.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo12.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo12-SYN " "Info: Found design unit 1: fifo12-SYN" {  } { { "FIFO12.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FIFO12.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO12 " "Info: Found entity 1: FIFO12" {  } { { "FIFO12.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FIFO12.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "datacarry/WRREEQ.vhd " "Warning: Can't analyze file -- file datacarry/WRREEQ.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datacarry/wrreq1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datacarry/wrreq1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRREQ1-one " "Info: Found design unit 1: WRREQ1-one" {  } { { "datacarry/WRREQ1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/datacarry/WRREQ1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WRREQ1 " "Info: Found entity 1: WRREQ1" {  } { { "datacarry/WRREQ1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/datacarry/WRREQ1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Info: Found design unit 1: ram2port-SYN" {  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM2PORT " "Info: Found entity 1: RAM2PORT" {  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frew.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file frew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FREW " "Info: Found entity 1: FREW" {  } { { "FREW.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds/phasetest.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dds/phasetest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PHASETEST-one " "Info: Found design unit 1: PHASETEST-one" {  } { { "dds/PHASETEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/dds/PHASETEST.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PHASETEST " "Info: Found entity 1: PHASETEST" {  } { { "dds/PHASETEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/dds/PHASETEST.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST-one " "Info: Found design unit 1: TEST-one" {  } { { "TEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEST.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Info: Found entity 1: TEST" {  } { { "TEST.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEST.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP-decoder " "Info: Found design unit 1: TEMP-decoder" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEMP " "Info: Found entity 1: TEMP" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file temp2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEMP2-decoder " "Info: Found design unit 1: TEMP2-decoder" {  } { { "TEMP2.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TEMP2 " "Info: Found entity 1: TEMP2" {  } { { "TEMP2.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file choose1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choose1-one " "Info: Found design unit 1: choose1-one" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 choose1 " "Info: Found entity 1: choose1" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACONTROL " "Info: Elaborating entity \"FPGACONTROL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "TEMP inst7 " "Warning: Block or symbol \"TEMP\" of instance \"inst7\" overlaps another block or symbol" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { -56 656 864 72 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "INT4 " "Warning: Pin \"INT4\" is missing source" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 488 -152 24 504 "INT4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "A17 " "Warning: Pin \"A17\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 104 -152 16 120 "A17" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "COUT " "Warning: Pin \"COUT\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "A18 " "Warning: Pin \"A18\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 136 -152 16 152 "A18" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "DIN " "Warning: Pin \"DIN\" not connected" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN\[11..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL80M PLL80M:inst6 " "Info: Elaborating entity \"PLL80M\" for hierarchy \"PLL80M:inst6\"" {  } { { "FPGACONTROL.bdf" "inst6" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL80M:inst6\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "altpll_component" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL80M:inst6\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL80M:inst6\|altpll:altpll_component\"" {  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL80M:inst6\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL80M:inst6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Info: Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Info: Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Info: Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 6250 " "Info: Parameter \"clk2_phase_shift\" = \"6250\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Info: Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL80M " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL80M\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_ad_1.vhd 2 1 " "Warning: Using design file select/latch_ad_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_AD_1-D2AD " "Info: Found design unit 1: LATCH_AD_1-D2AD" {  } { { "latch_ad_1.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_AD_1 " "Info: Found entity 1: LATCH_AD_1" {  } { { "latch_ad_1.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_AD_1 LATCH_AD_1:inst40 " "Info: Elaborating entity \"LATCH_AD_1\" for hierarchy \"LATCH_AD_1:inst40\"" {  } { { "FPGACONTROL.bdf" "inst40" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 352 184 376 480 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_ad_1.vhd(21) " "Warning (10492): VHDL Process Statement warning at latch_ad_1.vhd(21): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_ad_1.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_ad_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_addr.vhd 2 1 " "Warning: Using design file select/latch_addr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_ADDR-latch " "Info: Found design unit 1: LATCH_ADDR-latch" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_ADDR " "Info: Found entity 1: LATCH_ADDR" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_ADDR LATCH_ADDR:inst " "Info: Elaborating entity \"LATCH_ADDR\" for hierarchy \"LATCH_ADDR:inst\"" {  } { { "FPGACONTROL.bdf" "inst" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { -56 136 352 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose choose:inst13 " "Info: Elaborating entity \"choose\" for hierarchy \"choose:inst13\"" {  } { { "FPGACONTROL.bdf" "inst13" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 864 456 656 992 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NWE choose.vhd(21) " "Warning (10492): VHDL Process Statement warning at choose.vhd(21): signal \"NWE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREW FREW:inst1 " "Info: Elaborating entity \"FREW\" for hierarchy \"FREW:inst1\"" {  } { { "FPGACONTROL.bdf" "inst1" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 720 488 680 816 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 FREW:inst1\|74273:inst " "Info: Elaborating entity \"74273\" for hierarchy \"FREW:inst1\|74273:inst\"" {  } { { "FREW.bdf" "inst" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FREW:inst1\|74273:inst " "Info: Elaborated megafunction instantiation \"FREW:inst1\|74273:inst\"" {  } { { "FREW.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FREW.bdf" { { 104 320 440 296 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEMP TEMP:inst7 " "Info: Elaborating entity \"TEMP\" for hierarchy \"TEMP:inst7\"" {  } { { "FPGACONTROL.bdf" "inst7" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { -56 656 864 72 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select/latch_data.vhd 2 1 " "Warning: Using design file select/latch_data.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LATCH_DATA-AD2D " "Info: Found design unit 1: LATCH_DATA-AD2D" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LATCH_DATA " "Info: Found entity 1: LATCH_DATA" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_DATA LATCH_DATA:inst30 " "Info: Elaborating entity \"LATCH_DATA\" for hierarchy \"LATCH_DATA:inst30\"" {  } { { "FPGACONTROL.bdf" "inst30" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 144 160 352 272 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NADV latch_data.vhd(20) " "Warning (10492): VHDL Process Statement warning at latch_data.vhd(20): signal \"NADV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA latch_data.vhd(17) " "Warning (10631): VHDL Process Statement warning at latch_data.vhd(17): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[0\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[1\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[2\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[3\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[4\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[5\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[6\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[7\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[8\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[9\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[10\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[11\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[12\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[13\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[14\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] latch_data.vhd(17) " "Info (10041): Inferred latch for \"DATA\[15\]\" at latch_data.vhd(17)" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose1 choose1:inst9 " "Info: Elaborating entity \"choose1\" for hierarchy \"choose1:inst9\"" {  } { { "FPGACONTROL.bdf" "inst9" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 1024 456 640 1120 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NWE choose1.vhd(20) " "Warning (10492): VHDL Process Statement warning at choose1.vhd(20): signal \"NWE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2PORT RAM2PORT:inst70 " "Info: Elaborating entity \"RAM2PORT\" for hierarchy \"RAM2PORT:inst70\"" {  } { { "FPGACONTROL.bdf" "inst70" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 792 -88 168 944 "inst70" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2PORT:inst70\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"RAM2PORT:inst70\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "altsyncram_component" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2PORT:inst70\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"RAM2PORT:inst70\|altsyncram:altsyncram_component\"" {  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 99 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2PORT:inst70\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"RAM2PORT:inst70\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info: Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info: Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "RAM2PORT.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/RAM2PORT.vhd" 99 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acr1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_acr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acr1 " "Info: Found entity 1: altsyncram_acr1" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acr1 RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated " "Info: Elaborating entity \"altsyncram_acr1\" for hierarchy \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd 2 1 " "Warning: Using design file e:/nios/chen/fpgacontrol/dds/phase_acc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_acc-one " "Info: Found design unit 1: phase_acc-one" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 phase_acc " "Info: Found entity 1: phase_acc" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_acc phase_acc:inst27 " "Info: Elaborating entity \"phase_acc\" for hierarchy \"phase_acc:inst27\"" {  } { { "FPGACONTROL.bdf" "inst27" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 1008 -120 120 1104 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[0\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[0\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[1\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[1\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[2\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[2\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[3\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[3\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[4\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[4\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[5\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[5\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[6\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[6\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[7\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[7\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[8\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[8\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "LATCH_ADDR:inst\|ADDR_RAM\[9\] " "Warning: Converted tri-state buffer \"LATCH_ADDR:inst\|ADDR_RAM\[9\]\" feeding internal logic into a wire" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 29 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[7\] TEMP:inst8\|DOUT\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[7\]\" to the node \"TEMP:inst8\|DOUT\[7\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[6\] TEMP:inst8\|DOUT\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[6\]\" to the node \"TEMP:inst8\|DOUT\[6\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[5\] TEMP:inst8\|DOUT\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[5\]\" to the node \"TEMP:inst8\|DOUT\[5\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[4\] TEMP:inst8\|DOUT\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[4\]\" to the node \"TEMP:inst8\|DOUT\[4\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[3\] TEMP:inst8\|DOUT\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[3\]\" to the node \"TEMP:inst8\|DOUT\[3\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[2\] TEMP:inst8\|DOUT\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[2\]\" to the node \"TEMP:inst8\|DOUT\[2\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[1\] TEMP:inst8\|DOUT\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[1\]\" to the node \"TEMP:inst8\|DOUT\[1\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose1:inst9\|DOUT\[0\] TEMP:inst8\|DOUT\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"choose1:inst9\|DOUT\[0\]\" to the node \"TEMP:inst8\|DOUT\[0\]\" into an OR gate" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[15\] TEMP:inst7\|DOUT\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[15\]\" to the node \"TEMP:inst7\|DOUT\[15\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[14\] TEMP:inst7\|DOUT\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[14\]\" to the node \"TEMP:inst7\|DOUT\[14\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[13\] TEMP:inst7\|DOUT\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[13\]\" to the node \"TEMP:inst7\|DOUT\[13\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[12\] TEMP:inst7\|DOUT\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[12\]\" to the node \"TEMP:inst7\|DOUT\[12\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[11\] TEMP:inst7\|DOUT\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[11\]\" to the node \"TEMP:inst7\|DOUT\[11\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[10\] TEMP:inst7\|DOUT\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[10\]\" to the node \"TEMP:inst7\|DOUT\[10\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[9\] TEMP:inst7\|DOUT\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[9\]\" to the node \"TEMP:inst7\|DOUT\[9\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "choose:inst13\|DOUT\[8\] TEMP:inst7\|DOUT\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"choose:inst13\|DOUT\[8\]\" to the node \"TEMP:inst7\|DOUT\[8\]\" into an OR gate" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LATCH_DATA:inst30\|DATA\[0\]_102 " "Warning: Latch LATCH_DATA:inst30\|DATA\[0\]_102 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA NADV " "Warning: Ports D and ENA on the latch are fed by the same signal NADV" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } { 384 120 184 400 "NADV" "" } { 160 120 161 176 "NADV" "" } { -8 64 136 8 "NADV" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "INT4 GND " "Warning (13410): Pin \"INT4\" is stuck at GND" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 488 -152 24 504 "INT4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[0\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[1\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[2\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[3\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[4\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[5\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[6\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[7\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[8\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LATCH_ADDR:inst\|ADDR_RAM\[9\]~en " "Info: Register \"LATCH_ADDR:inst\|ADDR_RAM\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL80M:inst6\|altpll:altpll_component\|pll " "Info: Adding node \"PLL80M:inst6\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A17 " "Warning (15610): No output dependent on input pin \"A17\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 104 -152 16 120 "A17" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COUT " "Warning (15610): No output dependent on input pin \"COUT\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 360 -152 16 376 "COUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A18 " "Warning (15610): No output dependent on input pin \"A18\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 136 -152 16 152 "A18" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[11\] " "Warning (15610): No output dependent on input pin \"DIN\[11\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[10\] " "Warning (15610): No output dependent on input pin \"DIN\[10\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[9\] " "Warning (15610): No output dependent on input pin \"DIN\[9\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[8\] " "Warning (15610): No output dependent on input pin \"DIN\[8\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[7\] " "Warning (15610): No output dependent on input pin \"DIN\[7\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[6\] " "Warning (15610): No output dependent on input pin \"DIN\[6\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[5\] " "Warning (15610): No output dependent on input pin \"DIN\[5\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[4\] " "Warning (15610): No output dependent on input pin \"DIN\[4\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[3\] " "Warning (15610): No output dependent on input pin \"DIN\[3\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[2\] " "Warning (15610): No output dependent on input pin \"DIN\[2\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[1\] " "Warning (15610): No output dependent on input pin \"DIN\[1\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DIN\[0\] " "Warning (15610): No output dependent on input pin \"DIN\[0\]\"" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 440 -152 16 456 "DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Info: Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "202 " "Info: Implemented 202 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Info: Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 13:45:33 2014 " "Info: Processing ended: Tue Aug 05 13:45:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 13:45:34 2014 " "Info: Processing started: Tue Aug 05 13:45:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACONTROL EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"FPGACONTROL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "PLL80M:inst6\|altpll:altpll_component\|pll clock1 " "Warning: Compensate clock of PLL \"PLL80M:inst6\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL80M:inst6\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"PLL80M:inst6\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL80M:inst6\|altpll:altpll_component\|_clk1 8 5 0 0 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL80M:inst6\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL80M:inst6\|altpll:altpll_component\|_clk2 8 5 90 6250 " "Info: Implementing clock multiplication of 8, clock division of 5, and phase shift of 90 degrees (6250 ps) for PLL80M:inst6\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 684 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 685 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 686 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL80M:inst6\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL80M:inst6\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 236 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL80M:inst6\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node PLL80M:inst6\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 533 3 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 236 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input)) " "Info: Automatically promoted node NWE (placed in PIN 90 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4 " "Info: Destination node inst4" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 560 624 360 "inst4" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 244 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|process_0~0 " "Info: Destination node LATCH_ADDR:inst\|process_0~0" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 360 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[7\]~17 " "Info: Destination node choose1:inst9\|DOUT\[7\]~17" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[7]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 362 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose:inst13\|DOUT\[15\]~16 " "Info: Destination node choose:inst13\|DOUT\[15\]~16" {  } { { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose:inst13|DOUT[15]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 364 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[7\]~18 " "Info: Destination node choose1:inst9\|DOUT\[7\]~18" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[7]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 366 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[6\]~22 " "Info: Destination node choose1:inst9\|DOUT\[6\]~22" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[6]~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 370 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[5\]~25 " "Info: Destination node choose1:inst9\|DOUT\[5\]~25" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[5]~25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 374 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[4\]~28 " "Info: Destination node choose1:inst9\|DOUT\[4\]~28" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[4]~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 378 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[3\]~31 " "Info: Destination node choose1:inst9\|DOUT\[3\]~31" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[3]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 382 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[2\]~34 " "Info: Destination node choose1:inst9\|DOUT\[2\]~34" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[2]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 386 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { NWE } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 67 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node NADV (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "choose1:inst9\|DOUT\[7\]~42 " "Info: Destination node choose1:inst9\|DOUT\[7\]~42" {  } { { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { choose1:inst9|DOUT[7]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 400 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst30\|DATA\[0\]~0 " "Info: Destination node LATCH_DATA:inst30\|DATA\[0\]~0" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst30|DATA[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 417 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_DATA:inst30\|process_0~0 " "Info: Destination node LATCH_DATA:inst30\|process_0~0" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst30|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 418 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|CS_FREQ_WR_H " "Info: Destination node LATCH_ADDR:inst\|CS_FREQ_WR_H" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 15 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|CS_FREQ_WR_H } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 228 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LATCH_ADDR:inst\|CS_FREQ_WR_L " "Info: Destination node LATCH_ADDR:inst\|CS_FREQ_WR_L" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 13 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_ADDR:inst|CS_FREQ_WR_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 232 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/temp/quartusii11/quartus/bin/pin_planner.ppl" { NADV } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 65 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LATCH_DATA:inst30\|DATA\[0\]~0  " "Info: Automatically promoted node LATCH_DATA:inst30\|DATA\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst30|DATA[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 417 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst19  " "Info: Automatically promoted node inst19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 242 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Info: Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/" 0 { } { { 0 { 0 ""} 0 243 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL80M:inst6\|altpll:altpll_component\|pll clk\[2\] DACLK " "Warning: PLL \"PLL80M:inst6\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"DACLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "PLL80M.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/PLL80M.vhd" 155 0 0 } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 512 112 376 696 "inst6" "" } } } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 544 -160 16 560 "DACLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.513 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[22\] 1 REG LAB_X12_Y7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y7; Fanout = 10; REG Node = 'phase_acc:inst27\|acc\[22\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[22] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.176 ns) 1.513 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X11_Y3 1 " "Info: 2: + IC(1.337 ns) + CELL(0.176 ns) = 1.513 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { phase_acc:inst27|acc[22] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 11.63 % ) " "Info: Total cell delay = 0.176 ns ( 11.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.337 ns ( 88.37 % ) " "Info: Total interconnect delay = 1.337 ns ( 88.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { phase_acc:inst27|acc[22] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Info: Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "27 " "Warning: Found 27 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[15\] 0 " "Info: Pin \"AD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[14\] 0 " "Info: Pin \"AD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[13\] 0 " "Info: Pin \"AD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[12\] 0 " "Info: Pin \"AD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[11\] 0 " "Info: Pin \"AD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[10\] 0 " "Info: Pin \"AD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[9\] 0 " "Info: Pin \"AD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[8\] 0 " "Info: Pin \"AD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[7\] 0 " "Info: Pin \"AD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[6\] 0 " "Info: Pin \"AD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[5\] 0 " "Info: Pin \"AD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[4\] 0 " "Info: Pin \"AD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[3\] 0 " "Info: Pin \"AD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[2\] 0 " "Info: Pin \"AD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[1\] 0 " "Info: Pin \"AD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD\[0\] 0 " "Info: Pin \"AD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INT4 0 " "Info: Pin \"INT4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACLK 0 " "Info: Pin \"DACLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[7\] 0 " "Info: Pin \"DACD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[6\] 0 " "Info: Pin \"DACD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[5\] 0 " "Info: Pin \"DACD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[4\] 0 " "Info: Pin \"DACD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[3\] 0 " "Info: Pin \"DACD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[2\] 0 " "Info: Pin \"DACD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[1\] 0 " "Info: Pin \"DACD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACD\[0\] 0 " "Info: Pin \"DACD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[31\] 0 " "Info: Pin \"RAMADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.fit.smsg " "Info: Generated suppressed messages file C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Info: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 13:45:37 2014 " "Info: Processing ended: Tue Aug 05 13:45:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 13:45:38 2014 " "Info: Processing started: Tue Aug 05 13:45:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 13:45:39 2014 " "Info: Processing ended: Tue Aug 05 13:45:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 13:45:39 2014 " "Info: Processing started: Tue Aug 05 13:45:39 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[0\]_102 " "Warning: Node \"LATCH_DATA:inst30\|DATA\[0\]_102\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[0\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[0\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[1\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[1\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[2\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[2\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[3\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[3\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[4\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[4\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[5\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[5\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[6\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[6\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[7\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[7\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[8\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[8\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[9\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[9\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[11\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[11\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[10\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[10\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[12\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[12\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[13\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[13\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[14\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[14\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LATCH_DATA:inst30\|DATA\[15\]\$latch " "Warning: Node \"LATCH_DATA:inst30\|DATA\[15\]\$latch\" is a latch" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "NOE " "Info: Assuming node \"NOE\" is a latch enable. Will not compute fmax for this pin." {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|CS_FREQ_WR_L " "Info: Detected ripple clock \"LATCH_ADDR:inst\|CS_FREQ_WR_L\" as buffer" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 13 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|CS_FREQ_WR_L" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LATCH_ADDR:inst\|CS_FREQ_WR_H " "Info: Detected ripple clock \"LATCH_ADDR:inst\|CS_FREQ_WR_H\" as buffer" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 15 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_ADDR:inst\|CS_FREQ_WR_H" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LATCH_DATA:inst30\|DATA\[0\]~0 " "Info: Detected gated clock \"LATCH_DATA:inst30\|DATA\[0\]~0\" as buffer" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "LATCH_DATA:inst30\|DATA\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } } { "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/temp/quartusii11/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst27\|acc\[0\] register phase_acc:inst27\|acc\[31\] 20.202 ns " "Info: Slack time is 20.202 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst27\|acc\[0\]\" and destination register \"phase_acc:inst27\|acc\[31\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "208.42 MHz 4.798 ns " "Info: Fmax is 208.42 MHz (period= 4.798 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.723 ns + Largest register register " "Info: + Largest register to register requirement is 24.723 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.757 ns " "Info: + Latch edge is 22.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.013 ns + Largest " "Info: + Largest clock skew is -0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.318 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns phase_acc:inst27\|acc\[31\] 3 REG LCFF_X12_Y7_N31 4 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X12_Y7_N31; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.331 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.331 ns phase_acc:inst27\|acc\[0\] 3 REG LCFF_X12_Y8_N1 2 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.331 ns; Loc. = LCFF_X12_Y8_N1; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.57 % ) " "Info: Total cell delay = 0.666 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 71.43 % ) " "Info: Total interconnect delay = 1.665 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[0] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[0] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[0] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.521 ns - Longest register register " "Info: - Longest register to register delay is 4.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[0\] 1 REG LCFF_X12_Y8_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y8_N1; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[0\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[0] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.596 ns) 1.030 ns phase_acc:inst27\|acc\[0\]~33 2 COMB LCCOMB_X12_Y8_N0 2 " "Info: 2: + IC(0.434 ns) + CELL(0.596 ns) = 1.030 ns; Loc. = LCCOMB_X12_Y8_N0; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[0\]~33'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { phase_acc:inst27|acc[0] phase_acc:inst27|acc[0]~33 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.116 ns phase_acc:inst27\|acc\[1\]~35 3 COMB LCCOMB_X12_Y8_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.116 ns; Loc. = LCCOMB_X12_Y8_N2; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[1\]~35'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[0]~33 phase_acc:inst27|acc[1]~35 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.202 ns phase_acc:inst27\|acc\[2\]~37 4 COMB LCCOMB_X12_Y8_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.202 ns; Loc. = LCCOMB_X12_Y8_N4; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[2\]~37'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[1]~35 phase_acc:inst27|acc[2]~37 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.288 ns phase_acc:inst27\|acc\[3\]~39 5 COMB LCCOMB_X12_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.288 ns; Loc. = LCCOMB_X12_Y8_N6; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[3\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[2]~37 phase_acc:inst27|acc[3]~39 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.374 ns phase_acc:inst27\|acc\[4\]~41 6 COMB LCCOMB_X12_Y8_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.374 ns; Loc. = LCCOMB_X12_Y8_N8; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[4\]~41'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[3]~39 phase_acc:inst27|acc[4]~41 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.460 ns phase_acc:inst27\|acc\[5\]~43 7 COMB LCCOMB_X12_Y8_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.460 ns; Loc. = LCCOMB_X12_Y8_N10; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[5\]~43'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[4]~41 phase_acc:inst27|acc[5]~43 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.546 ns phase_acc:inst27\|acc\[6\]~45 8 COMB LCCOMB_X12_Y8_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.546 ns; Loc. = LCCOMB_X12_Y8_N12; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[6\]~45'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[5]~43 phase_acc:inst27|acc[6]~45 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.736 ns phase_acc:inst27\|acc\[7\]~47 9 COMB LCCOMB_X12_Y8_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.736 ns; Loc. = LCCOMB_X12_Y8_N14; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[7\]~47'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst27|acc[6]~45 phase_acc:inst27|acc[7]~47 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.822 ns phase_acc:inst27\|acc\[8\]~49 10 COMB LCCOMB_X12_Y8_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 1.822 ns; Loc. = LCCOMB_X12_Y8_N16; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[8\]~49'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[7]~47 phase_acc:inst27|acc[8]~49 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.908 ns phase_acc:inst27\|acc\[9\]~51 11 COMB LCCOMB_X12_Y8_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 1.908 ns; Loc. = LCCOMB_X12_Y8_N18; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[9\]~51'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[8]~49 phase_acc:inst27|acc[9]~51 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.994 ns phase_acc:inst27\|acc\[10\]~53 12 COMB LCCOMB_X12_Y8_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 1.994 ns; Loc. = LCCOMB_X12_Y8_N20; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[10\]~53'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[9]~51 phase_acc:inst27|acc[10]~53 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.080 ns phase_acc:inst27\|acc\[11\]~55 13 COMB LCCOMB_X12_Y8_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.080 ns; Loc. = LCCOMB_X12_Y8_N22; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[11\]~55'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[10]~53 phase_acc:inst27|acc[11]~55 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.166 ns phase_acc:inst27\|acc\[12\]~57 14 COMB LCCOMB_X12_Y8_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.166 ns; Loc. = LCCOMB_X12_Y8_N24; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[12\]~57'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[11]~55 phase_acc:inst27|acc[12]~57 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.252 ns phase_acc:inst27\|acc\[13\]~59 15 COMB LCCOMB_X12_Y8_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.252 ns; Loc. = LCCOMB_X12_Y8_N26; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[13\]~59'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[12]~57 phase_acc:inst27|acc[13]~59 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.338 ns phase_acc:inst27\|acc\[14\]~61 16 COMB LCCOMB_X12_Y8_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.338 ns; Loc. = LCCOMB_X12_Y8_N28; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[14\]~61'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[13]~59 phase_acc:inst27|acc[14]~61 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.513 ns phase_acc:inst27\|acc\[15\]~63 17 COMB LCCOMB_X12_Y8_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.513 ns; Loc. = LCCOMB_X12_Y8_N30; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[15\]~63'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { phase_acc:inst27|acc[14]~61 phase_acc:inst27|acc[15]~63 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.599 ns phase_acc:inst27\|acc\[16\]~65 18 COMB LCCOMB_X12_Y7_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.599 ns; Loc. = LCCOMB_X12_Y7_N0; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[16\]~65'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[15]~63 phase_acc:inst27|acc[16]~65 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.685 ns phase_acc:inst27\|acc\[17\]~67 19 COMB LCCOMB_X12_Y7_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.685 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[17\]~67'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[16]~65 phase_acc:inst27|acc[17]~67 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.771 ns phase_acc:inst27\|acc\[18\]~69 20 COMB LCCOMB_X12_Y7_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.771 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[18\]~69'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[17]~67 phase_acc:inst27|acc[18]~69 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.857 ns phase_acc:inst27\|acc\[19\]~71 21 COMB LCCOMB_X12_Y7_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 2.857 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[19\]~71'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[18]~69 phase_acc:inst27|acc[19]~71 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.943 ns phase_acc:inst27\|acc\[20\]~73 22 COMB LCCOMB_X12_Y7_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 2.943 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[20\]~73'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[19]~71 phase_acc:inst27|acc[20]~73 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.029 ns phase_acc:inst27\|acc\[21\]~75 23 COMB LCCOMB_X12_Y7_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.029 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[21\]~75'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[20]~73 phase_acc:inst27|acc[21]~75 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.115 ns phase_acc:inst27\|acc\[22\]~77 24 COMB LCCOMB_X12_Y7_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.115 ns; Loc. = LCCOMB_X12_Y7_N12; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[22\]~77'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[21]~75 phase_acc:inst27|acc[22]~77 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.305 ns phase_acc:inst27\|acc\[23\]~79 25 COMB LCCOMB_X12_Y7_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.305 ns; Loc. = LCCOMB_X12_Y7_N14; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[23\]~79'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { phase_acc:inst27|acc[22]~77 phase_acc:inst27|acc[23]~79 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.391 ns phase_acc:inst27\|acc\[24\]~81 26 COMB LCCOMB_X12_Y7_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.391 ns; Loc. = LCCOMB_X12_Y7_N16; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[24\]~81'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[23]~79 phase_acc:inst27|acc[24]~81 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.477 ns phase_acc:inst27\|acc\[25\]~83 27 COMB LCCOMB_X12_Y7_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.477 ns; Loc. = LCCOMB_X12_Y7_N18; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[25\]~83'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[24]~81 phase_acc:inst27|acc[25]~83 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.563 ns phase_acc:inst27\|acc\[26\]~85 28 COMB LCCOMB_X12_Y7_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.563 ns; Loc. = LCCOMB_X12_Y7_N20; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[26\]~85'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[25]~83 phase_acc:inst27|acc[26]~85 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.649 ns phase_acc:inst27\|acc\[27\]~87 29 COMB LCCOMB_X12_Y7_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.649 ns; Loc. = LCCOMB_X12_Y7_N22; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[27\]~87'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[26]~85 phase_acc:inst27|acc[27]~87 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.735 ns phase_acc:inst27\|acc\[28\]~89 30 COMB LCCOMB_X12_Y7_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.735 ns; Loc. = LCCOMB_X12_Y7_N24; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[28\]~89'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[27]~87 phase_acc:inst27|acc[28]~89 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.821 ns phase_acc:inst27\|acc\[29\]~91 31 COMB LCCOMB_X12_Y7_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 3.821 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 2; COMB Node = 'phase_acc:inst27\|acc\[29\]~91'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[28]~89 phase_acc:inst27|acc[29]~91 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.907 ns phase_acc:inst27\|acc\[30\]~93 32 COMB LCCOMB_X12_Y7_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 3.907 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 1; COMB Node = 'phase_acc:inst27\|acc\[30\]~93'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { phase_acc:inst27|acc[29]~91 phase_acc:inst27|acc[30]~93 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.413 ns phase_acc:inst27\|acc\[31\]~94 33 COMB LCCOMB_X12_Y7_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.413 ns; Loc. = LCCOMB_X12_Y7_N30; Fanout = 1; COMB Node = 'phase_acc:inst27\|acc\[31\]~94'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { phase_acc:inst27|acc[30]~93 phase_acc:inst27|acc[31]~94 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.521 ns phase_acc:inst27\|acc\[31\] 34 REG LCFF_X12_Y7_N31 4 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.521 ns; Loc. = LCFF_X12_Y7_N31; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[31\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst27|acc[31]~94 phase_acc:inst27|acc[31] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 90.40 % ) " "Info: Total cell delay = 4.087 ns ( 90.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.434 ns ( 9.60 % ) " "Info: Total interconnect delay = 0.434 ns ( 9.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { phase_acc:inst27|acc[0] phase_acc:inst27|acc[0]~33 phase_acc:inst27|acc[1]~35 phase_acc:inst27|acc[2]~37 phase_acc:inst27|acc[3]~39 phase_acc:inst27|acc[4]~41 phase_acc:inst27|acc[5]~43 phase_acc:inst27|acc[6]~45 phase_acc:inst27|acc[7]~47 phase_acc:inst27|acc[8]~49 phase_acc:inst27|acc[9]~51 phase_acc:inst27|acc[10]~53 phase_acc:inst27|acc[11]~55 phase_acc:inst27|acc[12]~57 phase_acc:inst27|acc[13]~59 phase_acc:inst27|acc[14]~61 phase_acc:inst27|acc[15]~63 phase_acc:inst27|acc[16]~65 phase_acc:inst27|acc[17]~67 phase_acc:inst27|acc[18]~69 phase_acc:inst27|acc[19]~71 phase_acc:inst27|acc[20]~73 phase_acc:inst27|acc[21]~75 phase_acc:inst27|acc[22]~77 phase_acc:inst27|acc[23]~79 phase_acc:inst27|acc[24]~81 phase_acc:inst27|acc[25]~83 phase_acc:inst27|acc[26]~85 phase_acc:inst27|acc[27]~87 phase_acc:inst27|acc[28]~89 phase_acc:inst27|acc[29]~91 phase_acc:inst27|acc[30]~93 phase_acc:inst27|acc[31]~94 phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { phase_acc:inst27|acc[0] {} phase_acc:inst27|acc[0]~33 {} phase_acc:inst27|acc[1]~35 {} phase_acc:inst27|acc[2]~37 {} phase_acc:inst27|acc[3]~39 {} phase_acc:inst27|acc[4]~41 {} phase_acc:inst27|acc[5]~43 {} phase_acc:inst27|acc[6]~45 {} phase_acc:inst27|acc[7]~47 {} phase_acc:inst27|acc[8]~49 {} phase_acc:inst27|acc[9]~51 {} phase_acc:inst27|acc[10]~53 {} phase_acc:inst27|acc[11]~55 {} phase_acc:inst27|acc[12]~57 {} phase_acc:inst27|acc[13]~59 {} phase_acc:inst27|acc[14]~61 {} phase_acc:inst27|acc[15]~63 {} phase_acc:inst27|acc[16]~65 {} phase_acc:inst27|acc[17]~67 {} phase_acc:inst27|acc[18]~69 {} phase_acc:inst27|acc[19]~71 {} phase_acc:inst27|acc[20]~73 {} phase_acc:inst27|acc[21]~75 {} phase_acc:inst27|acc[22]~77 {} phase_acc:inst27|acc[23]~79 {} phase_acc:inst27|acc[24]~81 {} phase_acc:inst27|acc[25]~83 {} phase_acc:inst27|acc[26]~85 {} phase_acc:inst27|acc[27]~87 {} phase_acc:inst27|acc[28]~89 {} phase_acc:inst27|acc[29]~91 {} phase_acc:inst27|acc[30]~93 {} phase_acc:inst27|acc[31]~94 {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[0] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[0] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.521 ns" { phase_acc:inst27|acc[0] phase_acc:inst27|acc[0]~33 phase_acc:inst27|acc[1]~35 phase_acc:inst27|acc[2]~37 phase_acc:inst27|acc[3]~39 phase_acc:inst27|acc[4]~41 phase_acc:inst27|acc[5]~43 phase_acc:inst27|acc[6]~45 phase_acc:inst27|acc[7]~47 phase_acc:inst27|acc[8]~49 phase_acc:inst27|acc[9]~51 phase_acc:inst27|acc[10]~53 phase_acc:inst27|acc[11]~55 phase_acc:inst27|acc[12]~57 phase_acc:inst27|acc[13]~59 phase_acc:inst27|acc[14]~61 phase_acc:inst27|acc[15]~63 phase_acc:inst27|acc[16]~65 phase_acc:inst27|acc[17]~67 phase_acc:inst27|acc[18]~69 phase_acc:inst27|acc[19]~71 phase_acc:inst27|acc[20]~73 phase_acc:inst27|acc[21]~75 phase_acc:inst27|acc[22]~77 phase_acc:inst27|acc[23]~79 phase_acc:inst27|acc[24]~81 phase_acc:inst27|acc[25]~83 phase_acc:inst27|acc[26]~85 phase_acc:inst27|acc[27]~87 phase_acc:inst27|acc[28]~89 phase_acc:inst27|acc[29]~91 phase_acc:inst27|acc[30]~93 phase_acc:inst27|acc[31]~94 phase_acc:inst27|acc[31] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.521 ns" { phase_acc:inst27|acc[0] {} phase_acc:inst27|acc[0]~33 {} phase_acc:inst27|acc[1]~35 {} phase_acc:inst27|acc[2]~37 {} phase_acc:inst27|acc[3]~39 {} phase_acc:inst27|acc[4]~41 {} phase_acc:inst27|acc[5]~43 {} phase_acc:inst27|acc[6]~45 {} phase_acc:inst27|acc[7]~47 {} phase_acc:inst27|acc[8]~49 {} phase_acc:inst27|acc[9]~51 {} phase_acc:inst27|acc[10]~53 {} phase_acc:inst27|acc[11]~55 {} phase_acc:inst27|acc[12]~57 {} phase_acc:inst27|acc[13]~59 {} phase_acc:inst27|acc[14]~61 {} phase_acc:inst27|acc[15]~63 {} phase_acc:inst27|acc[16]~65 {} phase_acc:inst27|acc[17]~67 {} phase_acc:inst27|acc[18]~69 {} phase_acc:inst27|acc[19]~71 {} phase_acc:inst27|acc[20]~73 {} phase_acc:inst27|acc[21]~75 {} phase_acc:inst27|acc[22]~77 {} phase_acc:inst27|acc[23]~79 {} phase_acc:inst27|acc[24]~81 {} phase_acc:inst27|acc[25]~83 {} phase_acc:inst27|acc[26]~85 {} phase_acc:inst27|acc[27]~87 {} phase_acc:inst27|acc[28]~89 {} phase_acc:inst27|acc[29]~91 {} phase_acc:inst27|acc[30]~93 {} phase_acc:inst27|acc[31]~94 {} phase_acc:inst27|acc[31] {} } { 0.000ns 0.434ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 register phase_acc:inst27\|acc\[30\] memory RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8 3.26 ns " "Info: Slack time is 3.26 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source register \"phase_acc:inst27\|acc\[30\]\" and destination memory \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.059 ns + Largest register memory " "Info: + Largest register to memory requirement is 6.059 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.250 ns + " "Info: + Setup relationship between source and destination is 6.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 29.007 ns " "Info: + Latch edge is 29.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 22.757 ns " "Info: - Launch edge is 22.757 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.159 ns + Largest " "Info: + Largest clock skew is 0.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.477 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.878 ns) 2.477 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8 3 MEM M4K_X11_Y5 4 " "Info: 3: + IC(0.762 ns) + CELL(0.878 ns) = 2.477 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.878 ns ( 35.45 % ) " "Info: Total cell delay = 0.878 ns ( 35.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.599 ns ( 64.55 % ) " "Info: Total interconnect delay = 1.599 ns ( 64.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.318 ns - Longest register " "Info: - Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns phase_acc:inst27\|acc\[30\] 3 REG LCFF_X12_Y7_N29 4 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[30\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns - " "Info: - Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.799 ns - Longest register memory " "Info: - Longest register to memory delay is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[30\] 1 REG LCFF_X12_Y7_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N29; Fanout = 4; REG Node = 'phase_acc:inst27\|acc\[30\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[30] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.623 ns) + CELL(0.176 ns) 2.799 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8 2 MEM M4K_X11_Y5 4 " "Info: 2: + IC(2.623 ns) + CELL(0.176 ns) = 2.799 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a4~portb_address_reg8'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { phase_acc:inst27|acc[30] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.176 ns ( 6.29 % ) " "Info: Total cell delay = 0.176 ns ( 6.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.623 ns ( 93.71 % ) " "Info: Total interconnect delay = 2.623 ns ( 93.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { phase_acc:inst27|acc[30] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { phase_acc:inst27|acc[30] {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 2.623ns } { 0.000ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 0.837ns 0.762ns } { 0.000ns 0.000ns 0.878ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[30] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[30] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { phase_acc:inst27|acc[30] RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { phase_acc:inst27|acc[30] {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a4~portb_address_reg8 {} } { 0.000ns 2.623ns } { 0.000ns 0.176ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK25M " "Info: No valid register-to-register data paths exist for clock \"CLK25M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "NWE register LATCH_DATA:inst30\|DATA\[4\]\$latch register TEMP:inst8\|DOUT\[4\] 54.61 MHz 18.31 ns Internal " "Info: Clock \"NWE\" has Internal fmax of 54.61 MHz between source register \"LATCH_DATA:inst30\|DATA\[4\]\$latch\" and destination register \"TEMP:inst8\|DOUT\[4\]\" (period= 18.31 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.131 ns + Longest register register " "Info: + Longest register to register delay is 5.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LATCH_DATA:inst30\|DATA\[4\]\$latch 1 REG LCCOMB_X7_Y8_N14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y8_N14; Fanout = 2; REG Node = 'LATCH_DATA:inst30\|DATA\[4\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { LATCH_DATA:inst30|DATA[4]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.651 ns) 2.515 ns choose1:inst9\|DOUT\[4\]~27 2 COMB LCCOMB_X14_Y7_N8 1 " "Info: 2: + IC(1.864 ns) + CELL(0.651 ns) = 2.515 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 1; COMB Node = 'choose1:inst9\|DOUT\[4\]~27'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { LATCH_DATA:inst30|DATA[4]$latch choose1:inst9|DOUT[4]~27 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.370 ns) 3.264 ns choose1:inst9\|DOUT\[4\]~29 3 COMB LCCOMB_X14_Y7_N2 2 " "Info: 3: + IC(0.379 ns) + CELL(0.370 ns) = 3.264 ns; Loc. = LCCOMB_X14_Y7_N2; Fanout = 2; COMB Node = 'choose1:inst9\|DOUT\[4\]~29'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { choose1:inst9|DOUT[4]~27 choose1:inst9|DOUT[4]~29 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.206 ns) 5.023 ns TEMP:inst8\|DOUT\[4\]~feeder 4 COMB LCCOMB_X12_Y3_N2 1 " "Info: 4: + IC(1.553 ns) + CELL(0.206 ns) = 5.023 ns; Loc. = LCCOMB_X12_Y3_N2; Fanout = 1; COMB Node = 'TEMP:inst8\|DOUT\[4\]~feeder'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { choose1:inst9|DOUT[4]~29 TEMP:inst8|DOUT[4]~feeder } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.131 ns TEMP:inst8\|DOUT\[4\] 5 REG LCFF_X12_Y3_N3 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.131 ns; Loc. = LCFF_X12_Y3_N3; Fanout = 1; REG Node = 'TEMP:inst8\|DOUT\[4\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { TEMP:inst8|DOUT[4]~feeder TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 26.02 % ) " "Info: Total cell delay = 1.335 ns ( 26.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.796 ns ( 73.98 % ) " "Info: Total interconnect delay = 3.796 ns ( 73.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { LATCH_DATA:inst30|DATA[4]$latch choose1:inst9|DOUT[4]~27 choose1:inst9|DOUT[4]~29 TEMP:inst8|DOUT[4]~feeder TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { LATCH_DATA:inst30|DATA[4]$latch {} choose1:inst9|DOUT[4]~27 {} choose1:inst9|DOUT[4]~29 {} TEMP:inst8|DOUT[4]~feeder {} TEMP:inst8|DOUT[4] {} } { 0.000ns 1.864ns 0.379ns 1.553ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.064 ns - Smallest " "Info: - Smallest clock skew is -4.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 2.762 ns + Shortest register " "Info: + Shortest clock path from clock \"NWE\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns NWE~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'NWE~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { NWE NWE~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 2.762 ns TEMP:inst8\|DOUT\[4\] 3 REG LCFF_X12_Y3_N3 1 " "Info: 3: + IC(0.846 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X12_Y3_N3; Fanout = 1; REG Node = 'TEMP:inst8\|DOUT\[4\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { NWE~clkctrl TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { NWE NWE~clkctrl TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst8|DOUT[4] {} } { 0.000ns 0.000ns 0.140ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 6.826 ns - Longest register " "Info: - Longest clock path from clock \"NWE\" to source register is 6.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.590 ns) + CELL(0.370 ns) 3.070 ns LATCH_DATA:inst30\|DATA\[0\]~0 2 COMB LCCOMB_X13_Y6_N16 1 " "Info: 2: + IC(1.590 ns) + CELL(0.370 ns) = 3.070 ns; Loc. = LCCOMB_X13_Y6_N16; Fanout = 1; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.960 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.000 ns) 5.313 ns LATCH_DATA:inst30\|DATA\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.243 ns) + CELL(0.000 ns) = 5.313 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.206 ns) 6.826 ns LATCH_DATA:inst30\|DATA\[4\]\$latch 4 REG LCCOMB_X7_Y8_N14 2 " "Info: 4: + IC(1.307 ns) + CELL(0.206 ns) = 6.826 ns; Loc. = LCCOMB_X7_Y8_N14; Fanout = 2; REG Node = 'LATCH_DATA:inst30\|DATA\[4\]\$latch'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[4]$latch } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 24.70 % ) " "Info: Total cell delay = 1.686 ns ( 24.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.140 ns ( 75.30 % ) " "Info: Total interconnect delay = 5.140 ns ( 75.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[4]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[4]$latch {} } { 0.000ns 0.000ns 1.590ns 2.243ns 1.307ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { NWE NWE~clkctrl TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst8|DOUT[4] {} } { 0.000ns 0.000ns 0.140ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[4]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[4]$latch {} } { 0.000ns 0.000ns 1.590ns 2.243ns 1.307ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { LATCH_DATA:inst30|DATA[4]$latch choose1:inst9|DOUT[4]~27 choose1:inst9|DOUT[4]~29 TEMP:inst8|DOUT[4]~feeder TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { LATCH_DATA:inst30|DATA[4]$latch {} choose1:inst9|DOUT[4]~27 {} choose1:inst9|DOUT[4]~29 {} TEMP:inst8|DOUT[4]~feeder {} TEMP:inst8|DOUT[4] {} } { 0.000ns 1.864ns 0.379ns 1.553ns 0.000ns } { 0.000ns 0.651ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { NWE NWE~clkctrl TEMP:inst8|DOUT[4] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst8|DOUT[4] {} } { 0.000ns 0.000ns 0.140ns 0.846ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.826 ns" { NWE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[4]$latch } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.826 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[4]$latch {} } { 0.000ns 0.000ns 1.590ns 2.243ns 1.307ns } { 0.000ns 1.110ns 0.370ns 0.000ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 register phase_acc:inst27\|acc\[17\] register phase_acc:inst27\|acc\[17\] 1.155 ns " "Info: Minimum slack time is 1.155 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" between source register \"phase_acc:inst27\|acc\[17\]\" and destination register \"phase_acc:inst27\|acc\[17\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.157 ns + Shortest register register " "Info: + Shortest register to register delay is 1.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns phase_acc:inst27\|acc\[17\] 1 REG LCFF_X12_Y7_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.615 ns) 1.049 ns phase_acc:inst27\|acc\[17\]~66 2 COMB LCCOMB_X12_Y7_N2 1 " "Info: 2: + IC(0.434 ns) + CELL(0.615 ns) = 1.049 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 1; COMB Node = 'phase_acc:inst27\|acc\[17\]~66'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.049 ns" { phase_acc:inst27|acc[17] phase_acc:inst27|acc[17]~66 } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.157 ns phase_acc:inst27\|acc\[17\] 3 REG LCFF_X12_Y7_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.157 ns; Loc. = LCFF_X12_Y7_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { phase_acc:inst27|acc[17]~66 phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.723 ns ( 62.49 % ) " "Info: Total cell delay = 0.723 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.434 ns ( 37.51 % ) " "Info: Total interconnect delay = 0.434 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { phase_acc:inst27|acc[17] phase_acc:inst27|acc[17]~66 phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.157 ns" { phase_acc:inst27|acc[17] {} phase_acc:inst27|acc[17]~66 {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.434ns 0.000ns } { 0.000ns 0.615ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk1 25.000 ns -2.243 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" is 25.000 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 destination 2.318 ns + Longest register " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns phase_acc:inst27\|acc\[17\] 3 REG LCFF_X12_Y7_N3 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X12_Y7_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk1 source 2.318 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk1\" to source register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 911 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns phase_acc:inst27\|acc\[17\] 3 REG LCFF_X12_Y7_N3 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X12_Y7_N3; Fanout = 2; REG Node = 'phase_acc:inst27\|acc\[17\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "phase_acc.vhd" "" { Text "e:/nios/chen/fpgacontrol/dds/phase_acc.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.157 ns" { phase_acc:inst27|acc[17] phase_acc:inst27|acc[17]~66 phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "1.157 ns" { phase_acc:inst27|acc[17] {} phase_acc:inst27|acc[17]~66 {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.434ns 0.000ns } { 0.000ns 0.615ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl phase_acc:inst27|acc[17] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.318 ns" { PLL80M:inst6|altpll:altpll_component|_clk1 {} PLL80M:inst6|altpll:altpll_component|_clk1~clkctrl {} phase_acc:inst27|acc[17] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 memory RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3 memory RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0 2.943 ns " "Info: Minimum slack time is 2.943 ns for clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" between source memory \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3\" and destination memory \"RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Shortest memory memory " "Info: + Shortest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3 1 MEM M4K_X11_Y3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0 2 MEM M4K_X11_Y3 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.012 ns - Smallest memory memory " "Info: - Smallest memory to memory requirement is -0.012 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.007 ns " "Info: + Latch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Destination clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.007 ns " "Info: - Launch edge is 4.007 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL80M:inst6\|altpll:altpll_component\|_clk2 25.000 ns 4.007 ns  50 " "Info: Clock period of Source clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" is 25.000 ns with  offset of 4.007 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns + Smallest " "Info: + Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 destination 2.421 ns + Longest memory " "Info: + Longest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to destination memory is 2.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.815 ns) 2.421 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0 3 MEM M4K_X11_Y3 0 " "Info: 3: + IC(0.769 ns) + CELL(0.815 ns) = 2.421 ns; Loc. = M4K_X11_Y3; Fanout = 0; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a3~porta_memory_reg0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 131 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.815 ns ( 33.66 % ) " "Info: Total cell delay = 0.815 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 66.34 % ) " "Info: Total interconnect delay = 1.606 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL80M:inst6\|altpll:altpll_component\|_clk2 source 2.440 ns - Shortest memory " "Info: - Shortest clock path from clock \"PLL80M:inst6\|altpll:altpll_component\|_clk2\" to source memory is 2.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL80M:inst6\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL80M:inst6|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G2 67 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'PLL80M:inst6\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/temp/quartusii11/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.834 ns) 2.440 ns RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3 3 MEM M4K_X11_Y3 1 " "Info: 3: + IC(0.769 ns) + CELL(0.834 ns) = 2.440 ns; Loc. = M4K_X11_Y3; Fanout = 1; MEM Node = 'RAM2PORT:inst70\|altsyncram:altsyncram_component\|altsyncram_acr1:auto_generated\|ram_block1a0~porta_datain_reg3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.834 ns ( 34.18 % ) " "Info: Total cell delay = 0.834 ns ( 34.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.606 ns ( 65.82 % ) " "Info: Total interconnect delay = 1.606 ns ( 65.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns - " "Info: - Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_acr1.tdf" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/db/altsyncram_acr1.tdf" 131 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.421 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a3~porta_memory_reg0 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.815ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.440 ns" { PLL80M:inst6|altpll:altpll_component|_clk2 {} PLL80M:inst6|altpll:altpll_component|_clk2~clkctrl {} RAM2PORT:inst70|altsyncram:altsyncram_component|altsyncram_acr1:auto_generated|ram_block1a0~porta_datain_reg3 {} } { 0.000ns 0.837ns 0.769ns } { 0.000ns 0.000ns 0.834ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "NWE 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"NWE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "TEMP:inst7\|DOUT\[10\] FREW:inst1\|74273:inst5\|17 NWE 2.909 ns " "Info: Found hold time violation between source  pin or register \"TEMP:inst7\|DOUT\[10\]\" and destination pin or register \"FREW:inst1\|74273:inst5\|17\" for clock \"NWE\" (Hold time is 2.909 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.823 ns + Largest " "Info: + Largest clock skew is 3.823 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE destination 6.568 ns + Longest register " "Info: + Longest clock path from clock \"NWE\" to destination register is 6.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.206 ns) 2.923 ns inst19 2 COMB LCCOMB_X13_Y5_N18 1 " "Info: 2: + IC(1.607 ns) + CELL(0.206 ns) = 2.923 ns; Loc. = LCCOMB_X13_Y5_N18; Fanout = 1; COMB Node = 'inst19'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { NWE inst19 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.149 ns) + CELL(0.000 ns) 5.072 ns inst19~clkctrl 3 COMB CLKCTRL_G5 16 " "Info: 3: + IC(2.149 ns) + CELL(0.000 ns) = 5.072 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'inst19~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 248 560 624 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 6.568 ns FREW:inst1\|74273:inst5\|17 4 REG LCFF_X10_Y8_N13 3 " "Info: 4: + IC(0.830 ns) + CELL(0.666 ns) = 6.568 ns; Loc. = LCFF_X10_Y8_N13; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst5\|17'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { inst19~clkctrl FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 30.18 % ) " "Info: Total cell delay = 1.982 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.586 ns ( 69.82 % ) " "Info: Total interconnect delay = 4.586 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { NWE inst19 inst19~clkctrl FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { NWE {} NWE~combout {} inst19 {} inst19~clkctrl {} FREW:inst1|74273:inst5|17 {} } { 0.000ns 0.000ns 1.607ns 2.149ns 0.830ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NWE source 2.745 ns - Shortest register " "Info: - Shortest clock path from clock \"NWE\" to source register is 2.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns NWE~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'NWE~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { NWE NWE~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.666 ns) 2.745 ns TEMP:inst7\|DOUT\[10\] 3 REG LCFF_X10_Y8_N15 2 " "Info: 3: + IC(0.829 ns) + CELL(0.666 ns) = 2.745 ns; Loc. = LCFF_X10_Y8_N15; Fanout = 2; REG Node = 'TEMP:inst7\|DOUT\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { NWE~clkctrl TEMP:inst7|DOUT[10] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.70 % ) " "Info: Total cell delay = 1.776 ns ( 64.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.969 ns ( 35.30 % ) " "Info: Total interconnect delay = 0.969 ns ( 35.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[10] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[10] {} } { 0.000ns 0.000ns 0.140ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { NWE inst19 inst19~clkctrl FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { NWE {} NWE~combout {} inst19 {} inst19~clkctrl {} FREW:inst1|74273:inst5|17 {} } { 0.000ns 0.000ns 1.607ns 2.149ns 0.830ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[10] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[10] {} } { 0.000ns 0.000ns 0.140ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.916 ns - Shortest register register " "Info: - Shortest register to register delay is 0.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TEMP:inst7\|DOUT\[10\] 1 REG LCFF_X10_Y8_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y8_N15; Fanout = 2; REG Node = 'TEMP:inst7\|DOUT\[10\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP:inst7|DOUT[10] } "NODE_NAME" } } { "TEMP.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/TEMP.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.460 ns) 0.916 ns FREW:inst1\|74273:inst5\|17 2 REG LCFF_X10_Y8_N13 3 " "Info: 2: + IC(0.456 ns) + CELL(0.460 ns) = 0.916 ns; Loc. = LCFF_X10_Y8_N13; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst5\|17'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { TEMP:inst7|DOUT[10] FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 50.22 % ) " "Info: Total cell delay = 0.460 ns ( 50.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.456 ns ( 49.78 % ) " "Info: Total interconnect delay = 0.456 ns ( 49.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { TEMP:inst7|DOUT[10] FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.916 ns" { TEMP:inst7|DOUT[10] {} FREW:inst1|74273:inst5|17 {} } { 0.000ns 0.456ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 288 320 384 368 "17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "6.568 ns" { NWE inst19 inst19~clkctrl FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "6.568 ns" { NWE {} NWE~combout {} inst19 {} inst19~clkctrl {} FREW:inst1|74273:inst5|17 {} } { 0.000ns 0.000ns 1.607ns 2.149ns 0.830ns } { 0.000ns 1.110ns 0.206ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.745 ns" { NWE NWE~clkctrl TEMP:inst7|DOUT[10] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.745 ns" { NWE {} NWE~combout {} NWE~clkctrl {} TEMP:inst7|DOUT[10] {} } { 0.000ns 0.000ns 0.140ns 0.829ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { TEMP:inst7|DOUT[10] FREW:inst1|74273:inst5|17 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "0.916 ns" { TEMP:inst7|DOUT[10] {} FREW:inst1|74273:inst5|17 {} } { 0.000ns 0.456ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LATCH_ADDR:inst\|CS_RAM_RD AD\[13\] NADV 9.458 ns register " "Info: tsu for register \"LATCH_ADDR:inst\|CS_RAM_RD\" (data pin = \"AD\[13\]\", clock pin = \"NADV\") is 9.458 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.256 ns + Longest pin register " "Info: + Longest pin to register delay is 12.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AD\[13\] 1 PIN PIN_52 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_52; Fanout = 1; PIN Node = 'AD\[13\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[13] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns AD~2 2 COMB IOC_X7_Y0_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X7_Y0_N1; Fanout = 3; COMB Node = 'AD~2'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { AD[13] AD~2 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD\[15..0\]" "" } { 368 376 425 384 "AD\[15..0\]" "" } { 176 112 161 192 "AD\[15..0\]" "" } { -40 66 136 -24 "AD\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.335 ns) + CELL(0.615 ns) 8.894 ns LATCH_ADDR:inst\|Equal0~0 3 COMB LCCOMB_X19_Y9_N10 2 " "Info: 3: + IC(7.335 ns) + CELL(0.615 ns) = 8.894 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'LATCH_ADDR:inst\|Equal0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.950 ns" { AD~2 LATCH_ADDR:inst|Equal0~0 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.206 ns) 11.134 ns LATCH_ADDR:inst\|Equal0~3 4 COMB LCCOMB_X13_Y5_N26 2 " "Info: 4: + IC(2.034 ns) + CELL(0.206 ns) = 11.134 ns; Loc. = LCCOMB_X13_Y5_N26; Fanout = 2; COMB Node = 'LATCH_ADDR:inst\|Equal0~3'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { LATCH_ADDR:inst|Equal0~0 LATCH_ADDR:inst|Equal0~3 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.624 ns) 12.148 ns LATCH_ADDR:inst\|CS_RAM_RD~1 5 COMB LCCOMB_X13_Y5_N22 1 " "Info: 5: + IC(0.390 ns) + CELL(0.624 ns) = 12.148 ns; Loc. = LCCOMB_X13_Y5_N22; Fanout = 1; COMB Node = 'LATCH_ADDR:inst\|CS_RAM_RD~1'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { LATCH_ADDR:inst|Equal0~3 LATCH_ADDR:inst|CS_RAM_RD~1 } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.256 ns LATCH_ADDR:inst\|CS_RAM_RD 6 REG LCFF_X13_Y5_N23 9 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.256 ns; Loc. = LCFF_X13_Y5_N23; Fanout = 9; REG Node = 'LATCH_ADDR:inst\|CS_RAM_RD'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { LATCH_ADDR:inst|CS_RAM_RD~1 LATCH_ADDR:inst|CS_RAM_RD } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 20.37 % ) " "Info: Total cell delay = 2.497 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.759 ns ( 79.63 % ) " "Info: Total interconnect delay = 9.759 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.256 ns" { AD[13] AD~2 LATCH_ADDR:inst|Equal0~0 LATCH_ADDR:inst|Equal0~3 LATCH_ADDR:inst|CS_RAM_RD~1 LATCH_ADDR:inst|CS_RAM_RD } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.256 ns" { AD[13] {} AD~2 {} LATCH_ADDR:inst|Equal0~0 {} LATCH_ADDR:inst|Equal0~3 {} LATCH_ADDR:inst|CS_RAM_RD~1 {} LATCH_ADDR:inst|CS_RAM_RD {} } { 0.000ns 0.000ns 7.335ns 2.034ns 0.390ns 0.000ns } { 0.000ns 0.944ns 0.615ns 0.206ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 2.758 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns NADV~clkctrl 2 COMB CLKCTRL_G4 15 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G4; Fanout = 15; COMB Node = 'NADV~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { NADV NADV~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.758 ns LATCH_ADDR:inst\|CS_RAM_RD 3 REG LCFF_X13_Y5_N23 9 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X13_Y5_N23; Fanout = 9; REG Node = 'LATCH_ADDR:inst\|CS_RAM_RD'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { NADV~clkctrl LATCH_ADDR:inst|CS_RAM_RD } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.39 % ) " "Info: Total cell delay = 1.776 ns ( 64.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.61 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { NADV NADV~clkctrl LATCH_ADDR:inst|CS_RAM_RD } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { NADV {} NADV~combout {} NADV~clkctrl {} LATCH_ADDR:inst|CS_RAM_RD {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "12.256 ns" { AD[13] AD~2 LATCH_ADDR:inst|Equal0~0 LATCH_ADDR:inst|Equal0~3 LATCH_ADDR:inst|CS_RAM_RD~1 LATCH_ADDR:inst|CS_RAM_RD } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "12.256 ns" { AD[13] {} AD~2 {} LATCH_ADDR:inst|Equal0~0 {} LATCH_ADDR:inst|Equal0~3 {} LATCH_ADDR:inst|CS_RAM_RD~1 {} LATCH_ADDR:inst|CS_RAM_RD {} } { 0.000ns 0.000ns 7.335ns 2.034ns 0.390ns 0.000ns } { 0.000ns 0.944ns 0.615ns 0.206ns 0.624ns 0.108ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { NADV NADV~clkctrl LATCH_ADDR:inst|CS_RAM_RD } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { NADV {} NADV~combout {} NADV~clkctrl {} LATCH_ADDR:inst|CS_RAM_RD {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "NADV AD\[9\] FREW:inst1\|74273:inst9\|18 17.189 ns register " "Info: tco from clock \"NADV\" to destination pin \"AD\[9\]\" through register \"FREW:inst1\|74273:inst9\|18\" is 17.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV source 7.914 ns + Longest register " "Info: + Longest clock path from clock \"NADV\" to source register is 7.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NADV 1 CLK PIN_91 6 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 6; CLK Node = 'NADV'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 168 -152 16 184 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.970 ns) 3.846 ns LATCH_ADDR:inst\|CS_FREQ_WR_H 2 REG LCFF_X13_Y5_N1 2 " "Info: 2: + IC(1.766 ns) + CELL(0.970 ns) = 3.846 ns; Loc. = LCFF_X13_Y5_N1; Fanout = 2; REG Node = 'LATCH_ADDR:inst\|CS_FREQ_WR_H'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { NADV LATCH_ADDR:inst|CS_FREQ_WR_H } "NODE_NAME" } } { "latch_addr.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_addr.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 4.239 ns inst20 3 COMB LCCOMB_X13_Y5_N0 1 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.239 ns; Loc. = LCCOMB_X13_Y5_N0; Fanout = 1; COMB Node = 'inst20'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { LATCH_ADDR:inst|CS_FREQ_WR_H inst20 } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(0.000 ns) 6.400 ns inst20~clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(2.161 ns) + CELL(0.000 ns) = 6.400 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'inst20~clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 184 560 624 232 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 7.914 ns FREW:inst1\|74273:inst9\|18 5 REG LCFF_X13_Y1_N5 3 " "Info: 5: + IC(0.848 ns) + CELL(0.666 ns) = 7.914 ns; Loc. = LCFF_X13_Y1_N5; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst9\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { inst20~clkctrl FREW:inst1|74273:inst9|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.139 ns ( 39.66 % ) " "Info: Total cell delay = 3.139 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.775 ns ( 60.34 % ) " "Info: Total interconnect delay = 4.775 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { NADV LATCH_ADDR:inst|CS_FREQ_WR_H inst20 inst20~clkctrl FREW:inst1|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.914 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst|CS_FREQ_WR_H {} inst20 {} inst20~clkctrl {} FREW:inst1|74273:inst9|18 {} } { 0.000ns 0.000ns 1.766ns 0.000ns 2.161ns 0.848ns } { 0.000ns 1.110ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.971 ns + Longest register pin " "Info: + Longest register to pin delay is 8.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FREW:inst1\|74273:inst9\|18 1 REG LCFF_X13_Y1_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N5; Fanout = 3; REG Node = 'FREW:inst1\|74273:inst9\|18'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { FREW:inst1|74273:inst9|18 } "NODE_NAME" } } { "74273.bdf" "" { Schematic "d:/temp/quartusii11/quartus/libraries/others/maxplus2/74273.bdf" { { 168 320 384 248 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.624 ns) 2.643 ns choose:inst13\|DOUT\[9\]~39 2 COMB LCCOMB_X10_Y8_N18 1 " "Info: 2: + IC(2.019 ns) + CELL(0.624 ns) = 2.643 ns; Loc. = LCCOMB_X10_Y8_N18; Fanout = 1; COMB Node = 'choose:inst13\|DOUT\[9\]~39'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { FREW:inst1|74273:inst9|18 choose:inst13|DOUT[9]~39 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.634 ns choose:inst13\|DOUT\[9\]~40 3 COMB LCCOMB_X10_Y8_N30 2 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 3.634 ns; Loc. = LCCOMB_X10_Y8_N30; Fanout = 2; COMB Node = 'choose:inst13\|DOUT\[9\]~40'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { choose:inst13|DOUT[9]~39 choose:inst13|DOUT[9]~40 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.091 ns) + CELL(3.246 ns) 8.971 ns AD\[9\] 4 PIN PIN_45 0 " "Info: 4: + IC(2.091 ns) + CELL(3.246 ns) = 8.971 ns; Loc. = PIN_45; Fanout = 0; PIN Node = 'AD\[9\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.337 ns" { choose:inst13|DOUT[9]~40 AD[9] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.494 ns ( 50.09 % ) " "Info: Total cell delay = 4.494 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.477 ns ( 49.91 % ) " "Info: Total interconnect delay = 4.477 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.971 ns" { FREW:inst1|74273:inst9|18 choose:inst13|DOUT[9]~39 choose:inst13|DOUT[9]~40 AD[9] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.971 ns" { FREW:inst1|74273:inst9|18 {} choose:inst13|DOUT[9]~39 {} choose:inst13|DOUT[9]~40 {} AD[9] {} } { 0.000ns 2.019ns 0.367ns 2.091ns } { 0.000ns 0.624ns 0.624ns 3.246ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { NADV LATCH_ADDR:inst|CS_FREQ_WR_H inst20 inst20~clkctrl FREW:inst1|74273:inst9|18 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.914 ns" { NADV {} NADV~combout {} LATCH_ADDR:inst|CS_FREQ_WR_H {} inst20 {} inst20~clkctrl {} FREW:inst1|74273:inst9|18 {} } { 0.000ns 0.000ns 1.766ns 0.000ns 2.161ns 0.848ns } { 0.000ns 1.110ns 0.970ns 0.393ns 0.000ns 0.666ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "8.971 ns" { FREW:inst1|74273:inst9|18 choose:inst13|DOUT[9]~39 choose:inst13|DOUT[9]~40 AD[9] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "8.971 ns" { FREW:inst1|74273:inst9|18 {} choose:inst13|DOUT[9]~39 {} choose:inst13|DOUT[9]~40 {} AD[9] {} } { 0.000ns 2.019ns 0.367ns 2.091ns } { 0.000ns 0.624ns 0.624ns 3.246ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "NOE AD\[3\] 14.081 ns Longest " "Info: Longest tpd from source pin \"NOE\" to destination pin \"AD\[3\]\" is 14.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.497 ns) 3.347 ns choose:inst13\|DOUT\[15\]~16 2 COMB LCCOMB_X13_Y6_N2 19 " "Info: 2: + IC(1.740 ns) + CELL(0.497 ns) = 3.347 ns; Loc. = LCCOMB_X13_Y6_N2; Fanout = 19; COMB Node = 'choose:inst13\|DOUT\[15\]~16'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.237 ns" { NOE choose:inst13|DOUT[15]~16 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.663 ns) + CELL(0.206 ns) 6.216 ns choose:inst13\|DOUT\[3\]~21 3 COMB LCCOMB_X7_Y8_N16 2 " "Info: 3: + IC(2.663 ns) + CELL(0.206 ns) = 6.216 ns; Loc. = LCCOMB_X7_Y8_N16; Fanout = 2; COMB Node = 'choose:inst13\|DOUT\[3\]~21'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.869 ns" { choose:inst13|DOUT[15]~16 choose:inst13|DOUT[3]~21 } "NODE_NAME" } } { "freqcalc/choose.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/freqcalc/choose.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.614 ns) 8.755 ns choose1:inst9\|DOUT\[3\]~48 4 COMB LCCOMB_X12_Y3_N14 1 " "Info: 4: + IC(1.925 ns) + CELL(0.614 ns) = 8.755 ns; Loc. = LCCOMB_X12_Y3_N14; Fanout = 1; COMB Node = 'choose1:inst9\|DOUT\[3\]~48'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.539 ns" { choose:inst13|DOUT[3]~21 choose1:inst9|DOUT[3]~48 } "NODE_NAME" } } { "choose1.vhd" "" { Text "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/choose1.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.096 ns) + CELL(3.230 ns) 14.081 ns AD\[3\] 5 PIN PIN_32 0 " "Info: 5: + IC(2.096 ns) + CELL(3.230 ns) = 14.081 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'AD\[3\]'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "5.326 ns" { choose1:inst9|DOUT[3]~48 AD[3] } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 32 -152 24 48 "AD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.657 ns ( 40.17 % ) " "Info: Total cell delay = 5.657 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.424 ns ( 59.83 % ) " "Info: Total interconnect delay = 8.424 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "14.081 ns" { NOE choose:inst13|DOUT[15]~16 choose:inst13|DOUT[3]~21 choose1:inst9|DOUT[3]~48 AD[3] } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "14.081 ns" { NOE {} NOE~combout {} choose:inst13|DOUT[15]~16 {} choose:inst13|DOUT[3]~21 {} choose1:inst9|DOUT[3]~48 {} AD[3] {} } { 0.000ns 0.000ns 1.740ns 2.663ns 1.925ns 2.096ns } { 0.000ns 1.110ns 0.497ns 0.206ns 0.614ns 3.230ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LATCH_DATA:inst30\|DATA\[0\]_102 NWE NOE 2.316 ns register " "Info: th for register \"LATCH_DATA:inst30\|DATA\[0\]_102\" (data pin = \"NWE\", clock pin = \"NOE\") is 2.316 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NOE destination 7.251 ns + Longest register " "Info: + Longest clock path from clock \"NOE\" to destination register is 7.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NOE 1 CLK PIN_89 16 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 16; CLK Node = 'NOE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 312 -176 -8 328 "NOE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.577 ns) 3.311 ns LATCH_DATA:inst30\|DATA\[0\]~0 2 COMB LCCOMB_X13_Y6_N16 1 " "Info: 2: + IC(1.624 ns) + CELL(0.577 ns) = 3.311 ns; Loc. = LCCOMB_X13_Y6_N16; Fanout = 1; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.201 ns" { NOE LATCH_DATA:inst30|DATA[0]~0 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.000 ns) 5.554 ns LATCH_DATA:inst30\|DATA\[0\]~0clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.243 ns) + CELL(0.000 ns) = 5.554 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'LATCH_DATA:inst30\|DATA\[0\]~0clkctrl'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "2.243 ns" { LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.370 ns) 7.251 ns LATCH_DATA:inst30\|DATA\[0\]_102 4 REG LCCOMB_X14_Y7_N10 27 " "Info: 4: + IC(1.327 ns) + CELL(0.370 ns) = 7.251 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 27; REG Node = 'LATCH_DATA:inst30\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.057 ns ( 28.37 % ) " "Info: Total cell delay = 2.057 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.194 ns ( 71.63 % ) " "Info: Total interconnect delay = 5.194 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.251 ns" { NOE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.251 ns" { NOE {} NOE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.624ns 2.243ns 1.327ns } { 0.000ns 1.110ns 0.577ns 0.000ns 0.370ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.935 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns NWE 1 CLK PIN_90 18 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 18; CLK Node = 'NWE'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "FPGACONTROL.bdf" "" { Schematic "C:/Users/toshiba/Desktop/COPY/FPGACONTROL/FPGACONTROL.bdf" { { 232 -184 -16 248 "NWE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.202 ns) 3.009 ns LATCH_DATA:inst30\|process_0~0 2 COMB LCCOMB_X13_Y6_N28 1 " "Info: 2: + IC(1.697 ns) + CELL(0.202 ns) = 3.009 ns; Loc. = LCCOMB_X13_Y6_N28; Fanout = 1; COMB Node = 'LATCH_DATA:inst30\|process_0~0'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { NWE LATCH_DATA:inst30|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.616 ns) 4.935 ns LATCH_DATA:inst30\|DATA\[0\]_102 3 REG LCCOMB_X14_Y7_N10 27 " "Info: 3: + IC(1.310 ns) + CELL(0.616 ns) = 4.935 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 27; REG Node = 'LATCH_DATA:inst30\|DATA\[0\]_102'" {  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "1.926 ns" { LATCH_DATA:inst30|process_0~0 LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "latch_data.vhd" "" { Text "c:/users/toshiba/desktop/copy/fpgacontrol/select/latch_data.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 39.07 % ) " "Info: Total cell delay = 1.928 ns ( 39.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.007 ns ( 60.93 % ) " "Info: Total interconnect delay = 3.007 ns ( 60.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { NWE LATCH_DATA:inst30|process_0~0 LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|process_0~0 {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.697ns 1.310ns } { 0.000ns 1.110ns 0.202ns 0.616ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "7.251 ns" { NOE LATCH_DATA:inst30|DATA[0]~0 LATCH_DATA:inst30|DATA[0]~0clkctrl LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "7.251 ns" { NOE {} NOE~combout {} LATCH_DATA:inst30|DATA[0]~0 {} LATCH_DATA:inst30|DATA[0]~0clkctrl {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.624ns 2.243ns 1.327ns } { 0.000ns 1.110ns 0.577ns 0.000ns 0.370ns } "" } } { "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/temp/quartusii11/quartus/bin/TimingClosureFloorplan.fld" "" "4.935 ns" { NWE LATCH_DATA:inst30|process_0~0 LATCH_DATA:inst30|DATA[0]_102 } "NODE_NAME" } } { "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/temp/quartusii11/quartus/bin/Technology_Viewer.qrui" "4.935 ns" { NWE {} NWE~combout {} LATCH_DATA:inst30|process_0~0 {} LATCH_DATA:inst30|DATA[0]_102 {} } { 0.000ns 0.000ns 1.697ns 1.310ns } { 0.000ns 1.110ns 0.202ns 0.616ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 13:45:40 2014 " "Info: Processing ended: Tue Aug 05 13:45:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 05 13:45:41 2014 " "Info: Processing started: Tue Aug 05 13:45:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGACONTROL -c FPGACONTROL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_GENERATED_NON_HIERARCHICAL_SIMULATION_NETLIST" "" "Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" {  } {  } 0 0 "Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "FPGACONTROL.vho FPGACONTROL_vhd.sdo C:/Users/toshiba/Desktop/COPY/FPGACONTROL/simulation/modelsim/ simulation " "Info: Generated files \"FPGACONTROL.vho\" and \"FPGACONTROL_vhd.sdo\" in directory \"C:/Users/toshiba/Desktop/COPY/FPGACONTROL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 05 13:45:42 2014 " "Info: Processing ended: Tue Aug 05 13:45:42 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 93 s " "Info: Quartus II Full Compilation was successful. 0 errors, 93 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
