{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525133834406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525133834406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 30 19:17:14 2018 " "Processing started: Mon Apr 30 19:17:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525133834406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525133834406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta final_project -c final_project_top " "Command: quartus_sta final_project -c final_project_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525133834406 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1525133834516 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525133835047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525133835094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1525133835094 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "55 " "TimeQuest Timing Analyzer is analyzing 55 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1525133836188 ""}
{ "Info" "ISTA_SDC_FOUND" "final_project_top.out.sdc " "Reading SDC File: 'final_project_top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1525133836407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_top.out.sdc 43 Pixel_Clk register " "Ignored filter at final_project_top.out.sdc(43): Pixel_Clk could not be matched with a register" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock final_project_top.out.sdc 43 Argument <targets> is an empty collection " "Ignored create_clock at final_project_top.out.sdc(43): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Pixel_Clk\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{Pixel_Clk\}\] " "create_clock -name \{Pixel_Clk\} -period 1.000 -waveform \{ 0.000 0.500 \} \[get_registers \{Pixel_Clk\}\]" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "final_project_top.out.sdc 68 Pixel_Clk clock " "Ignored filter at final_project_top.out.sdc(68): Pixel_Clk could not be matched with a clock" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 68 Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(68): Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.020  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 68 Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(68): Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 69 Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(69): Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.020  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 69 Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(69): Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 70 Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(70): Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{CLOCK_50\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{CLOCK_50\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 71 Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(71): Argument -rise_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{CLOCK_50\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{CLOCK_50\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 72 Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(72): Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.020  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 72 Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(72): Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 73 Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(73): Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.020  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 73 Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(73): Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 74 Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(74): Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{CLOCK_50\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -rise_to \[get_clocks \{CLOCK_50\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 75 Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(75): Argument -fall_from with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{CLOCK_50\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{Pixel_Clk\}\] -fall_to \[get_clocks \{CLOCK_50\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 90 Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(90): Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 91 Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(91): Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.030   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 96 Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(96): Argument -rise_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{Pixel_Clk\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty final_project_top.out.sdc 97 Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements " "Ignored set_clock_uncertainty at final_project_top.out.sdc(97): Argument -fall_to with value \[get_clocks \{Pixel_Clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.030   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{Pixel_Clk\}\]  0.030  " {  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}  } { { "D:/ECE_385/final_project/final_project_top.out.sdc" "" { Text "D:/ECE_385/final_project/final_project_top.out.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1525133836469 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sphere_reg_4:sph4\|vel\[1\]\[0\]\[37\]~1 KEY\[0\] " "Latch sphere_reg_4:sph4\|vel\[1\]\[0\]\[37\]~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1525133836516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1525133836516 "|final_top_level|KEY[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "PS2_KBCLK (Fall) PS2_KBCLK (Fall) setup and hold " "From PS2_KBCLK (Fall) to PS2_KBCLK (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1525133836829 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1525133836829 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1525133836844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1525133846705 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1525133846705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -182.941 " "Worst-case setup slack is -182.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -182.941          -45893.615 CLOCK_50  " " -182.941          -45893.615 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.618             -77.111 PS2_KBCLK  " "   -2.618             -77.111 PS2_KBCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133846720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.995               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.995               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133846720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525133846720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.069 " "Worst-case hold slack is 0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 CLOCK_50  " "    0.069               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847283 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 PS2_KBCLK  " "    0.440               0.000 PS2_KBCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847283 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525133847283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525133847283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1525133847298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.210 " "Worst-case minimum pulse width slack is -3.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.210             -63.705 PS2_KBCLK  " "   -3.210             -63.705 PS2_KBCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.412               0.000 CLOCK_50  " "    9.412               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.711               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.711               0.000 vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1525133847298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1525133847298 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525133860829 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1525133860829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525133861157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 30 19:17:41 2018 " "Processing ended: Mon Apr 30 19:17:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525133861157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525133861157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525133861157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525133861157 ""}
