<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>8.276</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>8.276</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>8.276</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>1.724</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>1.724</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>1.724</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>1.724</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>24</BRAM>
    <CLB>0</CLB>
    <DSP>4</DSP>
    <FF>639</FF>
    <LATCH>0</LATCH>
    <LUT>713</LUT>
    <SRL>16</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="flashattn" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="6">K_tile_U Q_tile_U V_tile_U grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120 grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96 grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82</SubModules>
    <Resources BRAM="24" DSP="4" FF="639" LUT="713" LogicLUT="697" RAMB36="12" SRL="16"/>
    <LocalResources FF="40"/>
  </RtlModule>
  <RtlModule CELL="inst/K_tile_U" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_Q_tile_RAM_AUTO_1R1W">
    <Resources BRAM="8" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/Q_tile_U" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_Q_tile_RAM_AUTO_1R1W">
    <Resources BRAM="8" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/V_tile_U" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_Q_tile_RAM_AUTO_1R1W">
    <Resources BRAM="8" RAMB36="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3">
    <SubModules count="3">fadd_32ns_32ns_32_5_full_dsp_1_U16 fadd_32ns_32ns_32_5_full_dsp_1_U17 flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources DSP="4" FF="513" LUT="608" LogicLUT="592" SRL="16"/>
    <LocalResources FF="96" LUT="87" LogicLUT="71" SRL="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v" ORIG_REF_NAME="flashattn_fadd_32ns_32ns_32_5_full_dsp_1">
    <Resources DSP="2" FF="208" LUT="242" LogicLUT="242"/>
    <LocalResources FF="97" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v" ORIG_REF_NAME="flashattn_fadd_32ns_32ns_32_5_full_dsp_1">
    <Resources DSP="2" FF="207" LUT="257" LogicLUT="257"/>
    <LocalResources FF="96"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3.v" ORIG_REF_NAME="flashattn_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="56" LogicLUT="56"/>
    <LocalResources FF="41" LUT="32" LogicLUT="32"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2.v" ORIG_REF_NAME="flashattn_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82" DEPTH="1" FILE_NAME="flashattn.v" ORIG_REF_NAME="flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="49" LogicLUT="49"/>
    <LocalResources FF="41" LUT="29" LogicLUT="29"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1.v" ORIG_REF_NAME="flashattn_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[1]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.635" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.822" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/INMODE[2]" LOGIC_LEVELS="1" MAX_FANOUT="18" SLACK="1.724" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_64" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U17/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.372" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="1.559" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]" LOGIC_LEVELS="1" MAX_FANOUT="3" SLACK="2.070" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="xbip_pipe_v3_0_vh_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120/fadd_32ns_32ns_32_5_full_dsp_1_U16/flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="floating_point_v7_1_rfs.vhd" LINE_NUMBER="1"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/flashattn_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/flashattn_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/flashattn_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/flashattn_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/flashattn_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/flashattn_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/flashattn_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
