
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/multiply_31.v" into library work
Parsing module <multiply_31>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/shift_30.v" into library work
Parsing module <shift_30>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/sevenSeg16b_25.v" into library work
Parsing module <sevenSeg_25>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/pipeline_19.v" into library work
Parsing module <pipeline_19>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/decoder_26.v" into library work
Parsing module <decoder_26>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/counter_24.v" into library work
Parsing module <counter_24>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/compare_28.v" into library work
Parsing module <compare_28>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/bool_29.v" into library work
Parsing module <bool_29>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/adderMul_27.v" into library work
Parsing module <adderMul_27>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/multiSevenSeg_17.v" into library work
Parsing module <multiSevenSeg_17>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/edge_detector_12.v" into library work
Parsing module <edge_detector_12>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/btnDebouncer_7.v" into library work
Parsing module <btnDebouncer_7>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/alu_18.v" into library work
Parsing module <alu_18>.
Analyzing Verilog file "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.
ERROR:HDLCompiler:910 - "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 188: Cannot have packed dimensions of type integer
ERROR:HDLCompiler:910 - "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 190: Cannot have packed dimensions of type integer
ERROR:HDLCompiler:598 - "C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 7: Module <mojo_top_0> ignored due to previous errors.
Verilog file C:/Users/1003607/Documents/mojo/ALU16BitwithIO/work/planAhead/ALU16BitwithIO/ALU16BitwithIO.srcs/sources_1/imports/verilog/mojo_top_0.v ignored due to errors
--> 

Total memory usage is 182988 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

