# Verilog-Design
This repisotary will hold my Verilog Designs from the training. Kindly note that I aam still learning and these codes are not entirely optimized.
