<title>Synthesis Messages</title><table width=100%>
<tr><td align=LEFT cellspacing=0 cellpadding=0><b>Synthesis Messages</b></td><td><b>ÖÜÈý ÆßÔÂ 22 17:08:30 2015</b></td></tr></table><hr><br><table border cellspacing='0' cellpadding='0'><tr bgcolor='#DDDDDD'><td> </td><td>Synthesis Messages - Errors, Warnings, and Infos</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "E:\work\ise\MIPS_CPU_Verilog\mips_pipeline_RegWriteAdvanced\src\ALU.v" Line 14: Assignment to V ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>HDLCompiler:1127 - "E:\work\ise\MIPS_CPU_Verilog\mips_pipeline_RegWriteAdvanced\src\CPU_Pipeline.v" Line 283: Assignment to PC_plus_4_wb ignored, since the identifier is never used</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;button&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "E:\work\ise\MIPS_CPU_Verilog\mips_pipeline_RegWriteAdvanced\src\CPU_Pipeline.v" line 280: Output port &lt;PC_plus_4_n&gt; of the instance &lt;MEMWBReg1&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;addr&lt;1:0&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;addr&lt;31:10&gt;&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>&nbsp;</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3210 - "E:\work\ise\MIPS_CPU_Verilog\mips_pipeline_RegWriteAdvanced\src\ALU.v" line 14: Output port &lt;V&gt; of the instance &lt;adder&gt; is unconnected or connected to loadless signal.</td><td>&nbsp;</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;reset&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:647 - Input &lt;Rs_mem&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_0&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_1&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_2&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_3&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_4&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_5&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_11&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_12&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_13&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_14&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_15&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_16&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_17&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_18&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_19&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_20&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_21&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_22&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_23&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_24&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_25&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_26&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_27&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_28&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_29&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_30&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;Instruction_n_31&gt; of sequential type is unconnected in block &lt;IDEXReg1&gt;.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3218 - HDL ADVISOR - The RAM &lt;Mram_RAMDATA&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3217 - HDL ADVISOR - Register &lt;UART_RXD&gt; currently described with an asynchronous reset, could be combined with distributed RAM &lt;Mram_RX_buffer&gt; for implementation on block RAM resources if you made this reset synchronous instead.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3231 - The small RAM &lt;Mram_TX_buffer&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3217 - HDL ADVISOR - Register &lt;Instruction_n&gt; currently described with an asynchronous reset, could be combined with distributed RAM &lt;Mram_data&gt; for implementation on block RAM resources if you made this reset synchronous instead.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:3218 - HDL ADVISOR - The RAM &lt;Mram_data&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_11&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rd_n_0&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_12&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rd_n_1&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_13&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rd_n_2&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_14&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rd_n_3&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_15&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rd_n_4&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_20&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rt_n_4&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_16&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rt_n_0&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_21&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rs_n_0&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_17&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rt_n_1&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_22&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rs_n_1&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_18&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rt_n_2&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_23&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rs_n_2&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_19&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rt_n_3&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_24&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rs_n_3&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;Instruction_n_25&gt; in Unit &lt;IDEXReg&gt; is equivalent to the following FF/Latch, which will be removed : &lt;Rs_n_4&gt;</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:3002 - This design contains one or more registers/latches that are directly
incompatible with the Spartan6 architecture. The two primary causes of this is
either a register or latch described with both an asynchronous set and
asynchronous reset, or a register or latch described with an asynchronous
set or reset which however has an initialization value of the opposite 
polarity (i.e. asynchronous reset with an initialization value of 1).
 While this circuit can be built, it creates a sub-optimal implementation
in terms of area, power and performance. For a more optimal implementation
Xilinx highly recommends one of the following:
       1) Remove either the set or reset from all registers and latches
          if not needed for required functionality
       2) Modif...
NOTE: This message is very long (~1 K) and has been shortened to a maximum of 1000 characters for viewing in this context.
           Please refer to the corresponding ASCII report for the full message.
</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1710 - FF/Latch &lt;IFIDReg1/Instruction_n_20&gt; (without init value) has a constant value of 0 in block &lt;CPU_Pipeline&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;IDEXReg1/Instruction_n_20&gt; (without init value) has a constant value of 0 in block &lt;CPU_Pipeline&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:1895 - Due to other FF/Latch trimming, FF/Latch &lt;EXMEMReg1/Rt_n_4&gt; (without init value) has a constant value of 0 in block &lt;CPU_Pipeline&gt;. This FF/Latch will be trimmed during the optimization process.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_31&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_30&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_29&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_28&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_27&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_26&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_5&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_4&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_3&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_2&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_1&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;IDEXReg1/Instruction_n_0&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;EXMEMReg1/Rs_n_4&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;EXMEMReg1/Rs_n_3&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;EXMEMReg1/Rs_n_2&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;EXMEMReg1/Rs_n_1&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;EXMEMReg1/Rs_n_0&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_31&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_30&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_29&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_28&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_27&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_26&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_25&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_24&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_23&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_22&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_21&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_20&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_19&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_18&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_17&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_16&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_15&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_14&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_13&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_12&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_11&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_10&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_9&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_8&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_7&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_6&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_5&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_4&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_3&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_2&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_1&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>WARNING&nbsp;</td><td>Xst:2677 - Node &lt;MEMWBReg1/PC_plus_4_n_0&gt; of sequential type is unconnected in block &lt;CPU_Pipeline&gt;.</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;IDEXReg1/PC_plus_4_n_31&gt; in Unit &lt;CPU_Pipeline&gt; is equivalent to the following FF/Latch, which will be removed : &lt;IDEXReg1/PC_n_31&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;EXMEMReg1/PC_n_31&gt; in Unit &lt;CPU_Pipeline&gt; is equivalent to the following FF/Latch, which will be removed : &lt;EXMEMReg1/PC_plus_4_n_31&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2261 - The FF/Latch &lt;IFIDReg1/PC_plus_4_n_31&gt; in Unit &lt;CPU_Pipeline&gt; is equivalent to the following FF/Latch, which will be removed : &lt;IFIDReg1/PC_n_31&gt;</td><td>New</td></tr>
<tr><td>INFO&nbsp;</td><td>Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.</td><td>New</td></tr></ta