
raspbian-preinstalled/qt-faststart:     file format elf32-littlearm


Disassembly of section .init:

00000608 <.init>:
 608:	push	{r3, lr}
 60c:	bl	11a8 <ftello64@plt+0xaa8>
 610:	pop	{r3, pc}

Disassembly of section .plt:

00000614 <strcmp@plt-0x14>:
 614:	push	{lr}		; (str lr, [sp, #-4]!)
 618:	ldr	lr, [pc, #4]	; 624 <strcmp@plt-0x4>
 61c:	add	lr, pc, lr
 620:	ldr	pc, [lr, #8]!
 624:	andeq	r2, r1, r0, ror #18

00000628 <strcmp@plt>:
 628:	add	ip, pc, #0, 12
 62c:	add	ip, ip, #73728	; 0x12000
 630:	ldr	pc, [ip, #2400]!	; 0x960

00000634 <__cxa_finalize@plt>:
 634:	add	ip, pc, #0, 12
 638:	add	ip, ip, #73728	; 0x12000
 63c:	ldr	pc, [ip, #2392]!	; 0x958

00000640 <free@plt>:
 640:	add	ip, pc, #0, 12
 644:	add	ip, ip, #73728	; 0x12000
 648:	ldr	pc, [ip, #2384]!	; 0x950

0000064c <memcpy@plt>:
 64c:	add	ip, pc, #0, 12
 650:	add	ip, ip, #73728	; 0x12000
 654:	ldr	pc, [ip, #2376]!	; 0x948

00000658 <__stack_chk_fail@plt>:
 658:	add	ip, pc, #0, 12
 65c:	add	ip, ip, #73728	; 0x12000
 660:	ldr	pc, [ip, #2368]!	; 0x940

00000664 <perror@plt>:
 664:	add	ip, pc, #0, 12
 668:	add	ip, ip, #73728	; 0x12000
 66c:	ldr	pc, [ip, #2360]!	; 0x938

00000670 <fwrite@plt>:
 670:	add	ip, pc, #0, 12
 674:	add	ip, ip, #73728	; 0x12000
 678:	ldr	pc, [ip, #2352]!	; 0x930

0000067c <fread@plt>:
 67c:	add	ip, pc, #0, 12
 680:	add	ip, ip, #73728	; 0x12000
 684:	ldr	pc, [ip, #2344]!	; 0x928

00000688 <malloc@plt>:
 688:	add	ip, pc, #0, 12
 68c:	add	ip, ip, #73728	; 0x12000
 690:	ldr	pc, [ip, #2336]!	; 0x920

00000694 <__libc_start_main@plt>:
 694:	add	ip, pc, #0, 12
 698:	add	ip, ip, #73728	; 0x12000
 69c:	ldr	pc, [ip, #2328]!	; 0x918

000006a0 <__gmon_start__@plt>:
 6a0:	add	ip, pc, #0, 12
 6a4:	add	ip, ip, #73728	; 0x12000
 6a8:	ldr	pc, [ip, #2320]!	; 0x910

000006ac <feof@plt>:
 6ac:	add	ip, pc, #0, 12
 6b0:	add	ip, ip, #73728	; 0x12000
 6b4:	ldr	pc, [ip, #2312]!	; 0x908

000006b8 <__printf_chk@plt>:
 6b8:	add	ip, pc, #0, 12
 6bc:	add	ip, ip, #73728	; 0x12000
 6c0:	ldr	pc, [ip, #2304]!	; 0x900

000006c4 <__fprintf_chk@plt>:
 6c4:	add	ip, pc, #0, 12
 6c8:	add	ip, ip, #73728	; 0x12000
 6cc:	ldr	pc, [ip, #2296]!	; 0x8f8

000006d0 <fclose@plt>:
 6d0:	add	ip, pc, #0, 12
 6d4:	add	ip, ip, #73728	; 0x12000
 6d8:	ldr	pc, [ip, #2288]!	; 0x8f0

000006dc <fseeko64@plt>:
 6dc:	add	ip, pc, #0, 12
 6e0:	add	ip, ip, #73728	; 0x12000
 6e4:	ldr	pc, [ip, #2280]!	; 0x8e8

000006e8 <fopen64@plt>:
 6e8:	add	ip, pc, #0, 12
 6ec:	add	ip, ip, #73728	; 0x12000
 6f0:	ldr	pc, [ip, #2272]!	; 0x8e0

000006f4 <abort@plt>:
 6f4:	add	ip, pc, #0, 12
 6f8:	add	ip, ip, #73728	; 0x12000
 6fc:	ldr	pc, [ip, #2264]!	; 0x8d8

00000700 <ftello64@plt>:
 700:	add	ip, pc, #0, 12
 704:	add	ip, ip, #73728	; 0x12000
 708:	ldr	pc, [ip, #2256]!	; 0x8d0

Disassembly of section .text:

0000070c <.text>:
     70c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     710:	ldr	r2, [pc, #2476]	; 10c4 <ftello64@plt+0x9c4>
     714:	sub	sp, sp, #164	; 0xa4
     718:	add	r2, pc, r2
     71c:	ldr	r3, [pc, #2468]	; 10c8 <ftello64@plt+0x9c8>
     720:	str	r2, [sp, #76]	; 0x4c
     724:	ldr	r3, [r2, r3]
     728:	cmp	r0, #3
     72c:	str	r3, [sp, #60]	; 0x3c
     730:	ldr	r3, [r3]
     734:	str	r1, [sp, #72]	; 0x48
     738:	str	r3, [sp, #156]	; 0x9c
     73c:	bne	acc <ftello64@plt+0x3cc>
     740:	ldr	r4, [r1, #4]
     744:	ldr	r1, [r1, #8]
     748:	mov	r0, r4
     74c:	bl	628 <strcmp@plt>
     750:	cmp	r0, #0
     754:	beq	8ec <ftello64@plt+0x1ec>
     758:	ldr	r1, [pc, #2412]	; 10cc <ftello64@plt+0x9cc>
     75c:	mov	r0, r4
     760:	add	r1, pc, r1
     764:	bl	6e8 <fopen64@plt>
     768:	subs	r7, r0, #0
     76c:	beq	f20 <ftello64@plt+0x820>
     770:	mov	r6, #0
     774:	mov	sl, r6
     778:	mov	r8, r6
     77c:	mov	r4, r6
     780:	mov	fp, r6
     784:	str	r6, [sp, #32]
     788:	str	r6, [sp, #48]	; 0x30
     78c:	str	r6, [sp, #64]	; 0x40
     790:	str	r6, [sp, #36]	; 0x24
     794:	str	r6, [sp, #44]	; 0x2c
     798:	str	r6, [sp, #52]	; 0x34
     79c:	str	r6, [sp, #68]	; 0x44
     7a0:	str	r6, [sp, #56]	; 0x38
     7a4:	str	r6, [sp, #28]
     7a8:	mov	r0, r7
     7ac:	bl	6ac <feof@plt>
     7b0:	subs	r3, r0, #0
     7b4:	str	r3, [sp, #40]	; 0x28
     7b8:	bne	ae4 <ftello64@plt+0x3e4>
     7bc:	add	r9, sp, #148	; 0x94
     7c0:	mov	r1, #8
     7c4:	mov	r0, r9
     7c8:	mov	r3, r7
     7cc:	mov	r2, #1
     7d0:	bl	67c <fread@plt>
     7d4:	cmp	r0, #1
     7d8:	mov	r1, r0
     7dc:	bne	ae4 <ftello64@plt+0x3e4>
     7e0:	ldr	r4, [sp, #152]	; 0x98
     7e4:	ldr	r5, [sp, #148]	; 0x94
     7e8:	ldr	r3, [pc, #2272]	; 10d0 <ftello64@plt+0x9d0>
     7ec:	rev	r4, r4
     7f0:	rev	r5, r5
     7f4:	cmp	r4, r3
     7f8:	mov	sl, r5
     7fc:	mov	fp, #0
     800:	beq	930 <ftello64@plt+0x230>
     804:	cmp	r5, #1
     808:	beq	a88 <ftello64@plt+0x388>
     80c:	subs	r2, r5, #8
     810:	str	r0, [sp]
     814:	sbc	r3, fp, #0
     818:	mov	r0, r7
     81c:	bl	6dc <fseeko64@plt>
     820:	cmp	r0, #0
     824:	bne	e84 <ftello64@plt+0x784>
     828:	uxtb	r1, r4
     82c:	str	r1, [sp, #4]
     830:	lsr	r2, r4, #8
     834:	ldr	r1, [pc, #2200]	; 10d4 <ftello64@plt+0x9d4>
     838:	uxtb	r2, r2
     83c:	lsr	r3, r4, #16
     840:	str	r2, [sp]
     844:	uxtb	r3, r3
     848:	lsr	r2, r4, #24
     84c:	strd	sl, [sp, #16]
     850:	str	r6, [sp, #8]
     854:	str	r8, [sp, #12]
     858:	add	r1, pc, r1
     85c:	mov	r0, #1
     860:	bl	6b8 <__printf_chk@plt>
     864:	ldr	r3, [pc, #2156]	; 10d8 <ftello64@plt+0x9d8>
     868:	ldr	r2, [pc, #2156]	; 10dc <ftello64@plt+0x9dc>
     86c:	cmp	r4, r3
     870:	cmpne	r4, r2
     874:	bne	a2c <ftello64@plt+0x32c>
     878:	adds	r6, r6, sl
     87c:	adc	r8, r8, fp
     880:	cmp	fp, #0
     884:	cmpeq	sl, #7
     888:	bls	ae4 <ftello64@plt+0x3e4>
     88c:	ldr	r3, [pc, #2124]	; 10e0 <ftello64@plt+0x9e0>
     890:	cmp	r4, r3
     894:	beq	a20 <ftello64@plt+0x320>
     898:	ldr	r3, [pc, #2104]	; 10d8 <ftello64@plt+0x9d8>
     89c:	ldr	r1, [sp, #44]	; 0x2c
     8a0:	sub	r3, r4, r3
     8a4:	clz	r3, r3
     8a8:	ldr	r0, [sp, #56]	; 0x38
     8ac:	lsr	r3, r3, #5
     8b0:	orr	r2, r1, r0
     8b4:	cmp	r2, #0
     8b8:	moveq	r3, #0
     8bc:	cmp	r3, #0
     8c0:	beq	7a8 <ftello64@plt+0xa8>
     8c4:	ldr	r3, [sp, #32]
     8c8:	ldr	r4, [pc, #2064]	; 10e0 <ftello64@plt+0x9e0>
     8cc:	adds	r3, r3, sl
     8d0:	str	r3, [sp, #32]
     8d4:	ldr	r3, [sp, #36]	; 0x24
     8d8:	mov	sl, r1
     8dc:	adc	r3, r3, fp
     8e0:	str	r3, [sp, #36]	; 0x24
     8e4:	mov	fp, r0
     8e8:	b	7a8 <ftello64@plt+0xa8>
     8ec:	ldr	r1, [sp, #76]	; 0x4c
     8f0:	ldr	r3, [pc, #2028]	; 10e4 <ftello64@plt+0x9e4>
     8f4:	ldr	r2, [pc, #2028]	; 10e8 <ftello64@plt+0x9e8>
     8f8:	ldr	r3, [r1, r3]
     8fc:	add	r2, pc, r2
     900:	mov	r1, #1
     904:	ldr	r0, [r3]
     908:	bl	6c4 <__fprintf_chk@plt>
     90c:	mov	r4, #1
     910:	ldr	r3, [sp, #60]	; 0x3c
     914:	ldr	r2, [sp, #156]	; 0x9c
     918:	ldr	r3, [r3]
     91c:	mov	r0, r4
     920:	cmp	r2, r3
     924:	bne	1060 <ftello64@plt+0x960>
     928:	add	sp, sp, #164	; 0xa4
     92c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
     930:	cmp	r5, #1048576	; 0x100000
     934:	bhi	f38 <ftello64@plt+0x838>
     938:	str	r0, [sp, #40]	; 0x28
     93c:	ldr	r0, [sp, #28]
     940:	bl	640 <free@plt>
     944:	mov	r0, r5
     948:	bl	688 <malloc@plt>
     94c:	subs	r3, r0, #0
     950:	str	r3, [sp, #28]
     954:	ldr	r1, [sp, #40]	; 0x28
     958:	beq	f60 <ftello64@plt+0x860>
     95c:	str	r1, [sp]
     960:	mvn	r2, #7
     964:	mvn	r3, #0
     968:	mov	r0, r7
     96c:	str	r1, [sp, #40]	; 0x28
     970:	bl	6dc <fseeko64@plt>
     974:	cmp	r0, #0
     978:	ldr	r1, [sp, #40]	; 0x28
     97c:	bne	e84 <ftello64@plt+0x784>
     980:	mov	r2, r1
     984:	mov	r3, r7
     988:	mov	r1, r5
     98c:	ldr	r0, [sp, #28]
     990:	bl	67c <fread@plt>
     994:	cmp	r0, #1
     998:	mov	r5, r0
     99c:	bne	e84 <ftello64@plt+0x784>
     9a0:	mov	r0, r7
     9a4:	bl	700 <ftello64@plt>
     9a8:	mov	r3, r1
     9ac:	mov	r2, r0
     9b0:	cmp	r0, #0
     9b4:	strd	r2, [sp, #48]	; 0x30
     9b8:	sbcs	r3, r3, #0
     9bc:	blt	e84 <ftello64@plt+0x784>
     9c0:	mov	r2, #112	; 0x70
     9c4:	mov	r3, #121	; 0x79
     9c8:	ldr	r1, [pc, #1820]	; 10ec <ftello64@plt+0x9ec>
     9cc:	str	r2, [sp, #4]
     9d0:	str	r3, [sp]
     9d4:	mov	r2, #102	; 0x66
     9d8:	mov	r3, #116	; 0x74
     9dc:	strd	sl, [sp, #16]
     9e0:	str	r6, [sp, #8]
     9e4:	str	r8, [sp, #12]
     9e8:	mov	r0, r5
     9ec:	add	r1, pc, r1
     9f0:	bl	6b8 <__printf_chk@plt>
     9f4:	mov	r2, sl
     9f8:	mov	r3, fp
     9fc:	ldr	r1, [pc, #1772]	; 10f0 <ftello64@plt+0x9f0>
     a00:	ldr	r0, [pc, #1736]	; 10d0 <ftello64@plt+0x9d0>
     a04:	cmp	r4, r1
     a08:	cmpne	r4, r0
     a0c:	bne	e3c <ftello64@plt+0x73c>
     a10:	strd	sl, [sp, #64]	; 0x40
     a14:	mov	sl, r2
     a18:	mov	fp, r3
     a1c:	b	878 <ftello64@plt+0x178>
     a20:	str	sl, [sp, #44]	; 0x2c
     a24:	str	fp, [sp, #56]	; 0x38
     a28:	b	7a8 <ftello64@plt+0xa8>
     a2c:	add	r3, r3, #116391936	; 0x6f00000
     a30:	add	r3, r3, #130048	; 0x1fc00
     a34:	ldr	r2, [pc, #1700]	; 10e0 <ftello64@plt+0x9e0>
     a38:	add	r3, r3, #15
     a3c:	cmp	r4, r3
     a40:	cmpne	r4, r2
     a44:	beq	878 <ftello64@plt+0x178>
     a48:	add	r2, r2, #50331648	; 0x3000000
     a4c:	sub	r2, r2, #65536	; 0x10000
     a50:	ldr	r3, [pc, #1692]	; 10f4 <ftello64@plt+0x9f4>
     a54:	sub	r2, r2, #2
     a58:	cmp	r4, r2
     a5c:	cmpne	r4, r3
     a60:	beq	878 <ftello64@plt+0x178>
     a64:	ldr	r2, [pc, #1676]	; 10f8 <ftello64@plt+0x9f8>
     a68:	ldr	r3, [pc, #1676]	; 10fc <ftello64@plt+0x9fc>
     a6c:	cmp	r4, r2
     a70:	cmpne	r4, r3
     a74:	beq	878 <ftello64@plt+0x178>
     a78:	mov	r2, sl
     a7c:	mov	r3, fp
     a80:	ldrd	sl, [sp, #64]	; 0x40
     a84:	b	9fc <ftello64@plt+0x2fc>
     a88:	mov	r2, r5
     a8c:	mov	r0, r9
     a90:	mov	r3, r7
     a94:	mov	r1, #8
     a98:	bl	67c <fread@plt>
     a9c:	cmp	r0, #1
     aa0:	bne	ec4 <ftello64@plt+0x7c4>
     aa4:	ldr	r2, [sp, #152]	; 0x98
     aa8:	ldr	r3, [sp, #148]	; 0x94
     aac:	rev	sl, r2
     ab0:	rev	fp, r3
     ab4:	subs	r2, sl, #16
     ab8:	str	r0, [sp]
     abc:	sbc	r3, fp, #0
     ac0:	mov	r0, r7
     ac4:	bl	6dc <fseeko64@plt>
     ac8:	b	820 <ftello64@plt+0x120>
     acc:	ldr	r1, [pc, #1580]	; 1100 <ftello64@plt+0xa00>
     ad0:	mov	r0, #1
     ad4:	add	r1, pc, r1
     ad8:	bl	6b8 <__printf_chk@plt>
     adc:	mov	r4, #0
     ae0:	b	910 <ftello64@plt+0x210>
     ae4:	ldr	r3, [pc, #1524]	; 10e0 <ftello64@plt+0x9e0>
     ae8:	cmp	r4, r3
     aec:	bne	e5c <ftello64@plt+0x75c>
     af0:	cmp	fp, #0
     af4:	cmpeq	sl, #15
     af8:	bls	ed0 <ftello64@plt+0x7d0>
     afc:	mov	r1, #2
     b00:	ldr	r3, [sp, #32]
     b04:	str	r1, [sp]
     b08:	adds	r3, sl, r3
     b0c:	str	r3, [sp, #80]	; 0x50
     b10:	ldr	r3, [sp, #36]	; 0x24
     b14:	mov	r0, r7
     b18:	adc	r3, fp, r3
     b1c:	str	r3, [sp, #84]	; 0x54
     b20:	ldrd	r2, [sp, #80]	; 0x50
     b24:	rsbs	r2, r2, #0
     b28:	rsc	r3, r3, #0
     b2c:	bl	6dc <fseeko64@plt>
     b30:	subs	r4, r0, #0
     b34:	bne	e84 <ftello64@plt+0x784>
     b38:	mov	r0, r7
     b3c:	bl	700 <ftello64@plt>
     b40:	cmp	r0, #0
     b44:	sbcs	r3, r1, #0
     b48:	mov	r8, r0
     b4c:	mov	r9, r1
     b50:	blt	e84 <ftello64@plt+0x784>
     b54:	mov	r0, sl
     b58:	bl	688 <malloc@plt>
     b5c:	subs	r5, r0, #0
     b60:	beq	ef8 <ftello64@plt+0x7f8>
     b64:	mov	r3, r7
     b68:	mov	r2, #1
     b6c:	mov	r1, sl
     b70:	bl	67c <fread@plt>
     b74:	cmp	r0, #1
     b78:	mov	r6, r0
     b7c:	bne	f88 <ftello64@plt+0x888>
     b80:	ldr	r2, [r5, #12]
     b84:	ldr	r3, [pc, #1400]	; 1104 <ftello64@plt+0xa04>
     b88:	cmp	r2, r3
     b8c:	beq	f98 <ftello64@plt+0x898>
     b90:	mov	r0, r7
     b94:	bl	6d0 <fclose@plt>
     b98:	ldr	r3, [pc, #1384]	; 1108 <ftello64@plt+0xa08>
     b9c:	mov	r2, sl
     ba0:	add	r3, pc, r3
     ba4:	str	r3, [sp]
     ba8:	add	r3, sp, #112	; 0x70
     bac:	str	r3, [sp, #4]
     bb0:	mov	r0, r5
     bb4:	mov	r3, fp
     bb8:	str	r4, [sp, #120]	; 0x78
     bbc:	strd	sl, [sp, #112]	; 0x70
     bc0:	str	r4, [sp, #124]	; 0x7c
     bc4:	str	r4, [sp, #128]	; 0x80
     bc8:	str	r4, [sp, #132]	; 0x84
     bcc:	str	r4, [sp, #136]	; 0x88
     bd0:	str	r4, [sp, #140]	; 0x8c
     bd4:	bl	12cc <ftello64@plt+0xbcc>
     bd8:	cmp	r0, #0
     bdc:	blt	e9c <ftello64@plt+0x79c>
     be0:	ldr	r3, [sp, #136]	; 0x88
     be4:	cmp	r3, #0
     be8:	streq	r5, [sp, #32]
     bec:	beq	c9c <ftello64@plt+0x59c>
     bf0:	ldr	r1, [pc, #1300]	; 110c <ftello64@plt+0xa0c>
     bf4:	mov	r0, r6
     bf8:	add	r1, pc, r1
     bfc:	bl	6b8 <__printf_chk@plt>
     c00:	ldrd	r2, [sp, #120]	; 0x78
     c04:	ldr	r1, [sp, #128]	; 0x80
     c08:	ldr	r6, [sp, #132]	; 0x84
     c0c:	lsl	r7, r2, #3
     c10:	lsl	r3, r3, #3
     c14:	subs	r7, r7, r1
     c18:	orr	r3, r3, r2, lsr #29
     c1c:	sbc	r3, r3, r6
     c20:	adds	r7, r7, sl
     c24:	adc	r6, r3, fp
     c28:	mov	r0, r7
     c2c:	str	r6, [sp, #108]	; 0x6c
     c30:	str	r7, [sp, #104]	; 0x68
     c34:	bl	688 <malloc@plt>
     c38:	subs	r3, r0, #0
     c3c:	str	r3, [sp, #32]
     c40:	beq	1098 <ftello64@plt+0x998>
     c44:	ldr	r3, [pc, #1220]	; 1110 <ftello64@plt+0xa10>
     c48:	ldr	r1, [sp, #32]
     c4c:	add	r3, pc, r3
     c50:	str	r3, [sp]
     c54:	add	r3, sp, #88	; 0x58
     c58:	str	r3, [sp, #4]
     c5c:	mov	r0, r5
     c60:	mov	r2, sl
     c64:	mov	r3, fp
     c68:	strd	sl, [sp, #96]	; 0x60
     c6c:	str	r1, [sp, #88]	; 0x58
     c70:	bl	12cc <ftello64@plt+0xbcc>
     c74:	cmp	r0, #0
     c78:	blt	108c <ftello64@plt+0x98c>
     c7c:	mov	r0, r5
     c80:	bl	640 <free@plt>
     c84:	ldrd	sl, [sp, #104]	; 0x68
     c88:	ldr	r3, [sp, #32]
     c8c:	ldr	r2, [sp, #88]	; 0x58
     c90:	add	r3, r3, sl
     c94:	cmp	r2, r3
     c98:	bne	1064 <ftello64@plt+0x964>
     c9c:	ldr	r3, [sp, #72]	; 0x48
     ca0:	ldr	r1, [pc, #1132]	; 1114 <ftello64@plt+0xa14>
     ca4:	ldr	r0, [r3, #4]
     ca8:	add	r1, pc, r1
     cac:	bl	6e8 <fopen64@plt>
     cb0:	subs	r7, r0, #0
     cb4:	beq	ff4 <ftello64@plt+0x8f4>
     cb8:	ldrd	r2, [sp, #48]	; 0x30
     cbc:	orrs	r3, r2, r3
     cc0:	beq	ce8 <ftello64@plt+0x5e8>
     cc4:	mov	r3, #0
     cc8:	str	r3, [sp]
     ccc:	ldrd	r2, [sp, #48]	; 0x30
     cd0:	bl	6dc <fseeko64@plt>
     cd4:	cmp	r0, #0
     cd8:	bne	fe0 <ftello64@plt+0x8e0>
     cdc:	ldrd	r2, [sp, #48]	; 0x30
     ce0:	subs	r8, r8, r2
     ce4:	sbc	r9, r9, r3
     ce8:	ldr	r3, [sp, #72]	; 0x48
     cec:	ldr	r1, [pc, #1060]	; 1118 <ftello64@plt+0xa18>
     cf0:	ldr	r0, [r3, #8]
     cf4:	add	r1, pc, r1
     cf8:	bl	6e8 <fopen64@plt>
     cfc:	subs	r5, r0, #0
     d00:	beq	1004 <ftello64@plt+0x904>
     d04:	ldrd	r2, [sp, #64]	; 0x40
     d08:	orrs	r3, r2, r3
     d0c:	beq	d3c <ftello64@plt+0x63c>
     d10:	ldr	r1, [pc, #1028]	; 111c <ftello64@plt+0xa1c>
     d14:	mov	r0, #1
     d18:	add	r1, pc, r1
     d1c:	bl	6b8 <__printf_chk@plt>
     d20:	mov	r3, r5
     d24:	ldr	r1, [sp, #64]	; 0x40
     d28:	mov	r2, #1
     d2c:	ldr	r0, [sp, #28]
     d30:	bl	670 <fwrite@plt>
     d34:	cmp	r0, #1
     d38:	bne	fbc <ftello64@plt+0x8bc>
     d3c:	ldr	r1, [pc, #988]	; 1120 <ftello64@plt+0xa20>
     d40:	mov	r0, #1
     d44:	add	r1, pc, r1
     d48:	bl	6b8 <__printf_chk@plt>
     d4c:	mov	r3, r5
     d50:	mov	r1, sl
     d54:	mov	r2, #1
     d58:	ldr	r0, [sp, #32]
     d5c:	bl	670 <fwrite@plt>
     d60:	cmp	r0, #1
     d64:	bne	fbc <ftello64@plt+0x8bc>
     d68:	mov	r2, #33554432	; 0x2000000
     d6c:	mov	r3, #0
     d70:	cmp	r2, r8
     d74:	sbcs	r1, r3, r9
     d78:	mov	sl, r8
     d7c:	movlt	sl, r2
     d80:	mov	r0, sl
     d84:	bl	688 <malloc@plt>
     d88:	subs	r6, r0, #0
     d8c:	beq	1038 <ftello64@plt+0x938>
     d90:	ldr	r1, [pc, #908]	; 1124 <ftello64@plt+0xa24>
     d94:	mov	r0, #1
     d98:	add	r1, pc, r1
     d9c:	bl	6b8 <__printf_chk@plt>
     da0:	str	r4, [sp, #36]	; 0x24
     da4:	mov	r4, sl
     da8:	b	e04 <ftello64@plt+0x704>
     dac:	asr	fp, r4, #31
     db0:	cmp	r8, r4
     db4:	sbcs	r3, r9, fp
     db8:	mov	sl, r4
     dbc:	movlt	sl, r8
     dc0:	mov	r2, #1
     dc4:	mov	r3, r7
     dc8:	mov	r1, sl
     dcc:	mov	r0, r6
     dd0:	bl	67c <fread@plt>
     dd4:	cmp	r0, #1
     dd8:	mov	r2, r0
     ddc:	mov	r4, sl
     de0:	bne	1028 <ftello64@plt+0x928>
     de4:	mov	r1, sl
     de8:	mov	r3, r5
     dec:	mov	r0, r6
     df0:	bl	670 <fwrite@plt>
     df4:	cmp	r0, #1
     df8:	bne	1018 <ftello64@plt+0x918>
     dfc:	subs	r8, r8, sl
     e00:	sbc	r9, r9, sl, asr #31
     e04:	orrs	r3, r8, r9
     e08:	bne	dac <ftello64@plt+0x6ac>
     e0c:	mov	r0, r7
     e10:	ldr	r4, [sp, #36]	; 0x24
     e14:	bl	6d0 <fclose@plt>
     e18:	mov	r0, r5
     e1c:	bl	6d0 <fclose@plt>
     e20:	ldr	r0, [sp, #32]
     e24:	bl	640 <free@plt>
     e28:	ldr	r0, [sp, #28]
     e2c:	bl	640 <free@plt>
     e30:	mov	r0, r6
     e34:	bl	640 <free@plt>
     e38:	b	910 <ftello64@plt+0x210>
     e3c:	ldr	r1, [sp, #76]	; 0x4c
     e40:	ldr	r3, [pc, #668]	; 10e4 <ftello64@plt+0x9e4>
     e44:	ldr	r2, [pc, #732]	; 1128 <ftello64@plt+0xa28>
     e48:	ldr	r3, [r1, r3]
     e4c:	add	r2, pc, r2
     e50:	mov	r1, #1
     e54:	ldr	r0, [r3]
     e58:	bl	6c4 <__fprintf_chk@plt>
     e5c:	ldr	r1, [pc, #712]	; 112c <ftello64@plt+0xa2c>
     e60:	mov	r0, #1
     e64:	add	r1, pc, r1
     e68:	bl	6b8 <__printf_chk@plt>
     e6c:	ldr	r0, [sp, #28]
     e70:	bl	640 <free@plt>
     e74:	mov	r0, r7
     e78:	bl	6d0 <fclose@plt>
     e7c:	mov	r4, #0
     e80:	b	910 <ftello64@plt+0x210>
     e84:	ldr	r3, [sp, #72]	; 0x48
     e88:	mov	r5, #0
     e8c:	ldr	r0, [r3, #4]
     e90:	bl	664 <perror@plt>
     e94:	mov	r0, r7
     e98:	bl	6d0 <fclose@plt>
     e9c:	str	r5, [sp, #32]
     ea0:	mov	r6, #0
     ea4:	ldr	r0, [sp, #32]
     ea8:	bl	640 <free@plt>
     eac:	ldr	r0, [sp, #28]
     eb0:	bl	640 <free@plt>
     eb4:	mov	r0, r6
     eb8:	bl	640 <free@plt>
     ebc:	mov	r4, #1
     ec0:	b	910 <ftello64@plt+0x210>
     ec4:	ldr	r3, [pc, #532]	; 10e0 <ftello64@plt+0x9e0>
     ec8:	cmp	r4, r3
     ecc:	bne	e5c <ftello64@plt+0x75c>
     ed0:	ldr	r1, [sp, #76]	; 0x4c
     ed4:	ldr	r3, [pc, #520]	; 10e4 <ftello64@plt+0x9e4>
     ed8:	ldr	r2, [pc, #592]	; 1130 <ftello64@plt+0xa30>
     edc:	ldr	r3, [r1, r3]
     ee0:	add	r2, pc, r2
     ee4:	mov	r1, #1
     ee8:	ldr	r0, [r3]
     eec:	bl	6c4 <__fprintf_chk@plt>
     ef0:	mov	r5, #0
     ef4:	b	e94 <ftello64@plt+0x794>
     ef8:	ldr	r1, [sp, #76]	; 0x4c
     efc:	ldr	r3, [pc, #480]	; 10e4 <ftello64@plt+0x9e4>
     f00:	ldr	r2, [pc, #556]	; 1134 <ftello64@plt+0xa34>
     f04:	ldr	r3, [r1, r3]
     f08:	strd	sl, [sp]
     f0c:	add	r2, pc, r2
     f10:	ldr	r0, [r3]
     f14:	mov	r1, #1
     f18:	bl	6c4 <__fprintf_chk@plt>
     f1c:	b	e94 <ftello64@plt+0x794>
     f20:	ldr	r3, [sp, #72]	; 0x48
     f24:	str	r7, [sp, #32]
     f28:	ldr	r0, [r3, #4]
     f2c:	bl	664 <perror@plt>
     f30:	str	r7, [sp, #28]
     f34:	b	ea0 <ftello64@plt+0x7a0>
     f38:	ldr	r2, [sp, #76]	; 0x4c
     f3c:	ldr	r3, [pc, #416]	; 10e4 <ftello64@plt+0x9e4>
     f40:	ldr	r5, [sp, #40]	; 0x28
     f44:	ldr	r3, [r2, r3]
     f48:	ldr	r2, [pc, #488]	; 1138 <ftello64@plt+0xa38>
     f4c:	ldr	r0, [r3]
     f50:	add	r2, pc, r2
     f54:	strd	sl, [sp]
     f58:	bl	6c4 <__fprintf_chk@plt>
     f5c:	b	e94 <ftello64@plt+0x794>
     f60:	ldr	r2, [sp, #76]	; 0x4c
     f64:	ldr	r3, [pc, #376]	; 10e4 <ftello64@plt+0x9e4>
     f68:	ldr	r3, [r2, r3]
     f6c:	ldr	r2, [pc, #456]	; 113c <ftello64@plt+0xa3c>
     f70:	ldr	r0, [r3]
     f74:	add	r2, pc, r2
     f78:	strd	sl, [sp]
     f7c:	bl	6c4 <__fprintf_chk@plt>
     f80:	ldr	r5, [sp, #28]
     f84:	b	e94 <ftello64@plt+0x794>
     f88:	ldr	r3, [sp, #72]	; 0x48
     f8c:	ldr	r0, [r3, #4]
     f90:	bl	664 <perror@plt>
     f94:	b	e94 <ftello64@plt+0x794>
     f98:	ldr	r2, [sp, #76]	; 0x4c
     f9c:	ldr	r3, [pc, #320]	; 10e4 <ftello64@plt+0x9e4>
     fa0:	mov	r1, r0
     fa4:	ldr	r3, [r2, r3]
     fa8:	ldr	r2, [pc, #400]	; 1140 <ftello64@plt+0xa40>
     fac:	ldr	r0, [r3]
     fb0:	add	r2, pc, r2
     fb4:	bl	6c4 <__fprintf_chk@plt>
     fb8:	b	e94 <ftello64@plt+0x794>
     fbc:	ldr	r3, [sp, #72]	; 0x48
     fc0:	mov	r6, #0
     fc4:	ldr	r0, [r3, #8]
     fc8:	bl	664 <perror@plt>
     fcc:	mov	r0, r7
     fd0:	bl	6d0 <fclose@plt>
     fd4:	mov	r0, r5
     fd8:	bl	6d0 <fclose@plt>
     fdc:	b	ea4 <ftello64@plt+0x7a4>
     fe0:	ldr	r3, [sp, #72]	; 0x48
     fe4:	ldr	r0, [r3, #4]
     fe8:	bl	664 <perror@plt>
     fec:	ldr	r5, [sp, #32]
     ff0:	b	e94 <ftello64@plt+0x794>
     ff4:	ldr	r3, [sp, #72]	; 0x48
     ff8:	ldr	r0, [r3, #4]
     ffc:	bl	664 <perror@plt>
    1000:	b	ea0 <ftello64@plt+0x7a0>
    1004:	ldr	r3, [sp, #72]	; 0x48
    1008:	ldr	r0, [r3, #8]
    100c:	bl	664 <perror@plt>
    1010:	ldr	r5, [sp, #32]
    1014:	b	e94 <ftello64@plt+0x794>
    1018:	ldr	r3, [sp, #72]	; 0x48
    101c:	ldr	r0, [r3, #8]
    1020:	bl	664 <perror@plt>
    1024:	b	fcc <ftello64@plt+0x8cc>
    1028:	ldr	r3, [sp, #72]	; 0x48
    102c:	ldr	r0, [r3, #4]
    1030:	bl	664 <perror@plt>
    1034:	b	fcc <ftello64@plt+0x8cc>
    1038:	ldr	r2, [pc, #164]	; 10e4 <ftello64@plt+0x9e4>
    103c:	ldr	r1, [sp, #76]	; 0x4c
    1040:	mov	r3, sl
    1044:	ldr	r1, [r1, r2]
    1048:	ldr	r2, [pc, #244]	; 1144 <ftello64@plt+0xa44>
    104c:	ldr	r0, [r1]
    1050:	add	r2, pc, r2
    1054:	mov	r1, #1
    1058:	bl	6c4 <__fprintf_chk@plt>
    105c:	b	fcc <ftello64@plt+0x8cc>
    1060:	bl	658 <__stack_chk_fail@plt>
    1064:	ldr	r1, [sp, #76]	; 0x4c
    1068:	ldr	r3, [pc, #116]	; 10e4 <ftello64@plt+0x9e4>
    106c:	ldr	r2, [pc, #212]	; 1148 <ftello64@plt+0xa48>
    1070:	ldr	r3, [r1, r3]
    1074:	add	r2, pc, r2
    1078:	mov	r1, #1
    107c:	ldr	r0, [r3]
    1080:	ldr	r5, [sp, #32]
    1084:	bl	6c4 <__fprintf_chk@plt>
    1088:	b	e9c <ftello64@plt+0x79c>
    108c:	ldr	r0, [sp, #32]
    1090:	bl	640 <free@plt>
    1094:	b	e9c <ftello64@plt+0x79c>
    1098:	ldr	r1, [sp, #76]	; 0x4c
    109c:	ldr	r3, [pc, #64]	; 10e4 <ftello64@plt+0x9e4>
    10a0:	ldr	r2, [pc, #164]	; 114c <ftello64@plt+0xa4c>
    10a4:	ldr	r3, [r1, r3]
    10a8:	str	r7, [sp]
    10ac:	ldr	r0, [r3]
    10b0:	add	r2, pc, r2
    10b4:	str	r6, [sp, #4]
    10b8:	mov	r1, #1
    10bc:	bl	6c4 <__fprintf_chk@plt>
    10c0:	b	e9c <ftello64@plt+0x79c>
    10c4:	andeq	r2, r1, r4, ror #16
    10c8:	andeq	r0, r0, r4, rrx
    10cc:	andeq	r1, r0, r0, asr #20
    10d0:			; <UNDEFINED> instruction: 0x66747970
    10d4:	muleq	r0, ip, r9
    10d8:	ldrbtvs	r6, [r2], -r5, ror #10
    10dc:	bvs	1d5ca90 <ftello64@plt+0x1d5c390>
    10e0:	stclvs	15, cr6, [pc, #-472]!	; f10 <ftello64@plt+0x810>
    10e4:	andeq	r0, r0, r8, rrx
    10e8:	andeq	r1, r0, r4, ror r8
    10ec:	andeq	r1, r0, r8, lsl #16
    10f0:	ldrbvc	r6, [r5, #-2404]!	; 0xfffff69c
    10f4:	cmnvc	fp, #112, 18	; 0x1c0000
    10f8:	strbvc	r6, [r9, -r5, ror #8]!
    10fc:	subpl	r4, r9, r4, asr r3
    1100:	andeq	r1, r0, ip, lsr #12
    1104:	strbtvc	r6, [pc], -r3, ror #26
    1108:	andeq	r0, r0, r4, lsr #28
    110c:	strdeq	r1, [r0], -ip
    1110:	muleq	r0, r8, r8
    1114:	strdeq	r1, [r0], -r8
    1118:	muleq	r0, r0, r6
    111c:	andeq	r1, r0, r0, ror r6
    1120:	andeq	r1, r0, ip, asr r6
    1124:	andeq	r1, r0, r0, asr r6
    1128:	andeq	r1, r0, r0, asr #7
    112c:	andeq	r1, r0, r8, ror #7
    1130:	muleq	r0, r4, r3
    1134:	andeq	r1, r0, ip, ror r3
    1138:	andeq	r1, r0, r4, asr r2
    113c:	andeq	r1, r0, r0, asr r2
    1140:	andeq	r1, r0, r8, lsl #6
    1144:	andeq	r1, r0, r8, ror #6
    1148:	ldrdeq	r1, [r0], -ip
    114c:	andeq	r1, r0, r8, ror #4
    1150:	mov	fp, #0
    1154:	mov	lr, #0
    1158:	pop	{r1}		; (ldr r1, [sp], #4)
    115c:	mov	r2, sp
    1160:	push	{r2}		; (str r2, [sp, #-4]!)
    1164:	push	{r0}		; (str r0, [sp, #-4]!)
    1168:	ldr	sl, [pc, #40]	; 1198 <ftello64@plt+0xa98>
    116c:	add	r3, pc, #36	; 0x24
    1170:	add	sl, sl, r3
    1174:	ldr	ip, [pc, #32]	; 119c <ftello64@plt+0xa9c>
    1178:	ldr	ip, [sl, ip]
    117c:	push	{ip}		; (str ip, [sp, #-4]!)
    1180:	ldr	r3, [pc, #24]	; 11a0 <ftello64@plt+0xaa0>
    1184:	ldr	r3, [sl, r3]
    1188:	ldr	r0, [pc, #20]	; 11a4 <ftello64@plt+0xaa4>
    118c:	ldr	r0, [sl, r0]
    1190:	bl	694 <__libc_start_main@plt>
    1194:	bl	6f4 <abort@plt>
    1198:	andeq	r1, r1, ip, ror #27
    119c:	andeq	r0, r0, r8, asr r0
    11a0:	andeq	r0, r0, r0, ror r0
    11a4:	andeq	r0, r0, r4, ror r0
    11a8:	ldr	r3, [pc, #20]	; 11c4 <ftello64@plt+0xac4>
    11ac:	ldr	r2, [pc, #20]	; 11c8 <ftello64@plt+0xac8>
    11b0:	add	r3, pc, r3
    11b4:	ldr	r2, [r3, r2]
    11b8:	cmp	r2, #0
    11bc:	bxeq	lr
    11c0:	b	6a0 <__gmon_start__@plt>
    11c4:	andeq	r1, r1, ip, asr #27
    11c8:	andeq	r0, r0, ip, rrx
    11cc:	ldr	r0, [pc, #44]	; 1200 <ftello64@plt+0xb00>
    11d0:	ldr	r3, [pc, #44]	; 1204 <ftello64@plt+0xb04>
    11d4:	add	r0, pc, r0
    11d8:	add	r3, pc, r3
    11dc:	cmp	r3, r0
    11e0:	ldr	r3, [pc, #32]	; 1208 <ftello64@plt+0xb08>
    11e4:	add	r3, pc, r3
    11e8:	bxeq	lr
    11ec:	ldr	r2, [pc, #24]	; 120c <ftello64@plt+0xb0c>
    11f0:	ldr	r3, [r3, r2]
    11f4:	cmp	r3, #0
    11f8:	bxeq	lr
    11fc:	bx	r3
    1200:	andeq	r1, r1, ip, lsr #28
    1204:	andeq	r1, r1, r8, lsr #28
    1208:	muleq	r1, r8, sp
    120c:	andeq	r0, r0, r0, rrx
    1210:	ldr	r0, [pc, #56]	; 1250 <ftello64@plt+0xb50>
    1214:	ldr	r3, [pc, #56]	; 1254 <ftello64@plt+0xb54>
    1218:	add	r0, pc, r0
    121c:	add	r3, pc, r3
    1220:	sub	r1, r3, r0
    1224:	ldr	r3, [pc, #44]	; 1258 <ftello64@plt+0xb58>
    1228:	asr	r1, r1, #2
    122c:	add	r3, pc, r3
    1230:	add	r1, r1, r1, lsr #31
    1234:	asrs	r1, r1, #1
    1238:	bxeq	lr
    123c:	ldr	r2, [pc, #24]	; 125c <ftello64@plt+0xb5c>
    1240:	ldr	r3, [r3, r2]
    1244:	cmp	r3, #0
    1248:	bxeq	lr
    124c:	bx	r3
    1250:	andeq	r1, r1, r8, ror #27
    1254:	andeq	r1, r1, r4, ror #27
    1258:	andeq	r1, r1, r0, asr sp
    125c:	andeq	r0, r0, r8, ror r0
    1260:	ldr	r3, [pc, #76]	; 12b4 <ftello64@plt+0xbb4>
    1264:	ldr	r2, [pc, #76]	; 12b8 <ftello64@plt+0xbb8>
    1268:	add	r3, pc, r3
    126c:	add	r2, pc, r2
    1270:	ldrb	r3, [r3]
    1274:	cmp	r3, #0
    1278:	bxne	lr
    127c:	ldr	r3, [pc, #56]	; 12bc <ftello64@plt+0xbbc>
    1280:	push	{r4, lr}
    1284:	ldr	r3, [r2, r3]
    1288:	cmp	r3, #0
    128c:	beq	129c <ftello64@plt+0xb9c>
    1290:	ldr	r3, [pc, #40]	; 12c0 <ftello64@plt+0xbc0>
    1294:	ldr	r0, [pc, r3]
    1298:	bl	634 <__cxa_finalize@plt>
    129c:	bl	11cc <ftello64@plt+0xacc>
    12a0:	ldr	r3, [pc, #28]	; 12c4 <ftello64@plt+0xbc4>
    12a4:	mov	r2, #1
    12a8:	add	r3, pc, r3
    12ac:	strb	r2, [r3]
    12b0:	pop	{r4, pc}
    12b4:	muleq	r1, r8, sp
    12b8:	andeq	r1, r1, r0, lsl sp
    12bc:	andeq	r0, r0, ip, asr r0
    12c0:	andeq	r1, r1, r8, ror #26
    12c4:	andeq	r1, r1, r8, asr sp
    12c8:	b	1210 <ftello64@plt+0xb10>
    12cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    12d0:	ldr	r1, [pc, #508]	; 14d4 <ftello64@plt+0xdd4>
    12d4:	sub	sp, sp, #52	; 0x34
    12d8:	add	r1, pc, r1
    12dc:	ldr	r3, [pc, #500]	; 14d8 <ftello64@plt+0xdd8>
    12e0:	str	r1, [sp, #12]
    12e4:	ldr	r3, [r1, r3]
    12e8:	cmp	r2, #7
    12ec:	str	r3, [sp, #8]
    12f0:	ldr	r3, [r3]
    12f4:	add	r7, r0, r2
    12f8:	ldr	r6, [sp, #88]	; 0x58
    12fc:	str	r3, [sp, #44]	; 0x2c
    1300:	ldr	sl, [sp, #92]	; 0x5c
    1304:	bgt	13c8 <ftello64@plt+0xcc8>
    1308:	b	1478 <ftello64@plt+0xd78>
    130c:	sub	fp, r7, fp
    1310:	cmp	fp, #7
    1314:	ble	14ac <ftello64@plt+0xdac>
    1318:	mov	r1, #16
    131c:	ldrb	lr, [r0, #13]
    1320:	ldrb	ip, [r0, #9]
    1324:	ldrb	r2, [r0, #12]
    1328:	ldrb	r3, [r0, #8]
    132c:	orr	r2, r2, lr, lsl #8
    1330:	orr	r3, r3, ip, lsl #8
    1334:	ldrb	lr, [r0, #14]
    1338:	ldrb	ip, [r0, #10]
    133c:	orr	r2, r2, lr, lsl r1
    1340:	orr	r3, r3, ip, lsl r1
    1344:	ldrb	lr, [r0, #15]
    1348:	ldrb	ip, [r0, #11]
    134c:	orr	r2, r2, lr, lsl #24
    1350:	orr	r3, r3, ip, lsl #24
    1354:	rev	r4, r2
    1358:	rev	r5, r3
    135c:	mov	r2, #16
    1360:	mov	r3, #0
    1364:	strd	r4, [sp, #24]
    1368:	add	fp, r0, r1
    136c:	str	r1, [sp, #20]
    1370:	cmp	r5, r3
    1374:	cmpeq	r4, r2
    1378:	bcc	1418 <ftello64@plt+0xd18>
    137c:	subs	r8, r4, r2
    1380:	sub	r0, r7, fp
    1384:	sbc	r9, r5, r3
    1388:	asr	r1, r0, #31
    138c:	cmp	r9, r1
    1390:	cmpeq	r8, r0
    1394:	strd	r8, [sp, #24]
    1398:	bhi	1480 <ftello64@plt+0xd80>
    139c:	add	r1, sp, #16
    13a0:	mov	r0, sl
    13a4:	str	fp, [sp, #32]
    13a8:	blx	r6
    13ac:	cmp	r0, #0
    13b0:	blt	1440 <ftello64@plt+0xd40>
    13b4:	ldr	r0, [sp, #24]
    13b8:	add	r0, fp, r0
    13bc:	sub	r3, r7, r0
    13c0:	cmp	r3, #7
    13c4:	ble	1478 <ftello64@plt+0xd78>
    13c8:	ldr	r1, [r0]
    13cc:	mov	r2, #8
    13d0:	rev	r1, r1
    13d4:	mov	r4, r1
    13d8:	mov	r5, #0
    13dc:	ldr	r3, [r0, #4]
    13e0:	cmp	r1, #0
    13e4:	rev	r3, r3
    13e8:	str	r2, [sp, #20]
    13ec:	strd	r4, [sp, #24]
    13f0:	str	r3, [sp, #16]
    13f4:	add	fp, r0, r2
    13f8:	beq	145c <ftello64@plt+0xd5c>
    13fc:	cmp	r1, #1
    1400:	beq	130c <ftello64@plt+0xc0c>
    1404:	mov	r3, #0
    1408:	mov	r2, #8
    140c:	cmp	r5, r3
    1410:	cmpeq	r4, r2
    1414:	bcs	137c <ftello64@plt+0xc7c>
    1418:	ldr	r1, [sp, #12]
    141c:	ldr	r3, [pc, #184]	; 14dc <ftello64@plt+0xddc>
    1420:	ldr	r2, [pc, #184]	; 14e0 <ftello64@plt+0xde0>
    1424:	ldr	r3, [r1, r3]
    1428:	strd	r4, [sp]
    142c:	add	r2, pc, r2
    1430:	ldr	r0, [r3]
    1434:	mov	r1, #1
    1438:	bl	6c4 <__fprintf_chk@plt>
    143c:	mvn	r0, #0
    1440:	ldr	r3, [sp, #8]
    1444:	ldr	r2, [sp, #44]	; 0x2c
    1448:	ldr	r3, [r3]
    144c:	cmp	r2, r3
    1450:	bne	14d0 <ftello64@plt+0xdd0>
    1454:	add	sp, sp, #52	; 0x34
    1458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    145c:	add	r4, r7, #8
    1460:	sub	r4, r4, fp
    1464:	asr	r5, r4, #31
    1468:	mov	r2, #8
    146c:	mov	r3, #0
    1470:	strd	r4, [sp, #24]
    1474:	b	1370 <ftello64@plt+0xc70>
    1478:	mov	r0, #0
    147c:	b	1440 <ftello64@plt+0xd40>
    1480:	ldr	r1, [sp, #12]
    1484:	ldr	r3, [pc, #80]	; 14dc <ftello64@plt+0xddc>
    1488:	ldr	r2, [pc, #84]	; 14e4 <ftello64@plt+0xde4>
    148c:	ldr	r3, [r1, r3]
    1490:	strd	r8, [sp]
    1494:	add	r2, pc, r2
    1498:	ldr	r0, [r3]
    149c:	mov	r1, #1
    14a0:	bl	6c4 <__fprintf_chk@plt>
    14a4:	mvn	r0, #0
    14a8:	b	1440 <ftello64@plt+0xd40>
    14ac:	ldr	r2, [sp, #12]
    14b0:	ldr	r3, [pc, #36]	; 14dc <ftello64@plt+0xddc>
    14b4:	ldr	r3, [r2, r3]
    14b8:	ldr	r2, [pc, #40]	; 14e8 <ftello64@plt+0xde8>
    14bc:	ldr	r0, [r3]
    14c0:	add	r2, pc, r2
    14c4:	bl	6c4 <__fprintf_chk@plt>
    14c8:	mvn	r0, #0
    14cc:	b	1440 <ftello64@plt+0xd40>
    14d0:	bl	658 <__stack_chk_fail@plt>
    14d4:	andeq	r1, r1, r4, lsr #25
    14d8:	andeq	r0, r0, r4, rrx
    14dc:	andeq	r0, r0, r8, rrx
    14e0:	ldrdeq	r0, [r0], -r4
    14e4:	andeq	r0, r0, r8, lsl #23
    14e8:	andeq	r0, r0, r8, lsl fp
    14ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    14f0:	mov	r8, r1
    14f4:	mov	r4, r0
    14f8:	ldr	sl, [pc, #1188]	; 19a4 <ftello64@plt+0x12a4>
    14fc:	ldr	r3, [pc, #1188]	; 19a8 <ftello64@plt+0x12a8>
    1500:	add	sl, pc, sl
    1504:	ldr	r3, [sl, r3]
    1508:	sub	sp, sp, #60	; 0x3c
    150c:	ldr	ip, [r1]
    1510:	ldr	r0, [pc, #1172]	; 19ac <ftello64@plt+0x12ac>
    1514:	ldr	r1, [r3]
    1518:	str	r3, [sp, #12]
    151c:	ldr	r2, [r8, #4]
    1520:	ldr	r3, [r8, #16]
    1524:	cmp	ip, r0
    1528:	str	r1, [sp, #52]	; 0x34
    152c:	sub	r1, r3, r2
    1530:	ldr	r0, [r4]
    1534:	beq	16d0 <ftello64@plt+0xfd0>
    1538:	bls	166c <ftello64@plt+0xf6c>
    153c:	ldr	lr, [pc, #1132]	; 19b0 <ftello64@plt+0x12b0>
    1540:	cmp	ip, lr
    1544:	bne	16b0 <ftello64@plt+0xfb0>
    1548:	ldr	lr, [r3, #4]
    154c:	add	r2, r2, #8
    1550:	rev	r5, lr
    1554:	bl	64c <memcpy@plt>
    1558:	mov	lr, #99	; 0x63
    155c:	mov	r0, #111	; 0x6f
    1560:	mov	r1, #54	; 0x36
    1564:	mov	r2, #52	; 0x34
    1568:	ldr	r3, [r4]
    156c:	mov	ip, #0
    1570:	strb	lr, [r3, #4]
    1574:	ldr	r3, [r4]
    1578:	strb	r0, [r3, #5]
    157c:	ldr	r3, [r4]
    1580:	strb	r1, [r3, #6]
    1584:	ldr	r3, [r4]
    1588:	strb	r2, [r3, #7]
    158c:	ldr	r0, [r8, #4]
    1590:	ldr	r1, [r4]
    1594:	add	r3, r0, #8
    1598:	cmp	r0, #8
    159c:	add	r2, r3, r5, lsl #3
    15a0:	beq	18d4 <ftello64@plt+0x11d4>
    15a4:	cmp	r0, #16
    15a8:	beq	1898 <ftello64@plt+0x1198>
    15ac:	add	r1, r1, r3
    15b0:	str	r1, [r4]
    15b4:	ldr	ip, [r8, #16]
    15b8:	add	ip, ip, #8
    15bc:	add	lr, ip, r5, lsl #2
    15c0:	cmp	ip, lr
    15c4:	bcs	164c <ftello64@plt+0xf4c>
    15c8:	ldr	r0, [ip], #4
    15cc:	ldr	r3, [r4, #8]
    15d0:	rev	r0, r0
    15d4:	sub	r0, r0, r3
    15d8:	ldrd	r2, [r4, #16]
    15dc:	adds	r6, r2, r0
    15e0:	adc	r7, r3, #0
    15e4:	lsr	r0, r7, #24
    15e8:	strb	r0, [r1]
    15ec:	ldr	r1, [r4]
    15f0:	lsr	r0, r7, #16
    15f4:	strb	r0, [r1, #1]
    15f8:	ldr	r1, [r4]
    15fc:	lsr	r0, r7, #8
    1600:	strb	r0, [r1, #2]
    1604:	ldr	r0, [r4]
    1608:	lsr	r1, r6, #24
    160c:	strb	r7, [r0, #3]
    1610:	ldr	r3, [r4]
    1614:	cmp	lr, ip
    1618:	strb	r1, [r3, #4]
    161c:	ldr	r3, [r4]
    1620:	lsr	r1, r6, #16
    1624:	strb	r1, [r3, #5]
    1628:	ldr	r3, [r4]
    162c:	lsr	r1, r6, #8
    1630:	strb	r1, [r3, #6]
    1634:	ldr	r3, [r4]
    1638:	strb	r6, [r3, #7]
    163c:	ldr	r1, [r4]
    1640:	add	r1, r1, #8
    1644:	str	r1, [r4]
    1648:	bhi	15c8 <ftello64@plt+0xec8>
    164c:	mov	r0, #0
    1650:	ldr	r3, [sp, #12]
    1654:	ldr	r2, [sp, #52]	; 0x34
    1658:	ldr	r3, [r3]
    165c:	cmp	r2, r3
    1660:	bne	1998 <ftello64@plt+0x1298>
    1664:	add	sp, sp, #60	; 0x3c
    1668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    166c:	ldr	r3, [pc, #832]	; 19b4 <ftello64@plt+0x12b4>
    1670:	cmp	ip, r3
    1674:	beq	16d0 <ftello64@plt+0xfd0>
    1678:	add	r3, r3, #327680	; 0x50000
    167c:	add	r3, r3, #1280	; 0x500
    1680:	add	r3, r3, #5
    1684:	cmp	ip, r3
    1688:	beq	16d0 <ftello64@plt+0xfd0>
    168c:	ldrd	r6, [r8, #8]
    1690:	adds	r8, r6, r2
    1694:	mov	r2, r8
    1698:	bl	64c <memcpy@plt>
    169c:	ldr	r3, [r4]
    16a0:	mov	r0, #0
    16a4:	add	r6, r3, r8
    16a8:	str	r6, [r4]
    16ac:	b	1650 <ftello64@plt+0xf50>
    16b0:	ldr	r3, [pc, #768]	; 19b8 <ftello64@plt+0x12b8>
    16b4:	cmp	ip, r3
    16b8:	beq	16d0 <ftello64@plt+0xfd0>
    16bc:	sub	r3, r3, #16580608	; 0xfd0000
    16c0:	sub	r3, r3, #65024	; 0xfe00
    16c4:	sub	r3, r3, #255	; 0xff
    16c8:	cmp	ip, r3
    16cc:	bne	168c <ftello64@plt+0xf8c>
    16d0:	bl	64c <memcpy@plt>
    16d4:	ldmib	r8, {r1, r9}
    16d8:	ldr	fp, [r4]
    16dc:	ldr	r3, [r8, #16]
    16e0:	add	r2, fp, r1
    16e4:	cmp	r9, #7
    16e8:	str	r2, [r4]
    16ec:	add	r9, r3, r9
    16f0:	ble	183c <ftello64@plt+0x113c>
    16f4:	str	fp, [sp, #16]
    16f8:	str	r8, [sp, #20]
    16fc:	mov	fp, r4
    1700:	mov	r8, r9
    1704:	b	17c4 <ftello64@plt+0x10c4>
    1708:	sub	r9, r8, r9
    170c:	cmp	r9, #7
    1710:	ble	1974 <ftello64@plt+0x1274>
    1714:	mov	ip, #16
    1718:	ldrb	r1, [r3, #9]
    171c:	ldrb	r2, [r3, #8]
    1720:	ldrb	r0, [r3, #13]
    1724:	orr	r2, r2, r1, lsl #8
    1728:	ldrb	r1, [r3, #10]
    172c:	ldrb	lr, [r3, #12]
    1730:	orr	r2, r2, r1, lsl ip
    1734:	ldrb	r1, [r3, #11]
    1738:	orr	lr, lr, r0, lsl #8
    173c:	ldrb	r0, [r3, #14]
    1740:	orr	r2, r2, r1, lsl #24
    1744:	orr	lr, lr, r0, lsl ip
    1748:	rev	r1, r2
    174c:	ldrb	r0, [r3, #15]
    1750:	add	r9, r3, ip
    1754:	mov	r2, #16
    1758:	mov	r3, #0
    175c:	orr	lr, lr, r0, lsl #24
    1760:	rev	r0, lr
    1764:	strd	r0, [sp, #32]
    1768:	str	ip, [sp, #28]
    176c:	cmp	r1, r3
    1770:	cmpeq	r0, r2
    1774:	bcc	1924 <ftello64@plt+0x1224>
    1778:	subs	r6, r0, r2
    177c:	sub	r4, r8, r9
    1780:	sbc	r7, r1, r3
    1784:	asr	r5, r4, #31
    1788:	cmp	r7, r5
    178c:	cmpeq	r6, r4
    1790:	strd	r6, [sp, #32]
    1794:	bhi	194c <ftello64@plt+0x124c>
    1798:	add	r1, sp, #24
    179c:	mov	r0, fp
    17a0:	str	r9, [sp, #40]	; 0x28
    17a4:	bl	14ec <ftello64@plt+0xdec>
    17a8:	cmp	r0, #0
    17ac:	blt	199c <ftello64@plt+0x129c>
    17b0:	ldr	r3, [sp, #32]
    17b4:	add	r3, r9, r3
    17b8:	sub	r2, r8, r3
    17bc:	cmp	r2, #7
    17c0:	ble	1828 <ftello64@plt+0x1128>
    17c4:	ldr	r2, [r3]
    17c8:	mov	r1, #0
    17cc:	rev	r2, r2
    17d0:	mov	r0, r2
    17d4:	strd	r0, [sp, #32]
    17d8:	ldr	ip, [r3, #4]
    17dc:	cmp	r2, #0
    17e0:	rev	ip, ip
    17e4:	str	ip, [sp, #24]
    17e8:	mov	ip, #8
    17ec:	add	r9, r3, #8
    17f0:	str	ip, [sp, #28]
    17f4:	beq	180c <ftello64@plt+0x110c>
    17f8:	cmp	r2, #1
    17fc:	beq	1708 <ftello64@plt+0x1008>
    1800:	mov	r2, #8
    1804:	mov	r3, #0
    1808:	b	176c <ftello64@plt+0x106c>
    180c:	add	r0, r8, #8
    1810:	sub	r0, r0, r9
    1814:	asr	r1, r0, #31
    1818:	mov	r2, #8
    181c:	mov	r3, #0
    1820:	strd	r0, [sp, #32]
    1824:	b	176c <ftello64@plt+0x106c>
    1828:	mov	r4, fp
    182c:	ldr	r8, [sp, #20]
    1830:	ldr	fp, [sp, #16]
    1834:	ldr	r1, [r8, #4]
    1838:	ldr	r2, [r4]
    183c:	sub	r3, r2, fp
    1840:	cmp	r1, #8
    1844:	mov	r4, r3
    1848:	asr	r5, r3, #31
    184c:	beq	1900 <ftello64@plt+0x1200>
    1850:	cmp	r1, #16
    1854:	bne	164c <ftello64@plt+0xf4c>
    1858:	lsr	r2, r5, #24
    185c:	lsr	r0, r5, #8
    1860:	lsr	r1, r3, #24
    1864:	lsr	ip, r5, #16
    1868:	strb	r2, [fp, #8]
    186c:	lsr	r2, r3, #16
    1870:	lsr	r3, r3, #8
    1874:	strb	r0, [fp, #10]
    1878:	strb	r5, [fp, #11]
    187c:	strb	r4, [fp, #15]
    1880:	strb	ip, [fp, #9]
    1884:	strb	r1, [fp, #12]
    1888:	strb	r2, [fp, #13]
    188c:	strb	r3, [fp, #14]
    1890:	mov	r0, #0
    1894:	b	1650 <ftello64@plt+0xf50>
    1898:	lsr	r3, r2, #16
    189c:	strb	r2, [r1, #15]
    18a0:	lsr	r0, r2, #24
    18a4:	lsr	r2, r2, #8
    18a8:	strb	ip, [r1, #8]
    18ac:	strb	ip, [r1, #9]
    18b0:	strb	ip, [r1, #10]
    18b4:	strb	ip, [r1, #11]
    18b8:	strb	r0, [r1, #12]
    18bc:	strb	r3, [r1, #13]
    18c0:	strb	r2, [r1, #14]
    18c4:	ldr	r3, [r8, #4]
    18c8:	ldr	r1, [r4]
    18cc:	add	r3, r3, #8
    18d0:	b	15ac <ftello64@plt+0xeac>
    18d4:	lsr	r3, r2, #16
    18d8:	strb	r2, [r1, #3]
    18dc:	lsr	r0, r2, #24
    18e0:	lsr	r2, r2, #8
    18e4:	strb	r0, [r1]
    18e8:	strb	r3, [r1, #1]
    18ec:	strb	r2, [r1, #2]
    18f0:	ldr	r3, [r8, #4]
    18f4:	ldr	r1, [r4]
    18f8:	add	r3, r3, #8
    18fc:	b	15ac <ftello64@plt+0xeac>
    1900:	lsr	r1, r3, #24
    1904:	lsr	r2, r3, #16
    1908:	lsr	r3, r3, #8
    190c:	strb	r4, [fp, #3]
    1910:	strb	r1, [fp]
    1914:	strb	r2, [fp, #1]
    1918:	strb	r3, [fp, #2]
    191c:	mov	r0, #0
    1920:	b	1650 <ftello64@plt+0xf50>
    1924:	ldr	r3, [pc, #144]	; 19bc <ftello64@plt+0x12bc>
    1928:	ldr	r2, [pc, #144]	; 19c0 <ftello64@plt+0x12c0>
    192c:	ldr	r3, [sl, r3]
    1930:	strd	r0, [sp]
    1934:	add	r2, pc, r2
    1938:	ldr	r0, [r3]
    193c:	mov	r1, #1
    1940:	bl	6c4 <__fprintf_chk@plt>
    1944:	mvn	r0, #0
    1948:	b	1650 <ftello64@plt+0xf50>
    194c:	ldr	r3, [pc, #104]	; 19bc <ftello64@plt+0x12bc>
    1950:	ldr	r2, [pc, #108]	; 19c4 <ftello64@plt+0x12c4>
    1954:	ldr	r3, [sl, r3]
    1958:	strd	r6, [sp]
    195c:	add	r2, pc, r2
    1960:	ldr	r0, [r3]
    1964:	mov	r1, #1
    1968:	bl	6c4 <__fprintf_chk@plt>
    196c:	mvn	r0, #0
    1970:	b	1650 <ftello64@plt+0xf50>
    1974:	ldr	r3, [pc, #64]	; 19bc <ftello64@plt+0x12bc>
    1978:	mov	r1, r2
    197c:	ldr	r3, [sl, r3]
    1980:	ldr	r2, [pc, #64]	; 19c8 <ftello64@plt+0x12c8>
    1984:	ldr	r0, [r3]
    1988:	add	r2, pc, r2
    198c:	bl	6c4 <__fprintf_chk@plt>
    1990:	mvn	r0, #0
    1994:	b	1650 <ftello64@plt+0xf50>
    1998:	bl	658 <__stack_chk_fail@plt>
    199c:	mvn	r0, #0
    19a0:	b	1650 <ftello64@plt+0xf50>
    19a4:	andeq	r1, r1, ip, ror sl
    19a8:	andeq	r0, r0, r4, rrx
    19ac:	stclvs	15, cr6, [pc, #-472]!	; 17dc <ftello64@plt+0x10dc>
    19b0:	cmnvc	r4, #-1140850687	; 0xbc000001
    19b4:			; <UNDEFINED> instruction: 0x6d646961
    19b8:	ldrbtvc	r6, [r2], #-363	; 0xfffffe95
    19bc:	andeq	r0, r0, r8, rrx
    19c0:	andeq	r0, r0, ip, asr #13
    19c4:	andeq	r0, r0, r0, asr #13
    19c8:	andeq	r0, r0, r0, asr r6
    19cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    19d0:	ldr	fp, [pc, #1364]	; 1f2c <ftello64@plt+0x182c>
    19d4:	ldr	r2, [pc, #1364]	; 1f30 <ftello64@plt+0x1830>
    19d8:	add	fp, pc, fp
    19dc:	ldr	r2, [fp, r2]
    19e0:	sub	sp, sp, #60	; 0x3c
    19e4:	ldr	r3, [r1]
    19e8:	mov	r5, r1
    19ec:	ldr	r1, [pc, #1344]	; 1f34 <ftello64@plt+0x1834>
    19f0:	str	r2, [sp, #12]
    19f4:	ldr	r2, [r2]
    19f8:	cmp	r3, r1
    19fc:	mov	r4, r0
    1a00:	str	r2, [sp, #52]	; 0x34
    1a04:	beq	1c88 <ftello64@plt+0x1588>
    1a08:	bhi	1b58 <ftello64@plt+0x1458>
    1a0c:	ldr	r2, [pc, #1316]	; 1f38 <ftello64@plt+0x1838>
    1a10:	cmp	r3, r2
    1a14:	beq	1c88 <ftello64@plt+0x1588>
    1a18:	add	r2, r2, #327680	; 0x50000
    1a1c:	add	r2, r2, #1280	; 0x500
    1a20:	add	r2, r2, #5
    1a24:	cmp	r3, r2
    1a28:	beq	1c88 <ftello64@plt+0x1588>
    1a2c:	ldr	r2, [pc, #1288]	; 1f3c <ftello64@plt+0x183c>
    1a30:	cmp	r3, r2
    1a34:	bne	1b38 <ftello64@plt+0x1438>
    1a38:	ldr	r1, [pc, #1280]	; 1f40 <ftello64@plt+0x1840>
    1a3c:	mov	r0, #1
    1a40:	add	r1, pc, r1
    1a44:	bl	6b8 <__printf_chk@plt>
    1a48:	ldrd	r2, [r5, #8]
    1a4c:	cmp	r3, #0
    1a50:	cmpeq	r2, #7
    1a54:	strd	r2, [sp, #16]
    1a58:	bls	1e6c <ftello64@plt+0x176c>
    1a5c:	mov	r9, #0
    1a60:	ldr	r1, [sp, #16]
    1a64:	ldr	r2, [r5, #16]
    1a68:	subs	r0, r1, #8
    1a6c:	ldr	r1, [sp, #20]
    1a70:	ldr	r3, [r2, #4]
    1a74:	sbc	r1, r1, #0
    1a78:	lsr	r6, r0, #3
    1a7c:	lsr	r7, r1, #3
    1a80:	rev	r3, r3
    1a84:	orr	r6, r6, r1, lsl #29
    1a88:	cmp	r9, r7
    1a8c:	cmpeq	r3, r6
    1a90:	bhi	1f04 <ftello64@plt+0x1804>
    1a94:	add	r2, r2, #8
    1a98:	add	r3, r2, r3, lsl #3
    1a9c:	cmp	r2, r3
    1aa0:	bcs	1b38 <ftello64@plt+0x1438>
    1aa4:	ldrb	lr, [r2, #5]
    1aa8:	ldrb	r1, [r2, #4]
    1aac:	ldrb	r0, [r2]
    1ab0:	orr	r1, r1, lr, lsl #8
    1ab4:	ldrb	lr, [r2, #1]
    1ab8:	ldrb	ip, [r2, #6]
    1abc:	orr	r0, r0, lr, lsl #8
    1ac0:	ldrb	lr, [r2, #2]
    1ac4:	orr	r1, r1, ip, lsl #16
    1ac8:	ldrb	ip, [r2, #7]
    1acc:	orr	r0, r0, lr, lsl #16
    1ad0:	ldrb	lr, [r2, #3]
    1ad4:	orr	r1, r1, ip, lsl #24
    1ad8:	ldr	ip, [r4]
    1adc:	orr	r0, r0, lr, lsl #24
    1ae0:	rev	r1, r1
    1ae4:	ldr	lr, [r4, #4]
    1ae8:	adds	r1, r1, ip
    1aec:	rev	r0, r0
    1af0:	adc	r0, r0, lr
    1af4:	lsr	lr, r0, #24
    1af8:	lsr	ip, r0, #16
    1afc:	strb	r0, [r2, #3]
    1b00:	strb	r1, [r2, #7]
    1b04:	strb	lr, [r2]
    1b08:	strb	ip, [r2, #1]
    1b0c:	lsr	lr, r1, #24
    1b10:	lsr	ip, r1, #16
    1b14:	lsr	r0, r0, #8
    1b18:	lsr	r1, r1, #8
    1b1c:	strb	r0, [r2, #2]
    1b20:	strb	lr, [r2, #4]
    1b24:	strb	ip, [r2, #5]
    1b28:	strb	r1, [r2, #6]
    1b2c:	add	r2, r2, #8
    1b30:	cmp	r3, r2
    1b34:	bhi	1aa4 <ftello64@plt+0x13a4>
    1b38:	mov	r0, #0
    1b3c:	ldr	r3, [sp, #12]
    1b40:	ldr	r2, [sp, #52]	; 0x34
    1b44:	ldr	r3, [r3]
    1b48:	cmp	r2, r3
    1b4c:	bne	1f28 <ftello64@plt+0x1828>
    1b50:	add	sp, sp, #60	; 0x3c
    1b54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1b58:	ldr	r2, [pc, #996]	; 1f44 <ftello64@plt+0x1844>
    1b5c:	cmp	r3, r2
    1b60:	bne	1c60 <ftello64@plt+0x1560>
    1b64:	ldr	r1, [pc, #988]	; 1f48 <ftello64@plt+0x1848>
    1b68:	mov	r0, #1
    1b6c:	add	r1, pc, r1
    1b70:	bl	6b8 <__printf_chk@plt>
    1b74:	ldrd	r2, [r5, #8]
    1b78:	cmp	r3, #0
    1b7c:	cmpeq	r2, #7
    1b80:	strd	r2, [sp, #16]
    1b84:	bls	1e3c <ftello64@plt+0x173c>
    1b88:	mov	r7, #0
    1b8c:	ldr	r1, [sp, #16]
    1b90:	ldr	ip, [r5, #16]
    1b94:	subs	lr, r1, #8
    1b98:	ldr	r5, [ip, #4]
    1b9c:	ldr	r1, [sp, #20]
    1ba0:	rev	r0, r5
    1ba4:	sbc	r5, r1, #0
    1ba8:	lsr	r2, lr, #2
    1bac:	lsr	r3, r5, #2
    1bb0:	orr	r2, r2, r5, lsl #30
    1bb4:	cmp	r7, r3
    1bb8:	cmpeq	r0, r2
    1bbc:	bhi	1edc <ftello64@plt+0x17dc>
    1bc0:	ldrd	r2, [r4, #8]
    1bc4:	adds	r2, r2, r0
    1bc8:	adc	r6, r3, r7
    1bcc:	ldr	r3, [r4, #16]
    1bd0:	add	r1, ip, #8
    1bd4:	ldr	ip, [r4, #20]
    1bd8:	adds	lr, r3, lr
    1bdc:	add	r0, r1, r0, lsl #2
    1be0:	adc	r5, ip, r5
    1be4:	cmp	r1, r0
    1be8:	str	r2, [r4, #8]
    1bec:	str	r6, [r4, #12]
    1bf0:	str	lr, [r4, #16]
    1bf4:	str	r5, [r4, #20]
    1bf8:	bcs	1b38 <ftello64@plt+0x1438>
    1bfc:	mvn	r3, #0
    1c00:	mov	lr, #0
    1c04:	mov	ip, #1
    1c08:	mov	r7, #0
    1c0c:	ldr	r5, [r4]
    1c10:	ldr	sl, [r4, #4]
    1c14:	ldr	r2, [r1]
    1c18:	subs	r8, r3, r5
    1c1c:	sbc	r9, lr, sl
    1c20:	cmp	r7, r9
    1c24:	rev	r2, r2
    1c28:	cmpeq	r2, r8
    1c2c:	add	r2, r2, r5
    1c30:	strhi	ip, [r4, #24]
    1c34:	lsr	r6, r2, #24
    1c38:	strb	r2, [r1, #3]
    1c3c:	lsr	r5, r2, #16
    1c40:	lsr	r2, r2, #8
    1c44:	strb	r6, [r1]
    1c48:	strb	r5, [r1, #1]
    1c4c:	strb	r2, [r1, #2]
    1c50:	add	r1, r1, #4
    1c54:	cmp	r0, r1
    1c58:	bhi	1c08 <ftello64@plt+0x1508>
    1c5c:	b	1b38 <ftello64@plt+0x1438>
    1c60:	add	r2, r2, #16580608	; 0xfd0000
    1c64:	add	r2, r2, #64768	; 0xfd00
    1c68:	add	r2, r2, #252	; 0xfc
    1c6c:	cmp	r3, r2
    1c70:	beq	1c88 <ftello64@plt+0x1588>
    1c74:	sub	r2, r2, #16580608	; 0xfd0000
    1c78:	sub	r2, r2, #65024	; 0xfe00
    1c7c:	sub	r2, r2, #255	; 0xff
    1c80:	cmp	r3, r2
    1c84:	bne	1b38 <ftello64@plt+0x1438>
    1c88:	ldr	r2, [r4, #28]
    1c8c:	add	r3, r2, #1
    1c90:	cmp	r3, #10
    1c94:	str	r3, [r4, #28]
    1c98:	bhi	1eb8 <ftello64@plt+0x17b8>
    1c9c:	ldr	sl, [r5, #8]
    1ca0:	ldr	r3, [r5, #16]
    1ca4:	cmp	sl, #7
    1ca8:	add	sl, r3, sl
    1cac:	bgt	1d70 <ftello64@plt+0x1670>
    1cb0:	b	1eb0 <ftello64@plt+0x17b0>
    1cb4:	sub	r5, sl, r5
    1cb8:	cmp	r5, #7
    1cbc:	ble	1e84 <ftello64@plt+0x1784>
    1cc0:	mov	ip, #16
    1cc4:	ldrb	r1, [r3, #9]
    1cc8:	ldrb	r2, [r3, #8]
    1ccc:	ldrb	r0, [r3, #13]
    1cd0:	orr	r2, r2, r1, lsl #8
    1cd4:	ldrb	r1, [r3, #10]
    1cd8:	ldrb	lr, [r3, #12]
    1cdc:	orr	r2, r2, r1, lsl ip
    1ce0:	ldrb	r1, [r3, #11]
    1ce4:	orr	lr, lr, r0, lsl #8
    1ce8:	ldrb	r0, [r3, #14]
    1cec:	orr	r2, r2, r1, lsl #24
    1cf0:	orr	lr, lr, r0, lsl ip
    1cf4:	rev	r1, r2
    1cf8:	ldrb	r0, [r3, #15]
    1cfc:	add	r5, r3, ip
    1d00:	mov	r2, #16
    1d04:	mov	r3, #0
    1d08:	orr	lr, lr, r0, lsl #24
    1d0c:	rev	r0, lr
    1d10:	strd	r0, [sp, #32]
    1d14:	str	ip, [sp, #28]
    1d18:	cmp	r1, r3
    1d1c:	cmpeq	r0, r2
    1d20:	bcc	1dd4 <ftello64@plt+0x16d4>
    1d24:	subs	r6, r0, r2
    1d28:	sub	r8, sl, r5
    1d2c:	sbc	r7, r1, r3
    1d30:	asr	r9, r8, #31
    1d34:	cmp	r7, r9
    1d38:	cmpeq	r6, r8
    1d3c:	strd	r6, [sp, #32]
    1d40:	bhi	1e08 <ftello64@plt+0x1708>
    1d44:	add	r1, sp, #24
    1d48:	mov	r0, r4
    1d4c:	str	r5, [sp, #40]	; 0x28
    1d50:	bl	19cc <ftello64@plt+0x12cc>
    1d54:	cmp	r0, #0
    1d58:	blt	1e20 <ftello64@plt+0x1720>
    1d5c:	ldr	r3, [sp, #32]
    1d60:	add	r3, r5, r3
    1d64:	sub	r2, sl, r3
    1d68:	cmp	r2, #7
    1d6c:	ble	1e2c <ftello64@plt+0x172c>
    1d70:	ldr	ip, [r3]
    1d74:	mov	r1, #0
    1d78:	rev	ip, ip
    1d7c:	mov	r0, ip
    1d80:	strd	r0, [sp, #32]
    1d84:	ldr	r2, [r3, #4]
    1d88:	cmp	ip, #0
    1d8c:	rev	r2, r2
    1d90:	str	r2, [sp, #24]
    1d94:	mov	r2, #8
    1d98:	add	r5, r3, #8
    1d9c:	str	r2, [sp, #28]
    1da0:	beq	1db8 <ftello64@plt+0x16b8>
    1da4:	cmp	ip, #1
    1da8:	beq	1cb4 <ftello64@plt+0x15b4>
    1dac:	mov	r2, #8
    1db0:	mov	r3, #0
    1db4:	b	1d18 <ftello64@plt+0x1618>
    1db8:	add	r0, sl, #8
    1dbc:	sub	r0, r0, r5
    1dc0:	asr	r1, r0, #31
    1dc4:	mov	r2, #8
    1dc8:	mov	r3, #0
    1dcc:	strd	r0, [sp, #32]
    1dd0:	b	1d18 <ftello64@plt+0x1618>
    1dd4:	ldr	r3, [pc, #368]	; 1f4c <ftello64@plt+0x184c>
    1dd8:	ldr	r2, [pc, #368]	; 1f50 <ftello64@plt+0x1850>
    1ddc:	ldr	r3, [fp, r3]
    1de0:	strd	r0, [sp]
    1de4:	add	r2, pc, r2
    1de8:	ldr	r0, [r3]
    1dec:	mov	r1, #1
    1df0:	bl	6c4 <__fprintf_chk@plt>
    1df4:	mvn	r0, #0
    1df8:	ldr	r2, [r4, #28]
    1dfc:	add	r2, r2, r0
    1e00:	str	r2, [r4, #28]
    1e04:	b	1b3c <ftello64@plt+0x143c>
    1e08:	ldr	r3, [pc, #316]	; 1f4c <ftello64@plt+0x184c>
    1e0c:	ldr	r2, [pc, #320]	; 1f54 <ftello64@plt+0x1854>
    1e10:	ldr	r3, [fp, r3]
    1e14:	add	r2, pc, r2
    1e18:	strd	r6, [sp]
    1e1c:	b	1de8 <ftello64@plt+0x16e8>
    1e20:	ldr	r2, [r4, #28]
    1e24:	sub	r2, r2, #1
    1e28:	b	1e00 <ftello64@plt+0x1700>
    1e2c:	ldr	r2, [r4, #28]
    1e30:	mov	r0, #0
    1e34:	sub	r2, r2, #1
    1e38:	b	1e00 <ftello64@plt+0x1700>
    1e3c:	mov	r0, r2
    1e40:	ldr	r2, [pc, #272]	; 1f58 <ftello64@plt+0x1858>
    1e44:	mov	r1, r3
    1e48:	ldr	r3, [pc, #252]	; 1f4c <ftello64@plt+0x184c>
    1e4c:	add	r2, pc, r2
    1e50:	ldr	r3, [fp, r3]
    1e54:	strd	r0, [sp]
    1e58:	mov	r1, #1
    1e5c:	ldr	r0, [r3]
    1e60:	bl	6c4 <__fprintf_chk@plt>
    1e64:	mvn	r0, #0
    1e68:	b	1b3c <ftello64@plt+0x143c>
    1e6c:	mov	r0, r2
    1e70:	ldr	r2, [pc, #228]	; 1f5c <ftello64@plt+0x185c>
    1e74:	mov	r1, r3
    1e78:	add	r2, pc, r2
    1e7c:	ldr	r3, [pc, #200]	; 1f4c <ftello64@plt+0x184c>
    1e80:	b	1e50 <ftello64@plt+0x1750>
    1e84:	ldr	r3, [pc, #192]	; 1f4c <ftello64@plt+0x184c>
    1e88:	ldr	r2, [pc, #208]	; 1f60 <ftello64@plt+0x1860>
    1e8c:	ldr	r3, [fp, r3]
    1e90:	add	r2, pc, r2
    1e94:	mov	r1, ip
    1e98:	ldr	r0, [r3]
    1e9c:	bl	6c4 <__fprintf_chk@plt>
    1ea0:	mvn	r0, #0
    1ea4:	ldr	r2, [r4, #28]
    1ea8:	add	r2, r2, r0
    1eac:	b	1e00 <ftello64@plt+0x1700>
    1eb0:	mov	r0, #0
    1eb4:	b	1e00 <ftello64@plt+0x1700>
    1eb8:	ldr	r3, [pc, #140]	; 1f4c <ftello64@plt+0x184c>
    1ebc:	ldr	r2, [pc, #160]	; 1f64 <ftello64@plt+0x1864>
    1ec0:	ldr	r3, [fp, r3]
    1ec4:	add	r2, pc, r2
    1ec8:	mov	r1, #1
    1ecc:	ldr	r0, [r3]
    1ed0:	bl	6c4 <__fprintf_chk@plt>
    1ed4:	mvn	r0, #0
    1ed8:	b	1b3c <ftello64@plt+0x143c>
    1edc:	ldr	r2, [pc, #104]	; 1f4c <ftello64@plt+0x184c>
    1ee0:	mov	r3, r0
    1ee4:	ldr	r1, [fp, r2]
    1ee8:	ldr	r2, [pc, #120]	; 1f68 <ftello64@plt+0x1868>
    1eec:	ldr	r0, [r1]
    1ef0:	add	r2, pc, r2
    1ef4:	mov	r1, #1
    1ef8:	bl	6c4 <__fprintf_chk@plt>
    1efc:	mvn	r0, #0
    1f00:	b	1b3c <ftello64@plt+0x143c>
    1f04:	ldr	r2, [pc, #64]	; 1f4c <ftello64@plt+0x184c>
    1f08:	ldr	r1, [fp, r2]
    1f0c:	ldr	r2, [pc, #88]	; 1f6c <ftello64@plt+0x186c>
    1f10:	ldr	r0, [r1]
    1f14:	add	r2, pc, r2
    1f18:	mov	r1, #1
    1f1c:	bl	6c4 <__fprintf_chk@plt>
    1f20:	mvn	r0, #0
    1f24:	b	1b3c <ftello64@plt+0x143c>
    1f28:	bl	658 <__stack_chk_fail@plt>
    1f2c:	andeq	r1, r1, r4, lsr #11
    1f30:	andeq	r0, r0, r4, rrx
    1f34:	stclvs	15, cr6, [pc, #-472]!	; 1d64 <ftello64@plt+0x1664>
    1f38:			; <UNDEFINED> instruction: 0x6d646961
    1f3c:	cmnvs	pc, #52, 12	; 0x3400000
    1f40:	andeq	r0, r0, ip, asr #12
    1f44:	cmnvc	r4, #-1140850687	; 0xbc000001
    1f48:	andeq	r0, r0, r8, asr #9
    1f4c:	andeq	r0, r0, r8, rrx
    1f50:	andeq	r0, r0, ip, lsl r2
    1f54:	andeq	r0, r0, r8, lsl #4
    1f58:	andeq	r0, r0, r0, lsl #4
    1f5c:	andeq	r0, r0, ip, lsr #4
    1f60:	andeq	r0, r0, r8, asr #2
    1f64:	andeq	r0, r0, r0, lsr #4
    1f68:	andeq	r0, r0, ip, ror r1
    1f6c:			; <UNDEFINED> instruction: 0x000001b0
    1f70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    1f74:	mov	r7, r0
    1f78:	ldr	r6, [pc, #72]	; 1fc8 <ftello64@plt+0x18c8>
    1f7c:	ldr	r5, [pc, #72]	; 1fcc <ftello64@plt+0x18cc>
    1f80:	add	r6, pc, r6
    1f84:	add	r5, pc, r5
    1f88:	sub	r6, r6, r5
    1f8c:	mov	r8, r1
    1f90:	mov	r9, r2
    1f94:	bl	608 <strcmp@plt-0x20>
    1f98:	asrs	r6, r6, #2
    1f9c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
    1fa0:	mov	r4, #0
    1fa4:	add	r4, r4, #1
    1fa8:	ldr	r3, [r5], #4
    1fac:	mov	r2, r9
    1fb0:	mov	r1, r8
    1fb4:	mov	r0, r7
    1fb8:	blx	r3
    1fbc:	cmp	r6, r4
    1fc0:	bne	1fa4 <ftello64@plt+0x18a4>
    1fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    1fc8:	strdeq	r0, [r1], -r8
    1fcc:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1fd0:	bx	lr

Disassembly of section .fini:

00001fd4 <.fini>:
    1fd4:	push	{r3, lr}
    1fd8:	pop	{r3, pc}
