{"name":"PyCoRAM","tagline":"Python-based Portable IP-core Synthesis Framework for FPGA-based Computing","body":"What's PyCoRAM?\r\n==============================\r\n\r\nPyCoRAM is a Python-based portable IP-core synthesis framework with CoRAM (Connected RAM) memory architecture.\r\n\r\nPyCoRAM framework generates a portable IP-core package from computing logic descriptions in Verilog HDL and memory access pattern descriptions in Python.\r\nDesigners can easily build an FPGA-based custom accelerator using a generated IP-core with any common IP-cores on vendor-provided EDA tools.\r\nPyCoRAM framework includes (1) the Verilog-to-Verilog design translation compiler and (2) the Python-to-Verilog high-level synthesis (HLS) compiler for generating control circuits of memory operations.\r\n\r\nThere are some major differences between PyCoRAM and the original soft-logic implementation of CoRAM.\r\n\r\n* Memory access pattern representation in Python\r\n    - The original CoRAM uses C language to represent a memory access pattern (called 'control thread').\r\n    - In PyCoRAM, you can easily describe them by using popular lightweight scripting language.\r\n    - A Python script of memory access patterns is translated into an RT-level hardware design in Verilog HDL by the Python-to-Verilog high-level synthesis compiler.\r\n* Commercial interconnect supports (AMBA AXI4 and Altera Avalon)\r\n    - The original CoRAM uses CONNECT to generate an on-chip interconnect.\r\n    - PyCoRAM compiler generates a IP-core design with AMBA AXI4 or Altera Avalon. Both are commonly used on vendor-provided EDA tools.\r\n* Parameterized RTL Design Support\r\n    - The original CoRAM has some limitations in Verilog HDL description of computing logic, such as no supports of generate statement.\r\n    - PyCoRAM has a sophisticated RTL analyzer/translator to convert RTL descriptions into synthesizable IP-core package under memory abstractions of CoRAM.\r\n    \r\n\r\nRequirements\r\n==============================\r\n\r\nSoftware\r\n--------------------------------------------------------------------------------\r\n\r\n* Python (2.7 or later, 3.3 or later)\r\n* Icarus Verilog (0.9.6 or later)\r\n    - 'iverilog -E' command is used for preprocessing Verilog source code.\r\n* Jinja2 (2.7 or later)\r\n    - The code generator uses Jinja2 template engine.\r\n    - 'pip install jinja2' (for Python 2.x) or 'pip3 install jinja2' (for Python 3.x)\r\n* Pyverilog (Python-based Verilog HDL Design Processing Toolkit)\r\n    - Install from pip: 'pip install pyverilog' for Python2.7 or 'pip3 install pyverilog' for Python3\r\n    - Install from github into this package: 'cd Pycoram; git clone https://github.com/shtaxxx/Pyverilog.git; cd pycoram; ln -s ../Pyverilog/pyverilog'\r\n\r\n### for RTL simulation\r\n\r\n* Icarus Verilog or Synopsys VCS\r\n   - Icarus Verilog is an open-sourced Verilog simulator\r\n   - VCS is a very fast commercial Verilog simulator\r\n\r\n### for bitstream synthesis\r\n\r\n* for Xilinx: Xilinx Platform Studio (14.6 or later)\r\n* for Altera: Qsys (14.0 or later)\r\n\r\n(Recommended) FPGA Board\r\n--------------------------------------------------------------------------------\r\n\r\n* Digilent Atlys (Xilinx Spartan-6)\r\n* Xilinx ML605 (Xilinx Virtex-6)\r\n* Xilinx VC707 (Xilinx Virtex-7)\r\n* Xilinx ZedBoard (Xilinx Zynq 7020)\r\n* Xilinx ZC706 (Xilinx Zynq 7045)\r\n* Altera DE2-115 (Altera Cyclone-4)\r\n* Altera Cyclone-5 GX Starter Kit\r\n\r\n\r\nInstallation\r\n==============================\r\n\r\nIf you want to use PyCoRAM as a general library, you can install on your environment by using setup.py.\r\n\r\nIf Python 2.7 is used,\r\n\r\n    python setup.py install\r\n\r\nIf Python 3.x is used,\r\n\r\n    python3 setup.py install\r\n\r\nThen you can use the pycoram command from your console (the version number depends on your environment).\r\n\r\n    pycoram-0.9.0-py3.4.1\r\n\r\n\r\nGetting Started\r\n==============================\r\n\r\nFirst, please make sure TARGET in 'base.mk' in 'sample' is correctly defined. If you use the installed pycoram command on your environment, please modify 'TARGET' in base.mk as below (the version number depends on your environment)\r\n\r\n    TARGET=pycoram-0.9.0-py3.4.1\r\n\r\nYou can find the sample projects in 'sample/tests/single\\_memory'.\r\n\r\n* ctrl\\_thread.py : Control-thread definition in Python\r\n* userlogic.v  : User-defined Verilog code using CoRAM memory blocks\r\n\r\nThen type 'make' and 'make run' to simulate sample system.\r\n\r\n    make build\r\n    make sim\r\n\r\nOr type commands as below directly.\r\n\r\n    python pycoram/pycoram.py sample/default.config -t userlogic -I include/ sample/tests/single_memory/ctrl_thread.py sample/tests/single_memory/userlogic.v\r\n    iverilog -I pycoram_userlogic_v1_00_a/hdl/verilog/ pycoram_userlogic_v1_00_a/test/test_pycoram_userlogic.v \r\n    ./a.out\r\n\r\nPyCoRAM compiler generates a directory for IP-core (pycoram\\_userlogic\\_v1\\_00\\_a, in this example).\r\n\r\n'pycoram\\_userlogic\\_v1\\_00\\_a.v' includes \r\n* IP-core RTL design (hdl/verilog/pycoram\\_userlogic.v)\r\n* Test bench (test/test\\_pycoram\\_userlogic.v) \r\n* XPS setting files (pycoram\\_userlogic\\_v2\\_1\\_0.{mpd,pao,tcl})\r\n\r\nA bit-stream can be synthesized by using Xilinx Platform Studio.\r\nPlease copy the generated IP-core into 'pcores' directory of XPS project.\r\n\r\n\r\nThis software has some sample project in 'sample'.\r\nTo build them, please modify 'Makefile', so that the corresponding files and parameters are selected (especially INPUT, MEMIMG and USERTEST)\r\n\r\n\r\nPyCoRAM Command Options\r\n==============================\r\n\r\nCommand\r\n------------------------------\r\n\r\n    python pycoram.py [config] [-t topmodule] [-I includepath]+ [--memimg=filename] [--usertest=filename] [file]+\r\n\r\nDescription\r\n------------------------------\r\n\r\n* file\r\n    - User-logic Verilog file (.v) and control-thread definition file (.py).\r\n      Automatically, .v file is recognized as a user-logic Verilog file, and \r\n      .py file recongnized as a control-thread definition, respectively.\r\n* config\r\n    - Configuration file which includes memory and device specification \r\n* -t\r\n    - Name of user-defined top module, default is \"userlogic\".\r\n* -I\r\n    - Include path for input Verilog HDL files.\r\n* --memimg\r\n    - DRAM image file in HEX DRAM (option, if you need).\r\n      The file is copied into test directory.\r\n      If no file is assigned, the array is initialized with incremental values.\r\n* --usertest\r\n    - User-defined test code file (option, if you need).\r\n      The code is copied into testbench script.\r\n\r\n\r\nPublication\r\n==============================\r\n\r\n- Shinya Takamaeda-Yamazaki, Kenji Kise and James C. Hoe: PyCoRAM: Yet Another Implementation of CoRAM Memory Architecture for Modern FPGA-based Computing, The Third Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL 2013) (Co-located with MICRO-46), December 2013. [Paper](http://users.ece.cmu.edu/~jhoe/distribution/2013/carl13pycoram.pdf)\r\n[Slide](http://www.slideshare.net/shtaxxx/pycoramcarl2013)\r\n\r\n- Zynq + PyCoRAM (+ Debian) (slideshare, in Japanese)\r\n[Slide](http://www.slideshare.net/shtaxxx/zynqpycoram)\r\n\r\n- PyCoRAM for HLS meet up (slideshare, in Japanese)\r\n[Slide](http://www.slideshare.net/shtaxxx/pycoram20150116hls)\r\n\r\n\r\nRelated Project\r\n==============================\r\n\r\n[Pyverilog](http://shtaxxx.github.io/Pyverilog/)\r\n- Python-based Hardware Design Processing Toolkit for Verilog HDL\r\n- Used as basic code analyser and generator in PyCoRAM\r\n\r\n[CoRAM](http://www.ece.cmu.edu/coram/doku.php?id=home)\r\n- A General Purpose Memory Architecture for FPGAs\r\n- The original CoRAM developed at CMU\r\n\r\n\r\nLicense\r\n==============================\r\n\r\nApache License 2.0\r\n(http://www.apache.org/licenses/LICENSE-2.0)\r\n\r\n\r\nCopyright and Contact\r\n==============================\r\n\r\nCopyright (C) 2013, Shinya Takamaeda-Yamazaki\r\n\r\nE-mail: shinya\\_at\\_is.naist.jp\r\n","google":"","note":"Don't delete this file! It's used internally to help with page regeneration."}