// Seed: 1512485030
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  logic id_5, id_6;
endmodule
