Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Tue Oct 29 09:45:32 2024
| Host              : RYN-B10-PC-13 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sfvc784
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.641        0.000                      0                11507        0.024        0.000                      0                11507        3.500        0.000                       0                  4116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.641        0.000                      0                11411        0.024        0.000                      0                11411        3.500        0.000                       0                  4116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.448        0.000                      0                   96        0.196        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 2.491ns (47.876%)  route 2.712ns (52.124%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     6.988 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[7]
                         net (fo=1, routed)           0.031     7.019    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[32]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 2.490ns (47.866%)  route 2.712ns (52.135%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     6.987 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.031     7.018    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[30]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -7.018    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 2.474ns (47.695%)  route 2.713ns (52.305%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     6.971 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[6]
                         net (fo=1, routed)           0.032     7.003    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[31]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 2.440ns (47.113%)  route 2.739ns (52.887%))
  Logic Levels:           12  (CARRY8=7 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.576ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.865 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.893    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1_n_3
    SLICE_X5Y157         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     6.965 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.030     6.995    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[33]
    SLICE_X5Y157         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.393    11.560    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]/C
                         clock pessimism              0.205    11.765    
                         clock uncertainty           -0.130    11.635    
    SLICE_X5Y157         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.662    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]
  -------------------------------------------------------------------
                         required time                         11.662    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 2.454ns (47.511%)  route 2.711ns (52.489%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     6.951 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[4]
                         net (fo=1, routed)           0.030     6.981    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[29]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.682ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 2.449ns (47.442%)  route 2.713ns (52.558%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     6.946 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.032     6.978    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[28]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  4.682    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.442ns (47.380%)  route 2.712ns (52.620%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.939 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.031     6.970    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[26]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 2.431ns (47.258%)  route 2.713ns (52.742%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     6.468    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     6.582 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     6.608    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     6.814 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.842    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     6.928 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.032     6.960    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[27]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391    11.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]/C
                         clock pessimism              0.205    11.763    
                         clock uncertainty           -0.130    11.633    
    SLICE_X5Y156         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    11.660    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.702ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.405ns (46.792%)  route 2.735ns (53.208%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.576ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.449     6.507    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X6Y153         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     6.546 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6/O
                         net (fo=1, routed)           0.010     6.556    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6_n_3
    SLICE_X6Y153         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.751 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.779    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1_n_3
    SLICE_X6Y154         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     6.925 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[14]_i_1/O[7]
                         net (fo=1, routed)           0.031     6.956    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_1_fu_356_p2[32]
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.388    11.555    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]/C
                         clock pessimism              0.205    11.760    
                         clock uncertainty           -0.130    11.630    
    SLICE_X6Y154         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    11.657    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  4.702    

Slack (MET) :             4.703ns  (required time - arrival time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 2.404ns (46.782%)  route 2.735ns (53.218%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.609ns (routing 0.638ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.576ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.609     1.816    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y159         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y159         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     1.910 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_CS_fsm_reg[5]/Q
                         net (fo=59, routed)          0.676     2.586    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/OPMODE[2]
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_OPMODE[2]_ALU_OUT[5])
                                                      1.004     3.590 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     3.590    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     3.731 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     4.130    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     4.230 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     4.239    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     4.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     4.524 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     5.041    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     5.236 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     5.796    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     5.933 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.961    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.058 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.449     6.507    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X6Y153         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     6.546 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6/O
                         net (fo=1, routed)           0.010     6.556    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6_n_3
    SLICE_X6Y153         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     6.751 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     6.779    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1_n_3
    SLICE_X6Y154         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     6.924 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.031     6.955    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_1_fu_356_p2[30]
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.388    11.555    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]/C
                         clock pessimism              0.205    11.760    
                         clock uncertainty           -0.130    11.630    
    SLICE_X6Y154         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    11.657    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                  4.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_fu_228_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_load_1_reg_2662_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.904%)  route 0.110ns (61.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.390ns (routing 0.576ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.638ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.390     1.557    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/ap_clk
    SLICE_X2Y167         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_fu_228_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.627 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_fu_228_reg[14]/Q
                         net (fo=3, routed)           0.110     1.737    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_fu_228[14]
    SLICE_X3Y166         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_load_1_reg_2662_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.596     1.803    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/ap_clk
    SLICE_X3Y166         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_load_1_reg_2662_reg[14]/C
                         clock pessimism             -0.145     1.658    
    SLICE_X3Y166         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.713    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/bias_1_local_idx96_val107_load_1_reg_2662_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMS32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMS32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMS32 (Hold_H5LUT_SLICEM_CLK_ADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.070ns (23.444%)  route 0.229ns (76.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.879ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.396ns (routing 0.576ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.638ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396     1.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y128         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.633 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.229     1.862    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRD3
    SLICE_X1Y127         RAMS32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.672     1.879    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X1Y127         RAMS32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1/CLK
                         clock pessimism             -0.145     1.734    
    SLICE_X1Y127         RAMS32 (Hold_H6LUT_SLICEM_CLK_ADR3)
                                                      0.096     1.830    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_port_reg_p_read30_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/p_read_1_reg_776_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.803ns (routing 0.324ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.365ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.803     0.914    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_port_reg_p_read30_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.953 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_port_reg_p_read30_reg[9]/Q
                         net (fo=1, routed)           0.050     1.003    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_port_reg_p_read30[9]
    SLICE_X11Y151        FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/p_read_1_reg_776_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.914     1.052    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X11Y151        FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/p_read_1_reg_776_reg[9]/C
                         clock pessimism             -0.128     0.924    
    SLICE_X11Y151        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.971    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/p_read_1_reg_776_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y30  design_1_i/accelerator_0/inst/control_s_axi_U/int_bias_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y31  design_1_i/accelerator_0/inst/control_s_axi_U/int_bias_2/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y27  design_1_i/accelerator_0/inst/control_s_axi_U/int_w1_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y26  design_1_i/accelerator_0/inst/control_s_axi_U/int_w1_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y28  design_1_i/accelerator_0/inst/control_s_axi_U/int_w2_0/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y29  design_1_i/accelerator_0/inst/control_s_axi_U/int_w2_1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y30  design_1_i/accelerator_0/inst/control_s_axi_U/int_bias_1/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y31  design_1_i/accelerator_0/inst/control_s_axi_U/int_bias_2/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y27  design_1_i/accelerator_0/inst/control_s_axi_U/int_w1_0/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y133  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.199ns (15.941%)  route 1.049ns (84.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.638ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.576ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.610     1.817    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.916 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     2.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.795     3.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y131         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.403    11.570    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y131         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.145    11.715    
                         clock uncertainty           -0.130    11.585    
    SLICE_X9Y131         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    11.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.448ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.199ns (15.941%)  route 1.049ns (84.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.638ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.403ns (routing 0.576ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.610     1.817    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.916 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     2.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.795     3.065    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X9Y131         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.403    11.570    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y131         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.145    11.715    
                         clock uncertainty           -0.130    11.585    
    SLICE_X9Y131         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    11.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  8.448    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.199ns (19.271%)  route 0.834ns (80.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.638ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.576ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.610     1.817    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.916 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     2.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.579     2.850    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y131         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396    11.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y131         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.145    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X6Y131         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.656ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.199ns (19.271%)  route 0.834ns (80.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.638ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.576ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.610     1.817    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.916 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     2.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.579     2.850    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X6Y131         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396    11.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X6Y131         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.145    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X6Y131         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.072    11.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.656    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.199ns (19.271%)  route 0.834ns (80.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.638ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.576ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.610     1.817    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     1.916 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.254     2.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     2.270 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.579     2.850    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y131         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.400    11.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y131         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.145    11.712    
                         clock uncertainty           -0.130    11.582    
    SLICE_X6Y131         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.510    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -2.850    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.141%)  route 0.640ns (69.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.633ns (routing 0.638ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.576ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.633     1.840    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.937 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226     2.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.342 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.413     2.756    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y127         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396    11.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y127         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.145    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X0Y127         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.072    11.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.141%)  route 0.640ns (69.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.633ns (routing 0.638ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.576ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.633     1.840    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.937 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226     2.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.342 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.413     2.756    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y127         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396    11.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y127         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.145    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X0Y127         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.141%)  route 0.640ns (69.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.633ns (routing 0.638ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.576ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.633     1.840    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.937 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226     2.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.342 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.413     2.756    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y127         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.396    11.563    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y127         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.145    11.708    
                         clock uncertainty           -0.130    11.578    
    SLICE_X0Y127         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.506    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.506    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.141%)  route 0.640ns (69.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.633ns (routing 0.638ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.576ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.633     1.840    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.937 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226     2.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.342 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.413     2.756    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y127         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.400    11.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y127         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.145    11.712    
                         clock uncertainty           -0.130    11.582    
    SLICE_X0Y127         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    11.510    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.276ns (30.141%)  route 0.640ns (69.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 11.567 - 10.000 ) 
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.633ns (routing 0.638ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.400ns (routing 0.576ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.633     1.840    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     1.937 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.226     2.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.179     2.342 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.413     2.756    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X0Y127         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.400    11.567    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y127         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.145    11.712    
                         clock uncertainty           -0.130    11.582    
    SLICE_X0Y127         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    11.510    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.510    
                         arrival time                          -2.756    
  -------------------------------------------------------------------
                         slack                                  8.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.062ns (30.705%)  route 0.140ns (69.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.802ns (routing 0.324ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.365ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.802     0.913    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.075     1.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.065     1.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y132         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.922     1.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y132         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.122     0.939    
    SLICE_X8Y132         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.919    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.062ns (30.705%)  route 0.140ns (69.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.802ns (routing 0.324ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.365ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.802     0.913    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.075     1.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.065     1.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.922     1.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.122     0.939    
    SLICE_X8Y132         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.919    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.062ns (30.705%)  route 0.140ns (69.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.802ns (routing 0.324ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.365ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.802     0.913    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.075     1.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.065     1.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.922     1.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.122     0.939    
    SLICE_X8Y132         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.919    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.062ns (30.705%)  route 0.140ns (69.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.802ns (routing 0.324ns, distribution 0.478ns)
  Clock Net Delay (Destination): 0.922ns (routing 0.365ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.802     0.913    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.953 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.075     1.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X8Y132         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.065     1.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y132         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.922     1.060    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y132         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.122     0.939    
    SLICE_X8Y132         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.919    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.053ns (22.889%)  route 0.179ns (77.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.810ns (routing 0.324ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.365ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.810     0.921    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.960 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     1.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.069 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.084     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y129         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.938     1.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y129         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.123     0.953    
    SLICE_X1Y129         FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     0.933    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.053ns (22.889%)  route 0.179ns (77.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.810ns (routing 0.324ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.365ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.810     0.921    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.960 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     1.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.069 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.084     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y129         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.938     1.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y129         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.123     0.953    
    SLICE_X1Y129         FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     0.933    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.053ns (22.889%)  route 0.179ns (77.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.810ns (routing 0.324ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.365ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.810     0.921    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.960 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     1.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.069 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.084     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y129         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.938     1.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y129         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.123     0.953    
    SLICE_X1Y129         FDPE (Remov_FFF_SLICEM_C_PRE)
                                                     -0.020     0.933    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.053ns (22.889%)  route 0.179ns (77.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.076ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.810ns (routing 0.324ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.365ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.810     0.921    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.960 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     1.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.069 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.084     1.153    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y129         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.938     1.076    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y129         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.123     0.953    
    SLICE_X1Y129         FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                     -0.020     0.933    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.053ns (21.263%)  route 0.196ns (78.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.810ns (routing 0.324ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.365ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.810     0.921    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.960 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     1.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.069 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.102     1.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y129         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.926     1.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y129         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.094     0.970    
    SLICE_X0Y129         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.950    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.053ns (21.263%)  route 0.196ns (78.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.064ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.810ns (routing 0.324ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.365ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.810     0.921    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.960 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     1.055    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X1Y129         LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     1.069 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.102     1.170    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y129         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.926     1.064    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y129         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.094     0.970    
    SLICE_X0Y129         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.950    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.220    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.069ns  (logic 0.038ns (3.555%)  route 1.031ns (96.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.576ns, distribution 0.822ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.743     0.743    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y138        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     0.781 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.288     1.069    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y138        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.398     1.565    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y138        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.014ns (2.972%)  route 0.457ns (97.028%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.928ns (routing 0.365ns, distribution 0.563ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.351     0.351    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X10Y138        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.365 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.106     0.471    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X10Y138        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.928     1.066    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X10Y138        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.096ns (6.640%)  route 1.350ns (93.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.638ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.576ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.603     1.810    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.906 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         1.350     3.256    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.399     1.566    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.096ns (6.640%)  route 1.350ns (93.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.638ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.576ns, distribution 0.823ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.603     1.810    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.906 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         1.350     3.256    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.399     1.566    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.096ns (9.795%)  route 0.884ns (90.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.638ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.576ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.603     1.810    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.906 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.884     2.790    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.346     1.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.096ns (9.795%)  route 0.884ns (90.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.638ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.576ns, distribution 0.770ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.603     1.810    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.906 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.884     2.790    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.346     1.513    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.096ns (12.568%)  route 0.668ns (87.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.638ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.576ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.603     1.810    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.906 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.668     2.574    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.386     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.096ns (12.568%)  route 0.668ns (87.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.603ns (routing 0.638ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.386ns (routing 0.576ns, distribution 0.810ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.603     1.810    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     1.906 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.668     2.574    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.386     1.553    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.039ns (12.474%)  route 0.274ns (87.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.324ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.365ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.808     0.919    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.958 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.274     1.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.914     1.052    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.039ns (12.474%)  route 0.274ns (87.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.324ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.365ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.808     0.919    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.958 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.274     1.232    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.914     1.052    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.039ns (9.468%)  route 0.373ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.324ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.365ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.808     0.919    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.958 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.373     1.331    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.888     1.026    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.039ns (9.468%)  route 0.373ns (90.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.026ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.324ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.365ns, distribution 0.523ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.808     0.919    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.958 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.373     1.331    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y116         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.888     1.026    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y116         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.039ns (5.873%)  route 0.625ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.324ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.365ns, distribution 0.560ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.808     0.919    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.958 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.625     1.583    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.925     1.063    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.039ns (5.873%)  route 0.625ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.808ns (routing 0.324ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.925ns (routing 0.365ns, distribution 0.560ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.808     0.919    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X10Y131        FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.958 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=663, routed)         0.625     1.583    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.925     1.063    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 2.137ns (51.206%)  route 2.036ns (48.794%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.142 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.173    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[32]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.172ns  (logic 2.136ns (51.194%)  route 2.036ns (48.806%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     4.141 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.172    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[30]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 2.120ns (50.994%)  route 2.037ns (49.006%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.125 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[6]
                         net (fo=1, routed)           0.032     4.157    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[31]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.149ns  (logic 2.086ns (50.273%)  route 2.063ns (49.727%))
  Logic Levels:           12  (CARRY8=7 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.393ns (routing 0.576ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.019 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.028     4.047    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1_n_3
    SLICE_X5Y157         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     4.119 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.030     4.149    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[33]
    SLICE_X5Y157         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.393     1.560    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y157         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.135ns  (logic 2.100ns (50.782%)  route 2.035ns (49.218%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.105 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[4]
                         net (fo=1, routed)           0.030     4.135    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[29]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 2.095ns (50.698%)  route 2.037ns (49.302%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     4.100 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[3]
                         net (fo=1, routed)           0.032     4.132    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[28]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 2.088ns (50.626%)  route 2.036ns (49.374%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.093 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.124    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[26]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 2.077ns (50.482%)  route 2.037ns (49.518%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.391ns (routing 0.576ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.411     3.622    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X5Y155         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     3.736 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6/O
                         net (fo=1, routed)           0.026     3.762    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879[6]_i_6_n_3
    SLICE_X5Y155         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.206     3.968 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.996    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[6]_i_1_n_3
    SLICE_X5Y156         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.082 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_3_reg_879_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.032     4.114    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_4_fu_452_p2[27]
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.391     1.558    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X5Y156         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_3_reg_879_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.110ns  (logic 2.051ns (49.903%)  route 2.059ns (50.097%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.388ns (routing 0.576ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.449     3.661    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X6Y153         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.700 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6/O
                         net (fo=1, routed)           0.010     3.710    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6_n_3
    SLICE_X6Y153         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.905 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.933    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1_n_3
    SLICE_X6Y154         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.079 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[14]_i_1/O[7]
                         net (fo=1, routed)           0.031     4.110    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_1_fu_356_p2[32]
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.388     1.555    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.109ns  (logic 2.050ns (49.891%)  route 2.059ns (50.109%))
  Logic Levels:           11  (CARRY8=6 DSP_ALU=1 DSP_OUTPUT=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.388ns (routing 0.576ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y61        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA_INST/C_DATA[5]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_C_DATA.C_DATA<5>
    DSP48E2_X0Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[5]_ALU_OUT[5])
                                                      0.744     0.744 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.744    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_ALU.ALU_OUT<5>
    DSP48E2_X0Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.141     0.885 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_2_reg_733_reg/DSP_OUTPUT_INST/P[5]
                         net (fo=9, routed)           0.400     1.285    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/P[5]
    SLICE_X3Y150         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.100     1.385 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0/O
                         net (fo=1, routed)           0.009     1.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_i_2__0_n_3
    SLICE_X3Y150         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.542 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.028     1.570    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry_n_3
    SLICE_X3Y151         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     1.679 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0/O[4]
                         net (fo=3, routed)           0.516     2.195    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product_carry__0_n_14
    SLICE_X6Y151         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0/O
                         net (fo=1, routed)           0.560     2.950    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_i_5__0_n_3
    SLICE_X4Y151         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.137     3.087 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0/CO[7]
                         net (fo=1, routed)           0.028     3.115    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__0_n_3
    SLICE_X4Y152         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.212 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.449     3.661    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/grp_fu_125_p2[20]
    SLICE_X6Y153         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     3.700 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6/O
                         net (fo=1, routed)           0.010     3.710    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854[6]_i_6_n_3
    SLICE_X6Y153         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.195     3.905 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.933    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[6]_i_1_n_3
    SLICE_X6Y154         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.078 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U24/weight_out_weight_change_1_reg_854_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.031     4.109    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_1_fu_356_p2[30]
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        1.388     1.555    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X6Y154         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_1_reg_854_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.197ns (48.913%)  route 0.206ns (51.087%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.922ns (routing 0.365ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<25>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[25]
                         net (fo=10, routed)          0.117     0.249    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[25]
    SLICE_X6Y147         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.263 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_9/O
                         net (fo=1, routed)           0.007     0.270    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_9_n_3
    SLICE_X6Y147         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.287 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2/O[4]
                         net (fo=4, routed)           0.074     0.362    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[31]
    SLICE_X8Y147         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     0.396 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[14]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.403    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[32]
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.922     1.060    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[20]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.221ns (53.696%)  route 0.191ns (46.304%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.918ns (routing 0.365ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[20]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<20>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[20]_ALU_OUT[20])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<20>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=9, routed)           0.102     0.234    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[20]
    SLICE_X6Y146         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.041     0.275 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_12/O
                         net (fo=1, routed)           0.007     0.282    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_12_n_3
    SLICE_X6Y146         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.299 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1/O[4]
                         net (fo=4, routed)           0.068     0.367    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[23]
    SLICE_X8Y146         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.381 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_3/O
                         net (fo=1, routed)           0.007     0.388    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_3_n_3
    SLICE_X8Y146         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     0.405 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[6]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.412    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[23]
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.918     1.056    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[20]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.224ns (54.031%)  route 0.191ns (45.969%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.918ns (routing 0.365ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[20]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<20>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[20]_ALU_OUT[20])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<20>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[20]
                         net (fo=9, routed)           0.102     0.234    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[20]
    SLICE_X6Y146         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.041     0.275 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_12/O
                         net (fo=1, routed)           0.007     0.282    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_12_n_3
    SLICE_X6Y146         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.299 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1/O[4]
                         net (fo=4, routed)           0.075     0.374    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[23]
    SLICE_X8Y146         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     0.408 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[6]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.415    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[24]
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.918     1.056    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[18]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.345%)  route 0.195ns (46.655%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.918ns (routing 0.365ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<18>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[18]
                         net (fo=9, routed)           0.105     0.237    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[18]
    SLICE_X6Y146         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.259 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_14/O
                         net (fo=1, routed)           0.008     0.267    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_14_n_3
    SLICE_X6Y146         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.284 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1/O[2]
                         net (fo=4, routed)           0.068     0.352    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[21]
    SLICE_X8Y146         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_5/O
                         net (fo=1, routed)           0.007     0.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_5_n_3
    SLICE_X8Y146         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.411 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[6]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.418    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[21]
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.918     1.056    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.215ns (51.099%)  route 0.206ns (48.901%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.922ns (routing 0.365ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<25>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[25]
                         net (fo=10, routed)          0.117     0.249    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[25]
    SLICE_X6Y147         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.263 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_9/O
                         net (fo=1, routed)           0.007     0.270    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_9_n_3
    SLICE_X6Y147         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.287 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2/O[4]
                         net (fo=4, routed)           0.067     0.355    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[31]
    SLICE_X8Y147         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     0.390 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[14]_i_3/O
                         net (fo=1, routed)           0.007     0.397    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[14]_i_3_n_3
    SLICE_X8Y147         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     0.414 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[14]_i_1/O[6]
                         net (fo=1, routed)           0.007     0.421    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[31]
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.922     1.060    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.214ns (50.621%)  route 0.209ns (49.379%))
  Logic Levels:           6  (CARRY8=3 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.917ns (routing 0.365ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<25>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<25>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[25]
                         net (fo=10, routed)          0.117     0.249    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[25]
    SLICE_X6Y147         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     0.263 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_9/O
                         net (fo=1, routed)           0.007     0.270    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_9_n_3
    SLICE_X6Y147         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.017     0.287 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2/O[4]
                         net (fo=4, routed)           0.074     0.362    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[31]
    SLICE_X8Y147         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.032     0.394 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[14]_i_1/CO[7]
                         net (fo=1, routed)           0.003     0.397    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[14]_i_1_n_3
    SLICE_X8Y148         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     0.416 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.423    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[33]
    SLICE_X8Y148         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.917     1.055    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y148         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.238ns (56.295%)  route 0.185ns (43.705%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.914ns (routing 0.365ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<14>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[14]
                         net (fo=9, routed)           0.099     0.231    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[14]
    SLICE_X6Y146         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.050     0.281 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_15/O
                         net (fo=1, routed)           0.007     0.288    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_15_n_3
    SLICE_X6Y146         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.305 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1/O[1]
                         net (fo=4, routed)           0.064     0.370    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[20]
    SLICE_X8Y146         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.392 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_6/O
                         net (fo=1, routed)           0.007     0.399    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_6_n_3
    SLICE_X8Y146         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.416 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.423    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[20]
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.914     1.052    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[23]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.211ns (49.896%)  route 0.212ns (50.104%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.918ns (routing 0.365ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[23])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=9, routed)           0.120     0.252    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[23]
    SLICE_X6Y147         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     0.274 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_13/O
                         net (fo=1, routed)           0.008     0.282    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2_i_13_n_3
    SLICE_X6Y147         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.300 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__2/O[0]
                         net (fo=4, routed)           0.069     0.369    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[27]
    SLICE_X8Y147         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.391 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[14]_i_7/O
                         net (fo=1, routed)           0.008     0.399    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[14]_i_7_n_3
    SLICE_X8Y147         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.416 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[14]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.423    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[27]
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.918     1.056    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[23]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.196ns (45.963%)  route 0.230ns (54.037%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.918ns (routing 0.365ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[23])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<23>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[23]
                         net (fo=9, routed)           0.096     0.228    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[23]
    SLICE_X6Y146         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.243 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_9/O
                         net (fo=1, routed)           0.008     0.251    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_9_n_3
    SLICE_X6Y146         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.268 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1/O[7]
                         net (fo=4, routed)           0.113     0.380    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[26]
    SLICE_X8Y147         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.395 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[14]_i_8/O
                         net (fo=1, routed)           0.007     0.402    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[14]_i_8_n_3
    SLICE_X8Y147         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.419 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.426    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[26]
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.918     1.056    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y147         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[18]
                            (internal pin)
  Destination:            design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.235ns (54.647%)  route 0.195ns (45.353%))
  Logic Levels:           6  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.918ns (routing 0.365ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y59        DSP_C_DATA                   0.000     0.000 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA_INST/C_DATA[18]
                         net (fo=2, routed)           0.000     0.000    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_C_DATA.C_DATA<18>
    DSP48E2_X0Y59        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[18]_ALU_OUT[18])
                                                      0.102     0.102 f  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     0.102    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y59        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[18]_P[18])
                                                      0.030     0.132 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_ln14_reg_723_reg/DSP_OUTPUT_INST/P[18]
                         net (fo=9, routed)           0.105     0.237    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/P[18]
    SLICE_X6Y146         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.259 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_14/O
                         net (fo=1, routed)           0.008     0.267    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1_i_14_n_3
    SLICE_X6Y146         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.284 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/tmp_product__93_carry__1/O[2]
                         net (fo=4, routed)           0.068     0.352    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/grp_fu_120_p2[21]
    SLICE_X8Y146         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.387 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_5/O
                         net (fo=1, routed)           0.007     0.394    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844[6]_i_5_n_3
    SLICE_X8Y146         CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[5])
                                                      0.029     0.423 r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/mul_32s_7s_34_1_1_U23/weight_out_weight_change_reg_844_reg[6]_i_1/O[5]
                         net (fo=1, routed)           0.007     0.430    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/add_ln14_fu_313_p2[22]
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=4179, routed)        0.918     1.056    design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/ap_clk
    SLICE_X8Y146         FDRE                                         r  design_1_i/accelerator_0/inst/grp_accelerator_Pipeline_VITIS_LOOP_73_3_fu_434/grp_model_array_fu_596/weight_out_weight_change_reg_844_reg[4]/C





