{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729973854448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729973854449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 17:17:34 2024 " "Processing started: Sat Oct 26 17:17:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729973854449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973854449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL -c PBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973854449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729973854810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729973854810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_2.v 1 1 " "Found 1 design units, including 1 entities, in source file contar_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contar_2 " "Found entity 1: contar_2" {  } { { "contar_2.v" "" { Text "/home/pedro/PBL 2/contar_2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_4.v 1 1 " "Found 1 design units, including 1 entities, in source file contar_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 contar_4 " "Found entity 1: contar_4" {  } { { "contar_4.v" "" { Text "/home/pedro/PBL 2/contar_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_8.v 1 1 " "Found 1 design units, including 1 entities, in source file contar_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 contar_8 " "Found entity 1: contar_8" {  } { { "contar_8.v" "" { Text "/home/pedro/PBL 2/contar_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867284 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1729973867285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_d " "Found entity 1: flip_flop_d" {  } { { "flip_flop_d.v" "" { Text "/home/pedro/PBL 2/flip_flop_d.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cadeamento.v 1 1 " "Found 1 design units, including 1 entities, in source file cadeamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 cadeamento " "Found entity 1: cadeamento" {  } { { "cadeamento.v" "" { Text "/home/pedro/PBL 2/cadeamento.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contar_acao.v 1 1 " "Found 1 design units, including 1 entities, in source file contar_acao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contar_acao " "Found entity 1: contar_acao" {  } { { "contar_acao.v" "" { Text "/home/pedro/PBL 2/contar_acao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_contagem_acao.v 1 1 " "Found 1 design units, including 1 entities, in source file display_contagem_acao.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_contagem_acao " "Found entity 1: display_contagem_acao" {  } { { "display_contagem_acao.v" "" { Text "/home/pedro/PBL 2/display_contagem_acao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_velocidade.v 1 1 " "Found 1 design units, including 1 entities, in source file display_velocidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_velocidade " "Found entity 1: display_velocidade" {  } { { "display_velocidade.v" "" { Text "/home/pedro/PBL 2/display_velocidade.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_display " "Found entity 1: mux_display" {  } { { "mux_display.v" "" { Text "/home/pedro/PBL 2/mux_display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.v 1 1 " "Found 1 design units, including 1 entities, in source file principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.v" "" { Text "/home/pedro/PBL 2/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dividir_5.v 1 1 " "Found 1 design units, including 1 entities, in source file dividir_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir_5 " "Found entity 1: dividir_5" {  } { { "dividir_5.v" "" { Text "/home/pedro/PBL 2/dividir_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_frequencia " "Found entity 1: divisor_frequencia" {  } { { "divisor_frequencia.v" "" { Text "/home/pedro/PBL 2/divisor_frequencia.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "botao_velocidade.v 1 1 " "Found 1 design units, including 1 entities, in source file botao_velocidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 botao_velocidade " "Found entity 1: botao_velocidade" {  } { { "botao_velocidade.v" "" { Text "/home/pedro/PBL 2/botao_velocidade.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729973867300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973867300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset divisor_frequencia.v(18) " "Verilog HDL Implicit Net warning at divisor_frequencia.v(18): created implicit net for \"reset\"" {  } { { "divisor_frequencia.v" "" { Text "/home/pedro/PBL 2/divisor_frequencia.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867301 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux.v(9) " "Verilog HDL Instantiation warning at mux.v(9): instance has no name" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867301 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux.v(10) " "Verilog HDL Instantiation warning at mux.v(10): instance has no name" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867301 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mux.v(11) " "Verilog HDL Instantiation warning at mux.v(11): instance has no name" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867301 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(9) " "Verilog HDL Instantiation warning at display.v(9): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(11) " "Verilog HDL Instantiation warning at display.v(11): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(12) " "Verilog HDL Instantiation warning at display.v(12): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(13) " "Verilog HDL Instantiation warning at display.v(13): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(14) " "Verilog HDL Instantiation warning at display.v(14): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(15) " "Verilog HDL Instantiation warning at display.v(15): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(16) " "Verilog HDL Instantiation warning at display.v(16): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867302 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(17) " "Verilog HDL Instantiation warning at display.v(17): instance has no name" {  } { { "display.v" "" { Text "/home/pedro/PBL 2/display.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867303 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(20) " "Verilog HDL Instantiation warning at principal.v(20): instance has no name" {  } { { "principal.v" "" { Text "/home/pedro/PBL 2/principal.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "botao_velocidade.v(9) " "Verilog HDL Instantiation warning at botao_velocidade.v(9): instance has no name" {  } { { "botao_velocidade.v" "" { Text "/home/pedro/PBL 2/botao_velocidade.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "botao_velocidade.v(10) " "Verilog HDL Instantiation warning at botao_velocidade.v(10): instance has no name" {  } { { "botao_velocidade.v" "" { Text "/home/pedro/PBL 2/botao_velocidade.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "botao_velocidade.v(15) " "Verilog HDL Instantiation warning at botao_velocidade.v(15): instance has no name" {  } { { "botao_velocidade.v" "" { Text "/home/pedro/PBL 2/botao_velocidade.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "botao_velocidade.v(16) " "Verilog HDL Instantiation warning at botao_velocidade.v(16): instance has no name" {  } { { "botao_velocidade.v" "" { Text "/home/pedro/PBL 2/botao_velocidade.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867304 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "principal.v(21) " "Verilog HDL Instantiation warning at principal.v(21): instance has no name" {  } { { "principal.v" "" { Text "/home/pedro/PBL 2/principal.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729973867304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729973867396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_frequencia divisor_frequencia:comb_3 " "Elaborating entity \"divisor_frequencia\" for hierarchy \"divisor_frequencia:comb_3\"" {  } { { "principal.v" "comb_3" { Text "/home/pedro/PBL 2/principal.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividir_5 divisor_frequencia:comb_3\|dividir_5:div1 " "Elaborating entity \"dividir_5\" for hierarchy \"divisor_frequencia:comb_3\|dividir_5:div1\"" {  } { { "divisor_frequencia.v" "div1" { Text "/home/pedro/PBL 2/divisor_frequencia.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop_d divisor_frequencia:comb_3\|dividir_5:div1\|flip_flop_d:b0 " "Elaborating entity \"flip_flop_d\" for hierarchy \"divisor_frequencia:comb_3\|dividir_5:div1\|flip_flop_d:b0\"" {  } { { "dividir_5.v" "b0" { Text "/home/pedro/PBL 2/dividir_5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "botao_velocidade botao_velocidade:comb_4 " "Elaborating entity \"botao_velocidade\" for hierarchy \"botao_velocidade:comb_4\"" {  } { { "principal.v" "comb_4" { Text "/home/pedro/PBL 2/principal.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cadeamento cadeamento:contador " "Elaborating entity \"cadeamento\" for hierarchy \"cadeamento:contador\"" {  } { { "principal.v" "contador" { Text "/home/pedro/PBL 2/principal.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contar_acao contar_acao:contador_da_acao " "Elaborating entity \"contar_acao\" for hierarchy \"contar_acao:contador_da_acao\"" {  } { { "principal.v" "contador_da_acao" { Text "/home/pedro/PBL 2/principal.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:multiplexador_da_acao " "Elaborating entity \"mux\" for hierarchy \"mux:multiplexador_da_acao\"" {  } { { "principal.v" "multiplexador_da_acao" { Text "/home/pedro/PBL 2/principal.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contar_2 mux:multiplexador_da_acao\|contar_2:comb_3 " "Elaborating entity \"contar_2\" for hierarchy \"mux:multiplexador_da_acao\|contar_2:comb_3\"" {  } { { "mux.v" "comb_3" { Text "/home/pedro/PBL 2/mux.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contar_4 mux:multiplexador_da_acao\|contar_4:comb_4 " "Elaborating entity \"contar_4\" for hierarchy \"mux:multiplexador_da_acao\|contar_4:comb_4\"" {  } { { "mux.v" "comb_4" { Text "/home/pedro/PBL 2/mux.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contar_8 mux:multiplexador_da_acao\|contar_8:comb_5 " "Elaborating entity \"contar_8\" for hierarchy \"mux:multiplexador_da_acao\|contar_8:comb_5\"" {  } { { "mux.v" "comb_5" { Text "/home/pedro/PBL 2/mux.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display_mostrador " "Elaborating entity \"display\" for hierarchy \"display:display_mostrador\"" {  } { { "principal.v" "display_mostrador" { Text "/home/pedro/PBL 2/principal.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_contagem_acao display:display_mostrador\|display_contagem_acao:contagem_acao_ins " "Elaborating entity \"display_contagem_acao\" for hierarchy \"display:display_mostrador\|display_contagem_acao:contagem_acao_ins\"" {  } { { "display.v" "contagem_acao_ins" { Text "/home/pedro/PBL 2/display.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_velocidade display:display_mostrador\|display_velocidade:comb_3 " "Elaborating entity \"display_velocidade\" for hierarchy \"display:display_mostrador\|display_velocidade:comb_3\"" {  } { { "display.v" "comb_3" { Text "/home/pedro/PBL 2/display.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_display display:display_mostrador\|mux_display:comb_4 " "Elaborating entity \"mux_display\" for hierarchy \"display:display_mostrador\|mux_display:comb_4\"" {  } { { "display.v" "comb_4" { Text "/home/pedro/PBL 2/display.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729973867445 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "divisor_frequencia:comb_3\|reset " "Net \"divisor_frequencia:comb_3\|reset\" is missing source, defaulting to GND" {  } { { "divisor_frequencia.v" "reset" { Text "/home/pedro/PBL 2/divisor_frequencia.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1729973867470 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1729973867470 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:multiplexador_da_acao\|Or_reset~0 " "Found clock multiplexer mux:multiplexador_da_acao\|Or_reset~0" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729973867658 "|principal|mux:multiplexador_da_acao|Or_reset~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:multiplexador_da_acao\|Or_reset~1 " "Found clock multiplexer mux:multiplexador_da_acao\|Or_reset~1" {  } { { "mux.v" "" { Text "/home/pedro/PBL 2/mux.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729973867658 "|principal|mux:multiplexador_da_acao|Or_reset~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1729973867658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d1 VCC " "Pin \"d1\" is stuck at VCC" {  } { { "principal.v" "" { Text "/home/pedro/PBL 2/principal.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729973867955 "|principal|d1"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2 VCC " "Pin \"d2\" is stuck at VCC" {  } { { "principal.v" "" { Text "/home/pedro/PBL 2/principal.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729973867955 "|principal|d2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729973867955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729973867973 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729973867973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729973867973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729973867973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729973868028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 17:17:48 2024 " "Processing ended: Sat Oct 26 17:17:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729973868028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729973868028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729973868028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729973868028 ""}
