/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Sun May  5 23:35:01 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Sun May  5 23:35:01 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.47
Hash     : 7fdfe90
Date     : May  4 2024
Type     : Engineering
Log Time   : Sun May  5 23:35:01 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/memory_test_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/05_04_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "/nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/results_dir/memory_test/run_1/synth_1_1/analysis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_async_ram_MLAB.v:1:1: Compile module "work@infer_async_ram_MLAB".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_simple_dual_port_ram.sv:6:1: Compile module "work@infer_byte_enabled_simple_dual_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_true_dual_port_ram.sv:9:1: Compile module "work@infer_byte_enabled_true_dual_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_dual_port_rom.v:4:1: Compile module "work@infer_dual_port_rom".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_ram.sv:8:1: Compile module "work@infer_mixed_width_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_true_dual_port_ram.sv:15:1: Compile module "work@infer_mixed_width_true_dual_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_true_dual_port_ram_new_rw.sv:15:1: Compile module "work@infer_mixed_width_true_dual_port_ram_new_rw".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_simple_dual_port_ram_dual_clock.v:5:1: Compile module "work@infer_simple_dual_port_ram_dual_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_simple_dual_port_ram_single_clock.v:5:1: Compile module "work@infer_simple_dual_port_ram_single_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram.v:4:1: Compile module "work@infer_single_port_ram".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_M144K.v:4:1: Compile module "work@infer_single_port_ram_M144K".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_MLAB.v:4:1: Compile module "work@infer_single_port_ram_MLAB".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_rom.v:4:1: Compile module "work@infer_single_port_rom".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_true_dual_port_ram_dual_clock.v:4:1: Compile module "work@infer_true_dual_port_ram_dual_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_true_dual_port_ram_single_clock.v:4:1: Compile module "work@infer_true_dual_port_ram_single_clock".
[INF:CP0303] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/memory_test.v:17:1: Compile module "work@memory_test".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_async_ram_MLAB.v:9:32: Implicit port type (wire) for "data_out".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_byte_enabled_true_dual_port_ram.sv:25:28: Implicit port type (wire) for "data_out1",
there are 1 more instances of this message.
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram.v:10:28: Implicit port type (wire) for "q".
[NTE:CP0309] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_single_port_ram_M144K.v:10:28: Implicit port type (wire) for "q".
[INF:EL0526] Design Elaboration...
[INF:CP0335] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/infer_mixed_width_ram.sv:31:3: Compile generate block "work@memory_test.inst07.genblk1".
[NTE:EL0503] /nfs_scratch/scratch/CGA/repo/2024-05-05-22-22-48_T10878R122/Validation/RTL_testcases/titan_benchmarks/memory_test/rtl/memory_test.v:17:1: Top level module "work@memory_test".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 17.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 9
Warning: Removing unelaborated module: \infer_single_port_ram_MLAB from the design.
Warning: Removing unelaborated module: \infer_simple_dual_port_ram_single_clock from the design.
Warning: Removing unelaborated module: \infer_single_port_ram from the design.
Warning: Removing unelaborated module: \infer_true_dual_port_ram_single_clock from the design.
Warning: Removing unelaborated module: \infer_simple_dual_port_ram_dual_clock from the design.
Warning: Removing unelaborated module: \infer_true_dual_port_ram_dual_clock from the design.
Warning: Removing unelaborated module: \infer_mixed_width_true_dual_port_ram_new_rw from the design.
Warning: Removing unelaborated module: \infer_single_port_ram_M144K from the design.
Warning: Removing unelaborated module: \infer_mixed_width_ram from the design.
Warning: Removing unelaborated module: \infer_byte_enabled_true_dual_port_ram from the design.
Warning: Removing unelaborated module: \infer_mixed_width_true_dual_port_ram from the design.
Warning: Removing unelaborated module: \infer_dual_port_rom from the design.
Warning: Removing unelaborated module: \infer_byte_enabled_simple_dual_port_ram from the design.
Warning: Removing unelaborated module: \infer_async_ram_MLAB from the design.
Generating RTLIL representation for module `$paramod$4461c4b9d1d31a241c54b65996475904216c462b\infer_single_port_ram_M144K'.
Generating RTLIL representation for module `$paramod$4461c4b9d1d31a241c54b65996475904216c462b\infer_simple_dual_port_ram_dual_clock'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_async_ram_MLAB'.
Generating RTLIL representation for module `$paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\infer_mixed_width_ram'.
Generating RTLIL representation for module `$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\infer_mixed_width_true_dual_port_ram_new_rw'.
Generating RTLIL representation for module `$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\infer_mixed_width_true_dual_port_ram'.
Generating RTLIL representation for module `$paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\infer_byte_enabled_simple_dual_port_ram'.
Generating RTLIL representation for module `\infer_single_port_rom'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_dual_port_rom'.
Generating RTLIL representation for module `\memory_test'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_single_port_ram'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_simple_dual_port_ram_single_clock'.
Generating RTLIL representation for module `$paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\infer_byte_enabled_true_dual_port_ram'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_simple_dual_port_ram_dual_clock'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_true_dual_port_ram_single_clock'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_true_dual_port_ram_dual_clock'.
Generating RTLIL representation for module `$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_single_port_ram_MLAB'.

-- Running command `hierarchy -top memory_test' --

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \memory_test
Used module:     $paramod$4461c4b9d1d31a241c54b65996475904216c462b\infer_single_port_ram_M144K
Used module:     $paramod$4461c4b9d1d31a241c54b65996475904216c462b\infer_simple_dual_port_ram_dual_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_async_ram_MLAB
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_single_port_ram_MLAB
Used module:     $paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\infer_byte_enabled_true_dual_port_ram
Used module:     $paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\infer_byte_enabled_simple_dual_port_ram
Used module:     $paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\infer_mixed_width_true_dual_port_ram_new_rw
Used module:     $paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\infer_mixed_width_true_dual_port_ram
Used module:     $paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\infer_mixed_width_ram
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_dual_port_rom
Used module:     \infer_single_port_rom
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_true_dual_port_ram_dual_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_true_dual_port_ram_single_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_simple_dual_port_ram_dual_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_simple_dual_port_ram_single_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_single_port_ram

3.2. Analyzing design hierarchy..
Top module:  \memory_test
Used module:     $paramod$4461c4b9d1d31a241c54b65996475904216c462b\infer_single_port_ram_M144K
Used module:     $paramod$4461c4b9d1d31a241c54b65996475904216c462b\infer_simple_dual_port_ram_dual_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_async_ram_MLAB
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_single_port_ram_MLAB
Used module:     $paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\infer_byte_enabled_true_dual_port_ram
Used module:     $paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\infer_byte_enabled_simple_dual_port_ram
Used module:     $paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\infer_mixed_width_true_dual_port_ram_new_rw
Used module:     $paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\infer_mixed_width_true_dual_port_ram
Used module:     $paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\infer_mixed_width_ram
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_dual_port_rom
Used module:     \infer_single_port_rom
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_true_dual_port_ram_dual_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_true_dual_port_ram_single_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_simple_dual_port_ram_dual_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_simple_dual_port_ram_single_clock
Used module:     $paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\infer_single_port_ram
Removed 0 unused modules.
Warning: Resizing cell port memory_test.inst15.q from 8 bits to 9 bits.
Warning: Resizing cell port memory_test.inst15.addr from 16 bits to 14 bits.
Warning: Resizing cell port memory_test.inst15.data from 8 bits to 9 bits.
Warning: Resizing cell port memory_test.inst14.q from 8 bits to 9 bits.
Warning: Resizing cell port memory_test.inst14.write_addr from 16 bits to 14 bits.
Warning: Resizing cell port memory_test.inst14.read_addr from 16 bits to 14 bits.
Warning: Resizing cell port memory_test.inst14.data from 8 bits to 9 bits.
Warning: Resizing cell port memory_test.inst11.data_out2 from 8 bits to 2040 bits.
Warning: Resizing cell port memory_test.inst11.data_out1 from 8 bits to 2040 bits.
Warning: Resizing cell port memory_test.inst11.be2 from 32 bits to 255 bits.
Warning: Resizing cell port memory_test.inst11.be1 from 32 bits to 255 bits.
Warning: Resizing cell port memory_test.inst10.q from 8 bits to 2040 bits.
Warning: Resizing cell port memory_test.inst10.be from 32 bits to 255 bits.
Warning: Resizing cell port memory_test.inst09.data_out2 from 8 bits to 128 bits.
Warning: Resizing cell port memory_test.inst09.data_in2 from 8 bits to 128 bits.
Warning: Resizing cell port memory_test.inst09.addr2 from 8 bits to 4 bits.
Warning: Resizing cell port memory_test.inst08.data_out2 from 8 bits to 128 bits.
Warning: Resizing cell port memory_test.inst08.data_in2 from 8 bits to 128 bits.
Warning: Resizing cell port memory_test.inst08.addr2 from 8 bits to 4 bits.

Dumping file hier_info.json ...
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_async_ram_MLAB"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_dual_port_rom"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_dual_clock"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_simple_dual_port_ram_single_clock"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_single_port_ram_MLAB"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_dual_clock"
 Process module "$paramod$35e6cd111deb5d34449660edbfe0c5b8f2c2c2d6\\infer_true_dual_port_ram_single_clock"
 Process module "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_simple_dual_port_ram_dual_clock"
 Process module "$paramod$4461c4b9d1d31a241c54b65996475904216c462b\\infer_single_port_ram_M144K"
 Process module "$paramod$44b1259d35bc584844039ab1b14dae019b4f33cb\\infer_byte_enabled_true_dual_port_ram"
 Process module "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram"
 Process module "$paramod$7bf97a14a32a48c96cd4aaac79553bf4bb8a395d\\infer_mixed_width_true_dual_port_ram_new_rw"
 Process module "$paramod$b7b0e3a1e366b69d74dc3138dbca652f912f9fe9\\infer_byte_enabled_simple_dual_port_ram"
 Process module "$paramod$ea1a2dcbc41a8059a3463d92409225e3bd375735\\infer_mixed_width_ram"
 Process module "infer_single_port_rom"
Dumping file port_info.json ...

Warnings: 33 unique messages, 33 total
End of script. Logfile hash: 5a65413bb9, CPU: user 15.74s system 1.39s, MEM: 1614.96 MB peak
Yosys 0.38 (git sha1 3ae655bc0, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 2x read_systemverilog (17 sec), 0% 2x read_verilog (0 sec), ...
