
EDIII_Control_Acceso.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000142d0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00017f7c  08014470  08014470  00015470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802c3ec  0802c3ec  0002e090  2**0
                  CONTENTS
  4 .ARM          00000008  0802c3ec  0802c3ec  0002d3ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802c3f4  0802c3f4  0002e090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802c3f4  0802c3f4  0002d3f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802c3f8  0802c3f8  0002d3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000090  20000000  0802c3fc  0002e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000104cc  20000090  0802c48c  0002e090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2001055c  0802c48c  0002e55c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002e090  2**0
                  CONTENTS, READONLY
 12 .debug_info   000298f6  00000000  00000000  0002e0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006d81  00000000  00000000  000579b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000024d8  00000000  00000000  0005e738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b25  00000000  00000000  00060c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021dee  00000000  00000000  00062735  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000371ef  00000000  00000000  00084523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3626  00000000  00000000  000bb712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0016ed38  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a150  00000000  00000000  0016edec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00178f3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00004b63  00000000  00000000  00178f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001a0  00000000  00000000  0017dafc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014458 	.word	0x08014458

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	08014458 	.word	0x08014458

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strcmp>:
 80002a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a8:	2a01      	cmp	r2, #1
 80002aa:	bf28      	it	cs
 80002ac:	429a      	cmpcs	r2, r3
 80002ae:	d0f7      	beq.n	80002a0 <strcmp>
 80002b0:	1ad0      	subs	r0, r2, r3
 80002b2:	4770      	bx	lr

080002b4 <strlen>:
 80002b4:	4603      	mov	r3, r0
 80002b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002ba:	2a00      	cmp	r2, #0
 80002bc:	d1fb      	bne.n	80002b6 <strlen+0x2>
 80002be:	1a18      	subs	r0, r3, r0
 80002c0:	3801      	subs	r0, #1
 80002c2:	4770      	bx	lr
	...

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <__aeabi_drsub>:
 8000370:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000374:	e002      	b.n	800037c <__adddf3>
 8000376:	bf00      	nop

08000378 <__aeabi_dsub>:
 8000378:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800037c <__adddf3>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000382:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	bf1f      	itttt	ne
 8000392:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000396:	ea55 0c02 	orrsne.w	ip, r5, r2
 800039a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800039e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a2:	f000 80e2 	beq.w	800056a <__adddf3+0x1ee>
 80003a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ae:	bfb8      	it	lt
 80003b0:	426d      	neglt	r5, r5
 80003b2:	dd0c      	ble.n	80003ce <__adddf3+0x52>
 80003b4:	442c      	add	r4, r5
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	ea82 0000 	eor.w	r0, r2, r0
 80003c2:	ea83 0101 	eor.w	r1, r3, r1
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	2d36      	cmp	r5, #54	@ 0x36
 80003d0:	bf88      	it	hi
 80003d2:	bd30      	pophi	{r4, r5, pc}
 80003d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003e4:	d002      	beq.n	80003ec <__adddf3+0x70>
 80003e6:	4240      	negs	r0, r0
 80003e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003f8:	d002      	beq.n	8000400 <__adddf3+0x84>
 80003fa:	4252      	negs	r2, r2
 80003fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000400:	ea94 0f05 	teq	r4, r5
 8000404:	f000 80a7 	beq.w	8000556 <__adddf3+0x1da>
 8000408:	f1a4 0401 	sub.w	r4, r4, #1
 800040c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000410:	db0d      	blt.n	800042e <__adddf3+0xb2>
 8000412:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000416:	fa22 f205 	lsr.w	r2, r2, r5
 800041a:	1880      	adds	r0, r0, r2
 800041c:	f141 0100 	adc.w	r1, r1, #0
 8000420:	fa03 f20e 	lsl.w	r2, r3, lr
 8000424:	1880      	adds	r0, r0, r2
 8000426:	fa43 f305 	asr.w	r3, r3, r5
 800042a:	4159      	adcs	r1, r3
 800042c:	e00e      	b.n	800044c <__adddf3+0xd0>
 800042e:	f1a5 0520 	sub.w	r5, r5, #32
 8000432:	f10e 0e20 	add.w	lr, lr, #32
 8000436:	2a01      	cmp	r2, #1
 8000438:	fa03 fc0e 	lsl.w	ip, r3, lr
 800043c:	bf28      	it	cs
 800043e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000442:	fa43 f305 	asr.w	r3, r3, r5
 8000446:	18c0      	adds	r0, r0, r3
 8000448:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	d507      	bpl.n	8000462 <__adddf3+0xe6>
 8000452:	f04f 0e00 	mov.w	lr, #0
 8000456:	f1dc 0c00 	rsbs	ip, ip, #0
 800045a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800045e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000462:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000466:	d31b      	bcc.n	80004a0 <__adddf3+0x124>
 8000468:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800046c:	d30c      	bcc.n	8000488 <__adddf3+0x10c>
 800046e:	0849      	lsrs	r1, r1, #1
 8000470:	ea5f 0030 	movs.w	r0, r0, rrx
 8000474:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000478:	f104 0401 	add.w	r4, r4, #1
 800047c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000480:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000484:	f080 809a 	bcs.w	80005bc <__adddf3+0x240>
 8000488:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800048c:	bf08      	it	eq
 800048e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000492:	f150 0000 	adcs.w	r0, r0, #0
 8000496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800049a:	ea41 0105 	orr.w	r1, r1, r5
 800049e:	bd30      	pop	{r4, r5, pc}
 80004a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004a4:	4140      	adcs	r0, r0
 80004a6:	eb41 0101 	adc.w	r1, r1, r1
 80004aa:	3c01      	subs	r4, #1
 80004ac:	bf28      	it	cs
 80004ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004b2:	d2e9      	bcs.n	8000488 <__adddf3+0x10c>
 80004b4:	f091 0f00 	teq	r1, #0
 80004b8:	bf04      	itt	eq
 80004ba:	4601      	moveq	r1, r0
 80004bc:	2000      	moveq	r0, #0
 80004be:	fab1 f381 	clz	r3, r1
 80004c2:	bf08      	it	eq
 80004c4:	3320      	addeq	r3, #32
 80004c6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ca:	f1b3 0220 	subs.w	r2, r3, #32
 80004ce:	da0c      	bge.n	80004ea <__adddf3+0x16e>
 80004d0:	320c      	adds	r2, #12
 80004d2:	dd08      	ble.n	80004e6 <__adddf3+0x16a>
 80004d4:	f102 0c14 	add.w	ip, r2, #20
 80004d8:	f1c2 020c 	rsb	r2, r2, #12
 80004dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004e0:	fa21 f102 	lsr.w	r1, r1, r2
 80004e4:	e00c      	b.n	8000500 <__adddf3+0x184>
 80004e6:	f102 0214 	add.w	r2, r2, #20
 80004ea:	bfd8      	it	le
 80004ec:	f1c2 0c20 	rsble	ip, r2, #32
 80004f0:	fa01 f102 	lsl.w	r1, r1, r2
 80004f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004f8:	bfdc      	itt	le
 80004fa:	ea41 010c 	orrle.w	r1, r1, ip
 80004fe:	4090      	lslle	r0, r2
 8000500:	1ae4      	subs	r4, r4, r3
 8000502:	bfa2      	ittt	ge
 8000504:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000508:	4329      	orrge	r1, r5
 800050a:	bd30      	popge	{r4, r5, pc}
 800050c:	ea6f 0404 	mvn.w	r4, r4
 8000510:	3c1f      	subs	r4, #31
 8000512:	da1c      	bge.n	800054e <__adddf3+0x1d2>
 8000514:	340c      	adds	r4, #12
 8000516:	dc0e      	bgt.n	8000536 <__adddf3+0x1ba>
 8000518:	f104 0414 	add.w	r4, r4, #20
 800051c:	f1c4 0220 	rsb	r2, r4, #32
 8000520:	fa20 f004 	lsr.w	r0, r0, r4
 8000524:	fa01 f302 	lsl.w	r3, r1, r2
 8000528:	ea40 0003 	orr.w	r0, r0, r3
 800052c:	fa21 f304 	lsr.w	r3, r1, r4
 8000530:	ea45 0103 	orr.w	r1, r5, r3
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f1c4 040c 	rsb	r4, r4, #12
 800053a:	f1c4 0220 	rsb	r2, r4, #32
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 f304 	lsl.w	r3, r1, r4
 8000546:	ea40 0003 	orr.w	r0, r0, r3
 800054a:	4629      	mov	r1, r5
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	fa21 f004 	lsr.w	r0, r1, r4
 8000552:	4629      	mov	r1, r5
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f094 0f00 	teq	r4, #0
 800055a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800055e:	bf06      	itte	eq
 8000560:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000564:	3401      	addeq	r4, #1
 8000566:	3d01      	subne	r5, #1
 8000568:	e74e      	b.n	8000408 <__adddf3+0x8c>
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf18      	it	ne
 8000570:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000574:	d029      	beq.n	80005ca <__adddf3+0x24e>
 8000576:	ea94 0f05 	teq	r4, r5
 800057a:	bf08      	it	eq
 800057c:	ea90 0f02 	teqeq	r0, r2
 8000580:	d005      	beq.n	800058e <__adddf3+0x212>
 8000582:	ea54 0c00 	orrs.w	ip, r4, r0
 8000586:	bf04      	itt	eq
 8000588:	4619      	moveq	r1, r3
 800058a:	4610      	moveq	r0, r2
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	ea91 0f03 	teq	r1, r3
 8000592:	bf1e      	ittt	ne
 8000594:	2100      	movne	r1, #0
 8000596:	2000      	movne	r0, #0
 8000598:	bd30      	popne	{r4, r5, pc}
 800059a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800059e:	d105      	bne.n	80005ac <__adddf3+0x230>
 80005a0:	0040      	lsls	r0, r0, #1
 80005a2:	4149      	adcs	r1, r1
 80005a4:	bf28      	it	cs
 80005a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005b0:	bf3c      	itt	cc
 80005b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005b6:	bd30      	popcc	{r4, r5, pc}
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005c4:	f04f 0000 	mov.w	r0, #0
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ce:	bf1a      	itte	ne
 80005d0:	4619      	movne	r1, r3
 80005d2:	4610      	movne	r0, r2
 80005d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005d8:	bf1c      	itt	ne
 80005da:	460b      	movne	r3, r1
 80005dc:	4602      	movne	r2, r0
 80005de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005e2:	bf06      	itte	eq
 80005e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005e8:	ea91 0f03 	teqeq	r1, r3
 80005ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	bf00      	nop

080005f4 <__aeabi_ui2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000608:	f04f 0500 	mov.w	r5, #0
 800060c:	f04f 0100 	mov.w	r1, #0
 8000610:	e750      	b.n	80004b4 <__adddf3+0x138>
 8000612:	bf00      	nop

08000614 <__aeabi_i2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800062c:	bf48      	it	mi
 800062e:	4240      	negmi	r0, r0
 8000630:	f04f 0100 	mov.w	r1, #0
 8000634:	e73e      	b.n	80004b4 <__adddf3+0x138>
 8000636:	bf00      	nop

08000638 <__aeabi_f2d>:
 8000638:	0042      	lsls	r2, r0, #1
 800063a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800063e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000642:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000646:	bf1f      	itttt	ne
 8000648:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800064c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000650:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000654:	4770      	bxne	lr
 8000656:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800065a:	bf08      	it	eq
 800065c:	4770      	bxeq	lr
 800065e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000662:	bf04      	itt	eq
 8000664:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000668:	4770      	bxeq	lr
 800066a:	b530      	push	{r4, r5, lr}
 800066c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000678:	e71c      	b.n	80004b4 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_ul2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	e00a      	b.n	80006a2 <__aeabi_l2d+0x16>

0800068c <__aeabi_l2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800069a:	d502      	bpl.n	80006a2 <__aeabi_l2d+0x16>
 800069c:	4240      	negs	r0, r0
 800069e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ae:	f43f aed8 	beq.w	8000462 <__adddf3+0xe6>
 80006b2:	f04f 0203 	mov.w	r2, #3
 80006b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ba:	bf18      	it	ne
 80006bc:	3203      	addne	r2, #3
 80006be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006c2:	bf18      	it	ne
 80006c4:	3203      	addne	r2, #3
 80006c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ca:	f1c2 0320 	rsb	r3, r2, #32
 80006ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006da:	ea40 000e 	orr.w	r0, r0, lr
 80006de:	fa21 f102 	lsr.w	r1, r1, r2
 80006e2:	4414      	add	r4, r2
 80006e4:	e6bd      	b.n	8000462 <__adddf3+0xe6>
 80006e6:	bf00      	nop

080006e8 <__aeabi_dmul>:
 80006e8:	b570      	push	{r4, r5, r6, lr}
 80006ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006f6:	bf1d      	ittte	ne
 80006f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006fc:	ea94 0f0c 	teqne	r4, ip
 8000700:	ea95 0f0c 	teqne	r5, ip
 8000704:	f000 f8de 	bleq	80008c4 <__aeabi_dmul+0x1dc>
 8000708:	442c      	add	r4, r5
 800070a:	ea81 0603 	eor.w	r6, r1, r3
 800070e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000712:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000716:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800071a:	bf18      	it	ne
 800071c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000720:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000724:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000728:	d038      	beq.n	800079c <__aeabi_dmul+0xb4>
 800072a:	fba0 ce02 	umull	ip, lr, r0, r2
 800072e:	f04f 0500 	mov.w	r5, #0
 8000732:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000736:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800073a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800073e:	f04f 0600 	mov.w	r6, #0
 8000742:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000746:	f09c 0f00 	teq	ip, #0
 800074a:	bf18      	it	ne
 800074c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000750:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000754:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000758:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800075c:	d204      	bcs.n	8000768 <__aeabi_dmul+0x80>
 800075e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000762:	416d      	adcs	r5, r5
 8000764:	eb46 0606 	adc.w	r6, r6, r6
 8000768:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800076c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000770:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000774:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000778:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800077c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000780:	bf88      	it	hi
 8000782:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000786:	d81e      	bhi.n	80007c6 <__aeabi_dmul+0xde>
 8000788:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800078c:	bf08      	it	eq
 800078e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000792:	f150 0000 	adcs.w	r0, r0, #0
 8000796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007a0:	ea46 0101 	orr.w	r1, r6, r1
 80007a4:	ea40 0002 	orr.w	r0, r0, r2
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007b0:	bfc2      	ittt	gt
 80007b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ba:	bd70      	popgt	{r4, r5, r6, pc}
 80007bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007c0:	f04f 0e00 	mov.w	lr, #0
 80007c4:	3c01      	subs	r4, #1
 80007c6:	f300 80ab 	bgt.w	8000920 <__aeabi_dmul+0x238>
 80007ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007ce:	bfde      	ittt	le
 80007d0:	2000      	movle	r0, #0
 80007d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007d6:	bd70      	pople	{r4, r5, r6, pc}
 80007d8:	f1c4 0400 	rsb	r4, r4, #0
 80007dc:	3c20      	subs	r4, #32
 80007de:	da35      	bge.n	800084c <__aeabi_dmul+0x164>
 80007e0:	340c      	adds	r4, #12
 80007e2:	dc1b      	bgt.n	800081c <__aeabi_dmul+0x134>
 80007e4:	f104 0414 	add.w	r4, r4, #20
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f305 	lsl.w	r3, r0, r5
 80007f0:	fa20 f004 	lsr.w	r0, r0, r4
 80007f4:	fa01 f205 	lsl.w	r2, r1, r5
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000800:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000808:	fa21 f604 	lsr.w	r6, r1, r4
 800080c:	eb42 0106 	adc.w	r1, r2, r6
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 040c 	rsb	r4, r4, #12
 8000820:	f1c4 0520 	rsb	r5, r4, #32
 8000824:	fa00 f304 	lsl.w	r3, r0, r4
 8000828:	fa20 f005 	lsr.w	r0, r0, r5
 800082c:	fa01 f204 	lsl.w	r2, r1, r4
 8000830:	ea40 0002 	orr.w	r0, r0, r2
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800083c:	f141 0100 	adc.w	r1, r1, #0
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 0520 	rsb	r5, r4, #32
 8000850:	fa00 f205 	lsl.w	r2, r0, r5
 8000854:	ea4e 0e02 	orr.w	lr, lr, r2
 8000858:	fa20 f304 	lsr.w	r3, r0, r4
 800085c:	fa01 f205 	lsl.w	r2, r1, r5
 8000860:	ea43 0302 	orr.w	r3, r3, r2
 8000864:	fa21 f004 	lsr.w	r0, r1, r4
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800086c:	fa21 f204 	lsr.w	r2, r1, r4
 8000870:	ea20 0002 	bic.w	r0, r0, r2
 8000874:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800087c:	bf08      	it	eq
 800087e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f094 0f00 	teq	r4, #0
 8000888:	d10f      	bne.n	80008aa <__aeabi_dmul+0x1c2>
 800088a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800088e:	0040      	lsls	r0, r0, #1
 8000890:	eb41 0101 	adc.w	r1, r1, r1
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	bf08      	it	eq
 800089a:	3c01      	subeq	r4, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1a6>
 800089e:	ea41 0106 	orr.w	r1, r1, r6
 80008a2:	f095 0f00 	teq	r5, #0
 80008a6:	bf18      	it	ne
 80008a8:	4770      	bxne	lr
 80008aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008ae:	0052      	lsls	r2, r2, #1
 80008b0:	eb43 0303 	adc.w	r3, r3, r3
 80008b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008b8:	bf08      	it	eq
 80008ba:	3d01      	subeq	r5, #1
 80008bc:	d0f7      	beq.n	80008ae <__aeabi_dmul+0x1c6>
 80008be:	ea43 0306 	orr.w	r3, r3, r6
 80008c2:	4770      	bx	lr
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008cc:	bf18      	it	ne
 80008ce:	ea95 0f0c 	teqne	r5, ip
 80008d2:	d00c      	beq.n	80008ee <__aeabi_dmul+0x206>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	d1d1      	bne.n	8000884 <__aeabi_dmul+0x19c>
 80008e0:	ea81 0103 	eor.w	r1, r1, r3
 80008e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e8:	f04f 0000 	mov.w	r0, #0
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
 80008ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f2:	bf06      	itte	eq
 80008f4:	4610      	moveq	r0, r2
 80008f6:	4619      	moveq	r1, r3
 80008f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fc:	d019      	beq.n	8000932 <__aeabi_dmul+0x24a>
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	d102      	bne.n	800090a <__aeabi_dmul+0x222>
 8000904:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000908:	d113      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800090a:	ea95 0f0c 	teq	r5, ip
 800090e:	d105      	bne.n	800091c <__aeabi_dmul+0x234>
 8000910:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000914:	bf1c      	itt	ne
 8000916:	4610      	movne	r0, r2
 8000918:	4619      	movne	r1, r3
 800091a:	d10a      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800091c:	ea81 0103 	eor.w	r1, r1, r3
 8000920:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000924:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000928:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	bd70      	pop	{r4, r5, r6, pc}
 8000932:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000936:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800093a:	bd70      	pop	{r4, r5, r6, pc}

0800093c <__aeabi_ddiv>:
 800093c:	b570      	push	{r4, r5, r6, lr}
 800093e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000942:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000946:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800094a:	bf1d      	ittte	ne
 800094c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000950:	ea94 0f0c 	teqne	r4, ip
 8000954:	ea95 0f0c 	teqne	r5, ip
 8000958:	f000 f8a7 	bleq	8000aaa <__aeabi_ddiv+0x16e>
 800095c:	eba4 0405 	sub.w	r4, r4, r5
 8000960:	ea81 0e03 	eor.w	lr, r1, r3
 8000964:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800096c:	f000 8088 	beq.w	8000a80 <__aeabi_ddiv+0x144>
 8000970:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000974:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000978:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800097c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000980:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000984:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000988:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800098c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000990:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000994:	429d      	cmp	r5, r3
 8000996:	bf08      	it	eq
 8000998:	4296      	cmpeq	r6, r2
 800099a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800099e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009a2:	d202      	bcs.n	80009aa <__aeabi_ddiv+0x6e>
 80009a4:	085b      	lsrs	r3, r3, #1
 80009a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009aa:	1ab6      	subs	r6, r6, r2
 80009ac:	eb65 0503 	sbc.w	r5, r5, r3
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009e8:	085b      	lsrs	r3, r3, #1
 80009ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a18:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a1c:	d018      	beq.n	8000a50 <__aeabi_ddiv+0x114>
 8000a1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a3a:	d1c0      	bne.n	80009be <__aeabi_ddiv+0x82>
 8000a3c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a40:	d10b      	bne.n	8000a5a <__aeabi_ddiv+0x11e>
 8000a42:	ea41 0100 	orr.w	r1, r1, r0
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a4e:	e7b6      	b.n	80009be <__aeabi_ddiv+0x82>
 8000a50:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a54:	bf04      	itt	eq
 8000a56:	4301      	orreq	r1, r0
 8000a58:	2000      	moveq	r0, #0
 8000a5a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a5e:	bf88      	it	hi
 8000a60:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a64:	f63f aeaf 	bhi.w	80007c6 <__aeabi_dmul+0xde>
 8000a68:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a6c:	bf04      	itt	eq
 8000a6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a76:	f150 0000 	adcs.w	r0, r0, #0
 8000a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a7e:	bd70      	pop	{r4, r5, r6, pc}
 8000a80:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a8c:	bfc2      	ittt	gt
 8000a8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a96:	bd70      	popgt	{r4, r5, r6, pc}
 8000a98:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a9c:	f04f 0e00 	mov.w	lr, #0
 8000aa0:	3c01      	subs	r4, #1
 8000aa2:	e690      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aa4:	ea45 0e06 	orr.w	lr, r5, r6
 8000aa8:	e68d      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aaa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aae:	ea94 0f0c 	teq	r4, ip
 8000ab2:	bf08      	it	eq
 8000ab4:	ea95 0f0c 	teqeq	r5, ip
 8000ab8:	f43f af3b 	beq.w	8000932 <__aeabi_dmul+0x24a>
 8000abc:	ea94 0f0c 	teq	r4, ip
 8000ac0:	d10a      	bne.n	8000ad8 <__aeabi_ddiv+0x19c>
 8000ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ac6:	f47f af34 	bne.w	8000932 <__aeabi_dmul+0x24a>
 8000aca:	ea95 0f0c 	teq	r5, ip
 8000ace:	f47f af25 	bne.w	800091c <__aeabi_dmul+0x234>
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	e72c      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000ad8:	ea95 0f0c 	teq	r5, ip
 8000adc:	d106      	bne.n	8000aec <__aeabi_ddiv+0x1b0>
 8000ade:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ae2:	f43f aefd 	beq.w	80008e0 <__aeabi_dmul+0x1f8>
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	e722      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000aec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000af6:	f47f aec5 	bne.w	8000884 <__aeabi_dmul+0x19c>
 8000afa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000afe:	f47f af0d 	bne.w	800091c <__aeabi_dmul+0x234>
 8000b02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b06:	f47f aeeb 	bne.w	80008e0 <__aeabi_dmul+0x1f8>
 8000b0a:	e712      	b.n	8000932 <__aeabi_dmul+0x24a>

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b96a 	b.w	8000e98 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	460c      	mov	r4, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14e      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000be8:	4694      	mov	ip, r2
 8000bea:	458c      	cmp	ip, r1
 8000bec:	4686      	mov	lr, r0
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	d962      	bls.n	8000cba <__udivmoddi4+0xde>
 8000bf4:	b14a      	cbz	r2, 8000c0a <__udivmoddi4+0x2e>
 8000bf6:	f1c2 0320 	rsb	r3, r2, #32
 8000bfa:	4091      	lsls	r1, r2
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c04:	4319      	orrs	r1, r3
 8000c06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0e:	fa1f f68c 	uxth.w	r6, ip
 8000c12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb04 f106 	mul.w	r1, r4, r6
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c32:	f080 8112 	bcs.w	8000e5a <__udivmoddi4+0x27e>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 810f 	bls.w	8000e5a <__udivmoddi4+0x27e>
 8000c3c:	3c02      	subs	r4, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	fa1f f38e 	uxth.w	r3, lr
 8000c46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c52:	fb00 f606 	mul.w	r6, r0, r6
 8000c56:	429e      	cmp	r6, r3
 8000c58:	d90a      	bls.n	8000c70 <__udivmoddi4+0x94>
 8000c5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c62:	f080 80fc 	bcs.w	8000e5e <__udivmoddi4+0x282>
 8000c66:	429e      	cmp	r6, r3
 8000c68:	f240 80f9 	bls.w	8000e5e <__udivmoddi4+0x282>
 8000c6c:	4463      	add	r3, ip
 8000c6e:	3802      	subs	r0, #2
 8000c70:	1b9b      	subs	r3, r3, r6
 8000c72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa6>
 8000c7a:	40d3      	lsrs	r3, r2
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xba>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb4>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d146      	bne.n	8000d2c <__udivmoddi4+0x150>
 8000c9e:	42a3      	cmp	r3, r4
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xcc>
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	f0c0 80f0 	bcc.w	8000e88 <__udivmoddi4+0x2ac>
 8000ca8:	1a86      	subs	r6, r0, r2
 8000caa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d0e6      	beq.n	8000c82 <__udivmoddi4+0xa6>
 8000cb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb8:	e7e3      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000cba:	2a00      	cmp	r2, #0
 8000cbc:	f040 8090 	bne.w	8000de0 <__udivmoddi4+0x204>
 8000cc0:	eba1 040c 	sub.w	r4, r1, ip
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	fa1f f78c 	uxth.w	r7, ip
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cde:	fb07 f006 	mul.w	r0, r7, r6
 8000ce2:	4298      	cmp	r0, r3
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x11c>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cee:	d202      	bcs.n	8000cf6 <__udivmoddi4+0x11a>
 8000cf0:	4298      	cmp	r0, r3
 8000cf2:	f200 80cd 	bhi.w	8000e90 <__udivmoddi4+0x2b4>
 8000cf6:	4626      	mov	r6, r4
 8000cf8:	1a1c      	subs	r4, r3, r0
 8000cfa:	fa1f f38e 	uxth.w	r3, lr
 8000cfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d02:	fb08 4410 	mls	r4, r8, r0, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb00 f707 	mul.w	r7, r0, r7
 8000d0e:	429f      	cmp	r7, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x148>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x146>
 8000d1c:	429f      	cmp	r7, r3
 8000d1e:	f200 80b0 	bhi.w	8000e82 <__udivmoddi4+0x2a6>
 8000d22:	4620      	mov	r0, r4
 8000d24:	1bdb      	subs	r3, r3, r7
 8000d26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0x9c>
 8000d2c:	f1c1 0620 	rsb	r6, r1, #32
 8000d30:	408b      	lsls	r3, r1
 8000d32:	fa22 f706 	lsr.w	r7, r2, r6
 8000d36:	431f      	orrs	r7, r3
 8000d38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d40:	ea43 030c 	orr.w	r3, r3, ip
 8000d44:	40f4      	lsrs	r4, r6
 8000d46:	fa00 f801 	lsl.w	r8, r0, r1
 8000d4a:	0c38      	lsrs	r0, r7, #16
 8000d4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d50:	fbb4 fef0 	udiv	lr, r4, r0
 8000d54:	fa1f fc87 	uxth.w	ip, r7
 8000d58:	fb00 441e 	mls	r4, r0, lr, r4
 8000d5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d60:	fb0e f90c 	mul.w	r9, lr, ip
 8000d64:	45a1      	cmp	r9, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	d90a      	bls.n	8000d82 <__udivmoddi4+0x1a6>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d72:	f080 8084 	bcs.w	8000e7e <__udivmoddi4+0x2a2>
 8000d76:	45a1      	cmp	r9, r4
 8000d78:	f240 8081 	bls.w	8000e7e <__udivmoddi4+0x2a2>
 8000d7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d80:	443c      	add	r4, r7
 8000d82:	eba4 0409 	sub.w	r4, r4, r9
 8000d86:	fa1f f983 	uxth.w	r9, r3
 8000d8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d9a:	45a4      	cmp	ip, r4
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x1d2>
 8000d9e:	193c      	adds	r4, r7, r4
 8000da0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da4:	d267      	bcs.n	8000e76 <__udivmoddi4+0x29a>
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d965      	bls.n	8000e76 <__udivmoddi4+0x29a>
 8000daa:	3b02      	subs	r3, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000db2:	fba0 9302 	umull	r9, r3, r0, r2
 8000db6:	eba4 040c 	sub.w	r4, r4, ip
 8000dba:	429c      	cmp	r4, r3
 8000dbc:	46ce      	mov	lr, r9
 8000dbe:	469c      	mov	ip, r3
 8000dc0:	d351      	bcc.n	8000e66 <__udivmoddi4+0x28a>
 8000dc2:	d04e      	beq.n	8000e62 <__udivmoddi4+0x286>
 8000dc4:	b155      	cbz	r5, 8000ddc <__udivmoddi4+0x200>
 8000dc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dca:	eb64 040c 	sbc.w	r4, r4, ip
 8000dce:	fa04 f606 	lsl.w	r6, r4, r6
 8000dd2:	40cb      	lsrs	r3, r1
 8000dd4:	431e      	orrs	r6, r3
 8000dd6:	40cc      	lsrs	r4, r1
 8000dd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	e750      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f103 	lsr.w	r1, r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa24 f303 	lsr.w	r3, r4, r3
 8000df0:	4094      	lsls	r4, r2
 8000df2:	430c      	orrs	r4, r1
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dfc:	fa1f f78c 	uxth.w	r7, ip
 8000e00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e04:	fb08 3110 	mls	r1, r8, r0, r3
 8000e08:	0c23      	lsrs	r3, r4, #16
 8000e0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0e:	fb00 f107 	mul.w	r1, r0, r7
 8000e12:	4299      	cmp	r1, r3
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x24c>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1e:	d22c      	bcs.n	8000e7a <__udivmoddi4+0x29e>
 8000e20:	4299      	cmp	r1, r3
 8000e22:	d92a      	bls.n	8000e7a <__udivmoddi4+0x29e>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e30:	fb08 3311 	mls	r3, r8, r1, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb01 f307 	mul.w	r3, r1, r7
 8000e3c:	42a3      	cmp	r3, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x276>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e48:	d213      	bcs.n	8000e72 <__udivmoddi4+0x296>
 8000e4a:	42a3      	cmp	r3, r4
 8000e4c:	d911      	bls.n	8000e72 <__udivmoddi4+0x296>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	1ae4      	subs	r4, r4, r3
 8000e54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e58:	e739      	b.n	8000cce <__udivmoddi4+0xf2>
 8000e5a:	4604      	mov	r4, r0
 8000e5c:	e6f0      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e5e:	4608      	mov	r0, r1
 8000e60:	e706      	b.n	8000c70 <__udivmoddi4+0x94>
 8000e62:	45c8      	cmp	r8, r9
 8000e64:	d2ae      	bcs.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6e:	3801      	subs	r0, #1
 8000e70:	e7a8      	b.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e72:	4631      	mov	r1, r6
 8000e74:	e7ed      	b.n	8000e52 <__udivmoddi4+0x276>
 8000e76:	4603      	mov	r3, r0
 8000e78:	e799      	b.n	8000dae <__udivmoddi4+0x1d2>
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	e7d4      	b.n	8000e28 <__udivmoddi4+0x24c>
 8000e7e:	46d6      	mov	lr, sl
 8000e80:	e77f      	b.n	8000d82 <__udivmoddi4+0x1a6>
 8000e82:	4463      	add	r3, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	e74d      	b.n	8000d24 <__udivmoddi4+0x148>
 8000e88:	4606      	mov	r6, r0
 8000e8a:	4623      	mov	r3, r4
 8000e8c:	4608      	mov	r0, r1
 8000e8e:	e70f      	b.n	8000cb0 <__udivmoddi4+0xd4>
 8000e90:	3e02      	subs	r6, #2
 8000e92:	4463      	add	r3, ip
 8000e94:	e730      	b.n	8000cf8 <__udivmoddi4+0x11c>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ea6:	4802      	ldr	r0, [pc, #8]	@ (8000eb0 <SELECT+0x14>)
 8000ea8:	f004 fe9c 	bl	8005be4 <HAL_GPIO_WritePin>
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40020000 	.word	0x40020000

08000eb4 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ebe:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <DESELECT+0x14>)
 8000ec0:	f004 fe90 	bl	8005be4 <HAL_GPIO_WritePin>
}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40020000 	.word	0x40020000

08000ecc <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY);
 8000ed6:	bf00      	nop
 8000ed8:	4808      	ldr	r0, [pc, #32]	@ (8000efc <SPI_TxByte+0x30>)
 8000eda:	f006 ff85 	bl	8007de8 <HAL_SPI_GetState>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d1f9      	bne.n	8000ed8 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi3, &data, 1, SPI_TIMEOUT);
 8000ee4:	1df9      	adds	r1, r7, #7
 8000ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eea:	2201      	movs	r2, #1
 8000eec:	4803      	ldr	r0, [pc, #12]	@ (8000efc <SPI_TxByte+0x30>)
 8000eee:	f006 fc8e 	bl	800780e <HAL_SPI_Transmit>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000420 	.word	0x20000420

08000f00 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000f06:	23ff      	movs	r3, #255	@ 0xff
 8000f08:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY));
 8000f0e:	bf00      	nop
 8000f10:	4809      	ldr	r0, [pc, #36]	@ (8000f38 <SPI_RxByte+0x38>)
 8000f12:	f006 ff69 	bl	8007de8 <HAL_SPI_GetState>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d1f9      	bne.n	8000f10 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi3, &dummy, &data, 1, SPI_TIMEOUT);
 8000f1c:	1dba      	adds	r2, r7, #6
 8000f1e:	1df9      	adds	r1, r7, #7
 8000f20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2301      	movs	r3, #1
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <SPI_RxByte+0x38>)
 8000f2a:	f006 fdb4 	bl	8007a96 <HAL_SPI_TransmitReceive>
  
  return data;
 8000f2e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000420 	.word	0x20000420

08000f3c <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000f44:	f7ff ffdc 	bl	8000f00 <SPI_RxByte>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	701a      	strb	r2, [r3, #0]
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <SD_ReadyWait+0x34>)
 8000f60:	2232      	movs	r2, #50	@ 0x32
 8000f62:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8000f64:	f7ff ffcc 	bl	8000f00 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8000f68:	f7ff ffca 	bl	8000f00 <SPI_RxByte>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	2bff      	cmp	r3, #255	@ 0xff
 8000f74:	d004      	beq.n	8000f80 <SD_ReadyWait+0x28>
 8000f76:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <SD_ReadyWait+0x34>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1f3      	bne.n	8000f68 <SD_ReadyWait+0x10>
  
  return res;
 8000f80:	79fb      	ldrb	r3, [r7, #7]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000566 	.word	0x20000566

08000f90 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000f96:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000f9a:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8000f9c:	f7ff ff8a 	bl	8000eb4 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	e005      	b.n	8000fb2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000fa6:	20ff      	movs	r0, #255	@ 0xff
 8000fa8:	f7ff ff90 	bl	8000ecc <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	2b09      	cmp	r3, #9
 8000fb6:	ddf6      	ble.n	8000fa6 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8000fb8:	f7ff ff70 	bl	8000e9c <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8000fbc:	2340      	movs	r3, #64	@ 0x40
 8000fbe:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000fd0:	2395      	movs	r3, #149	@ 0x95
 8000fd2:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	e009      	b.n	8000fee <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000fda:	1d3a      	adds	r2, r7, #4
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	4413      	add	r3, r2
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff ff72 	bl	8000ecc <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2b05      	cmp	r3, #5
 8000ff2:	ddf2      	ble.n	8000fda <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8000ff4:	e002      	b.n	8000ffc <SD_PowerOn+0x6c>
  {
    Count--;
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000ffc:	f7ff ff80 	bl	8000f00 <SPI_RxByte>
 8001000:	4603      	mov	r3, r0
 8001002:	2b01      	cmp	r3, #1
 8001004:	d002      	beq.n	800100c <SD_PowerOn+0x7c>
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1f4      	bne.n	8000ff6 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 800100c:	f7ff ff52 	bl	8000eb4 <DESELECT>
  SPI_TxByte(0XFF);
 8001010:	20ff      	movs	r0, #255	@ 0xff
 8001012:	f7ff ff5b 	bl	8000ecc <SPI_TxByte>
  
  PowerFlag = 1;
 8001016:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <SD_PowerOn+0x94>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200000ad 	.word	0x200000ad

08001028 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <SD_PowerOff+0x14>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	200000ad 	.word	0x200000ad

08001040 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001044:	4b03      	ldr	r3, [pc, #12]	@ (8001054 <SD_CheckPower+0x14>)
 8001046:	781b      	ldrb	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200000ad 	.word	0x200000ad

08001058 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  Timer1 = 10;
 8001062:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <SD_RxDataBlock+0x68>)
 8001064:	220a      	movs	r2, #10
 8001066:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8001068:	f7ff ff4a 	bl	8000f00 <SPI_RxByte>
 800106c:	4603      	mov	r3, r0
 800106e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	2bff      	cmp	r3, #255	@ 0xff
 8001074:	d104      	bne.n	8001080 <SD_RxDataBlock+0x28>
 8001076:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <SD_RxDataBlock+0x68>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1f3      	bne.n	8001068 <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	2bfe      	cmp	r3, #254	@ 0xfe
 8001084:	d001      	beq.n	800108a <SD_RxDataBlock+0x32>
    return FALSE;
 8001086:	2300      	movs	r3, #0
 8001088:	e016      	b.n	80010b8 <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	1c5a      	adds	r2, r3, #1
 800108e:	607a      	str	r2, [r7, #4]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff53 	bl	8000f3c <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	1c5a      	adds	r2, r3, #1
 800109a:	607a      	str	r2, [r7, #4]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff4d 	bl	8000f3c <SPI_RxBytePtr>
  } while(btr -= 2);
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3b02      	subs	r3, #2
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1ed      	bne.n	800108a <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 80010ae:	f7ff ff27 	bl	8000f00 <SPI_RxByte>
  SPI_RxByte();
 80010b2:	f7ff ff25 	bl	8000f00 <SPI_RxByte>
  
  return TRUE;
 80010b6:	2301      	movs	r3, #1
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000565 	.word	0x20000565

080010c4 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 80010d4:	f7ff ff40 	bl	8000f58 <SD_ReadyWait>
 80010d8:	4603      	mov	r3, r0
 80010da:	2bff      	cmp	r3, #255	@ 0xff
 80010dc:	d001      	beq.n	80010e2 <SD_TxDataBlock+0x1e>
    return FALSE;
 80010de:	2300      	movs	r3, #0
 80010e0:	e040      	b.n	8001164 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 80010e2:	78fb      	ldrb	r3, [r7, #3]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fef1 	bl	8000ecc <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 80010ea:	78fb      	ldrb	r3, [r7, #3]
 80010ec:	2bfd      	cmp	r3, #253	@ 0xfd
 80010ee:	d031      	beq.n	8001154 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1c5a      	adds	r2, r3, #1
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fee5 	bl	8000ecc <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	1c5a      	adds	r2, r3, #1
 8001106:	607a      	str	r2, [r7, #4]
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fede 	bl	8000ecc <SPI_TxByte>
    } while (--wc);
 8001110:	7bbb      	ldrb	r3, [r7, #14]
 8001112:	3b01      	subs	r3, #1
 8001114:	73bb      	strb	r3, [r7, #14]
 8001116:	7bbb      	ldrb	r3, [r7, #14]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1eb      	bne.n	80010f4 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 800111c:	f7ff fef0 	bl	8000f00 <SPI_RxByte>
    SPI_RxByte();
 8001120:	f7ff feee 	bl	8000f00 <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 8001124:	e00b      	b.n	800113e <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001126:	f7ff feeb 	bl	8000f00 <SPI_RxByte>
 800112a:	4603      	mov	r3, r0
 800112c:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	f003 031f 	and.w	r3, r3, #31
 8001134:	2b05      	cmp	r3, #5
 8001136:	d006      	beq.n	8001146 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001138:	7b7b      	ldrb	r3, [r7, #13]
 800113a:	3301      	adds	r3, #1
 800113c:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 800113e:	7b7b      	ldrb	r3, [r7, #13]
 8001140:	2b40      	cmp	r3, #64	@ 0x40
 8001142:	d9f0      	bls.n	8001126 <SD_TxDataBlock+0x62>
 8001144:	e000      	b.n	8001148 <SD_TxDataBlock+0x84>
        break;
 8001146:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8001148:	bf00      	nop
 800114a:	f7ff fed9 	bl	8000f00 <SPI_RxByte>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0fa      	beq.n	800114a <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f003 031f 	and.w	r3, r3, #31
 800115a:	2b05      	cmp	r3, #5
 800115c:	d101      	bne.n	8001162 <SD_TxDataBlock+0x9e>
    return TRUE;
 800115e:	2301      	movs	r3, #1
 8001160:	e000      	b.n	8001164 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001162:	2300      	movs	r3, #0
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8001178:	f7ff feee 	bl	8000f58 <SD_ReadyWait>
 800117c:	4603      	mov	r3, r0
 800117e:	2bff      	cmp	r3, #255	@ 0xff
 8001180:	d001      	beq.n	8001186 <SD_SendCmd+0x1a>
    return 0xFF;
 8001182:	23ff      	movs	r3, #255	@ 0xff
 8001184:	e040      	b.n	8001208 <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fe9f 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	0e1b      	lsrs	r3, r3, #24
 8001192:	b2db      	uxtb	r3, r3
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fe99 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	0c1b      	lsrs	r3, r3, #16
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fe93 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	0a1b      	lsrs	r3, r3, #8
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fe8d 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fe88 	bl	8000ecc <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 80011bc:	2300      	movs	r3, #0
 80011be:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	2b40      	cmp	r3, #64	@ 0x40
 80011c4:	d101      	bne.n	80011ca <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 80011c6:	2395      	movs	r3, #149	@ 0x95
 80011c8:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b48      	cmp	r3, #72	@ 0x48
 80011ce:	d101      	bne.n	80011d4 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80011d0:	2387      	movs	r3, #135	@ 0x87
 80011d2:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fe78 	bl	8000ecc <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b4c      	cmp	r3, #76	@ 0x4c
 80011e0:	d101      	bne.n	80011e6 <SD_SendCmd+0x7a>
    SPI_RxByte();
 80011e2:	f7ff fe8d 	bl	8000f00 <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 80011e6:	230a      	movs	r3, #10
 80011e8:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80011ea:	f7ff fe89 	bl	8000f00 <SPI_RxByte>
 80011ee:	4603      	mov	r3, r0
 80011f0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80011f2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	da05      	bge.n	8001206 <SD_SendCmd+0x9a>
 80011fa:	7bbb      	ldrb	r3, [r7, #14]
 80011fc:	3b01      	subs	r3, #1
 80011fe:	73bb      	strb	r3, [r7, #14]
 8001200:	7bbb      	ldrb	r3, [r7, #14]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d1f1      	bne.n	80011ea <SD_SendCmd+0x7e>
  
  return res;
 8001206:	7b7b      	ldrb	r3, [r7, #13]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001220:	2301      	movs	r3, #1
 8001222:	e0d5      	b.n	80013d0 <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 8001224:	4b6c      	ldr	r3, [pc, #432]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <SD_disk_initialize+0x2a>
    return Stat;        
 8001232:	4b69      	ldr	r3, [pc, #420]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	e0ca      	b.n	80013d0 <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 800123a:	f7ff fea9 	bl	8000f90 <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 800123e:	f7ff fe2d 	bl	8000e9c <SELECT>
  
  /* SD   */
  type = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8001246:	2100      	movs	r1, #0
 8001248:	2040      	movs	r0, #64	@ 0x40
 800124a:	f7ff ff8f 	bl	800116c <SD_SendCmd>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	f040 80a5 	bne.w	80013a0 <SD_disk_initialize+0x190>
  { 
    /*  1  */
    Timer1 = 100;
 8001256:	4b61      	ldr	r3, [pc, #388]	@ (80013dc <SD_disk_initialize+0x1cc>)
 8001258:	2264      	movs	r2, #100	@ 0x64
 800125a:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 800125c:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001260:	2048      	movs	r0, #72	@ 0x48
 8001262:	f7ff ff83 	bl	800116c <SD_SendCmd>
 8001266:	4603      	mov	r3, r0
 8001268:	2b01      	cmp	r3, #1
 800126a:	d158      	bne.n	800131e <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800126c:	2300      	movs	r3, #0
 800126e:	73fb      	strb	r3, [r7, #15]
 8001270:	e00c      	b.n	800128c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001272:	7bfc      	ldrb	r4, [r7, #15]
 8001274:	f7ff fe44 	bl	8000f00 <SPI_RxByte>
 8001278:	4603      	mov	r3, r0
 800127a:	461a      	mov	r2, r3
 800127c:	f104 0310 	add.w	r3, r4, #16
 8001280:	443b      	add	r3, r7
 8001282:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	3301      	adds	r3, #1
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b03      	cmp	r3, #3
 8001290:	d9ef      	bls.n	8001272 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8001292:	7abb      	ldrb	r3, [r7, #10]
 8001294:	2b01      	cmp	r3, #1
 8001296:	f040 8083 	bne.w	80013a0 <SD_disk_initialize+0x190>
 800129a:	7afb      	ldrb	r3, [r7, #11]
 800129c:	2baa      	cmp	r3, #170	@ 0xaa
 800129e:	d17f      	bne.n	80013a0 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80012a0:	2100      	movs	r1, #0
 80012a2:	2077      	movs	r0, #119	@ 0x77
 80012a4:	f7ff ff62 	bl	800116c <SD_SendCmd>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d807      	bhi.n	80012be <SD_disk_initialize+0xae>
 80012ae:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80012b2:	2069      	movs	r0, #105	@ 0x69
 80012b4:	f7ff ff5a 	bl	800116c <SD_SendCmd>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d005      	beq.n	80012ca <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 80012be:	4b47      	ldr	r3, [pc, #284]	@ (80013dc <SD_disk_initialize+0x1cc>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1eb      	bne.n	80012a0 <SD_disk_initialize+0x90>
 80012c8:	e000      	b.n	80012cc <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 80012ca:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 80012cc:	4b43      	ldr	r3, [pc, #268]	@ (80013dc <SD_disk_initialize+0x1cc>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d064      	beq.n	80013a0 <SD_disk_initialize+0x190>
 80012d6:	2100      	movs	r1, #0
 80012d8:	207a      	movs	r0, #122	@ 0x7a
 80012da:	f7ff ff47 	bl	800116c <SD_SendCmd>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d15d      	bne.n	80013a0 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80012e4:	2300      	movs	r3, #0
 80012e6:	73fb      	strb	r3, [r7, #15]
 80012e8:	e00c      	b.n	8001304 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80012ea:	7bfc      	ldrb	r4, [r7, #15]
 80012ec:	f7ff fe08 	bl	8000f00 <SPI_RxByte>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461a      	mov	r2, r3
 80012f4:	f104 0310 	add.w	r3, r4, #16
 80012f8:	443b      	add	r3, r7
 80012fa:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	3301      	adds	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	2b03      	cmp	r3, #3
 8001308:	d9ef      	bls.n	80012ea <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 800130a:	7a3b      	ldrb	r3, [r7, #8]
 800130c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <SD_disk_initialize+0x108>
 8001314:	2306      	movs	r3, #6
 8001316:	e000      	b.n	800131a <SD_disk_initialize+0x10a>
 8001318:	2302      	movs	r3, #2
 800131a:	73bb      	strb	r3, [r7, #14]
 800131c:	e040      	b.n	80013a0 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800131e:	2100      	movs	r1, #0
 8001320:	2077      	movs	r0, #119	@ 0x77
 8001322:	f7ff ff23 	bl	800116c <SD_SendCmd>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d808      	bhi.n	800133e <SD_disk_initialize+0x12e>
 800132c:	2100      	movs	r1, #0
 800132e:	2069      	movs	r0, #105	@ 0x69
 8001330:	f7ff ff1c 	bl	800116c <SD_SendCmd>
 8001334:	4603      	mov	r3, r0
 8001336:	2b01      	cmp	r3, #1
 8001338:	d801      	bhi.n	800133e <SD_disk_initialize+0x12e>
 800133a:	2302      	movs	r3, #2
 800133c:	e000      	b.n	8001340 <SD_disk_initialize+0x130>
 800133e:	2301      	movs	r3, #1
 8001340:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8001342:	7bbb      	ldrb	r3, [r7, #14]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d10e      	bne.n	8001366 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001348:	2100      	movs	r1, #0
 800134a:	2077      	movs	r0, #119	@ 0x77
 800134c:	f7ff ff0e 	bl	800116c <SD_SendCmd>
 8001350:	4603      	mov	r3, r0
 8001352:	2b01      	cmp	r3, #1
 8001354:	d80e      	bhi.n	8001374 <SD_disk_initialize+0x164>
 8001356:	2100      	movs	r1, #0
 8001358:	2069      	movs	r0, #105	@ 0x69
 800135a:	f7ff ff07 	bl	800116c <SD_SendCmd>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d107      	bne.n	8001374 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001364:	e00d      	b.n	8001382 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001366:	2100      	movs	r1, #0
 8001368:	2041      	movs	r0, #65	@ 0x41
 800136a:	f7ff feff 	bl	800116c <SD_SendCmd>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001374:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <SD_disk_initialize+0x1cc>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1e1      	bne.n	8001342 <SD_disk_initialize+0x132>
 800137e:	e000      	b.n	8001382 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001380:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <SD_disk_initialize+0x1cc>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d007      	beq.n	800139c <SD_disk_initialize+0x18c>
 800138c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001390:	2050      	movs	r0, #80	@ 0x50
 8001392:	f7ff feeb 	bl	800116c <SD_SendCmd>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 80013a0:	4a0f      	ldr	r2, [pc, #60]	@ (80013e0 <SD_disk_initialize+0x1d0>)
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 80013a6:	f7ff fd85 	bl	8000eb4 <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 80013aa:	f7ff fda9 	bl	8000f00 <SPI_RxByte>
  
  if (type) 
 80013ae:	7bbb      	ldrb	r3, [r7, #14]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d008      	beq.n	80013c6 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 80013c2:	701a      	strb	r2, [r3, #0]
 80013c4:	e001      	b.n	80013ca <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80013c6:	f7ff fe2f 	bl	8001028 <SD_PowerOff>
  }
  
  return Stat;
 80013ca:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd90      	pop	{r4, r7, pc}
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000565 	.word	0x20000565
 80013e0:	200000ac 	.word	0x200000ac

080013e4 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if (drv)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <SD_disk_status+0x14>
    return STA_NOINIT; 
 80013f4:	2301      	movs	r3, #1
 80013f6:	e002      	b.n	80013fe <SD_disk_status+0x1a>
  
  return Stat;
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <SD_disk_status+0x28>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
}
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000000 	.word	0x20000000

08001410 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	607a      	str	r2, [r7, #4]
 800141a:	603b      	str	r3, [r7, #0]
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d102      	bne.n	800142c <SD_disk_read+0x1c>
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <SD_disk_read+0x20>
    return RES_PARERR;
 800142c:	2304      	movs	r3, #4
 800142e:	e051      	b.n	80014d4 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <SD_disk_read+0xcc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SD_disk_read+0x32>
    return RES_NOTRDY;
 800143e:	2303      	movs	r3, #3
 8001440:	e048      	b.n	80014d4 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8001442:	4b27      	ldr	r3, [pc, #156]	@ (80014e0 <SD_disk_read+0xd0>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	025b      	lsls	r3, r3, #9
 8001452:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001454:	f7ff fd22 	bl	8000e9c <SELECT>
  
  if (count == 1) 
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d111      	bne.n	8001482 <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 800145e:	6879      	ldr	r1, [r7, #4]
 8001460:	2051      	movs	r0, #81	@ 0x51
 8001462:	f7ff fe83 	bl	800116c <SD_SendCmd>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d129      	bne.n	80014c0 <SD_disk_read+0xb0>
 800146c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001470:	68b8      	ldr	r0, [r7, #8]
 8001472:	f7ff fdf1 	bl	8001058 <SD_RxDataBlock>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d021      	beq.n	80014c0 <SD_disk_read+0xb0>
      count = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	603b      	str	r3, [r7, #0]
 8001480:	e01e      	b.n	80014c0 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	2052      	movs	r0, #82	@ 0x52
 8001486:	f7ff fe71 	bl	800116c <SD_SendCmd>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d117      	bne.n	80014c0 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001490:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f7ff fddf 	bl	8001058 <SD_RxDataBlock>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00a      	beq.n	80014b6 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80014a6:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1ed      	bne.n	8001490 <SD_disk_read+0x80>
 80014b4:	e000      	b.n	80014b8 <SD_disk_read+0xa8>
          break;
 80014b6:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 80014b8:	2100      	movs	r1, #0
 80014ba:	204c      	movs	r0, #76	@ 0x4c
 80014bc:	f7ff fe56 	bl	800116c <SD_SendCmd>
    }
  }
  
  DESELECT();
 80014c0:	f7ff fcf8 	bl	8000eb4 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 80014c4:	f7ff fd1c 	bl	8000f00 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bf14      	ite	ne
 80014ce:	2301      	movne	r3, #1
 80014d0:	2300      	moveq	r3, #0
 80014d2:	b2db      	uxtb	r3, r3
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000000 	.word	0x20000000
 80014e0:	200000ac 	.word	0x200000ac

080014e4 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
 80014ee:	603b      	str	r3, [r7, #0]
 80014f0:	4603      	mov	r3, r0
 80014f2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <SD_disk_write+0x1c>
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d101      	bne.n	8001504 <SD_disk_write+0x20>
    return RES_PARERR;
 8001500:	2304      	movs	r3, #4
 8001502:	e06b      	b.n	80015dc <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8001504:	4b37      	ldr	r3, [pc, #220]	@ (80015e4 <SD_disk_write+0x100>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001512:	2303      	movs	r3, #3
 8001514:	e062      	b.n	80015dc <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8001516:	4b33      	ldr	r3, [pc, #204]	@ (80015e4 <SD_disk_write+0x100>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	f003 0304 	and.w	r3, r3, #4
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001524:	2302      	movs	r3, #2
 8001526:	e059      	b.n	80015dc <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001528:	4b2f      	ldr	r3, [pc, #188]	@ (80015e8 <SD_disk_write+0x104>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	025b      	lsls	r3, r3, #9
 8001538:	607b      	str	r3, [r7, #4]
  
  SELECT();
 800153a:	f7ff fcaf 	bl	8000e9c <SELECT>
  
  if (count == 1) 
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d110      	bne.n	8001566 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	2058      	movs	r0, #88	@ 0x58
 8001548:	f7ff fe10 	bl	800116c <SD_SendCmd>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d13a      	bne.n	80015c8 <SD_disk_write+0xe4>
 8001552:	21fe      	movs	r1, #254	@ 0xfe
 8001554:	68b8      	ldr	r0, [r7, #8]
 8001556:	f7ff fdb5 	bl	80010c4 <SD_TxDataBlock>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d033      	beq.n	80015c8 <SD_disk_write+0xe4>
      count = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	e030      	b.n	80015c8 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 8001566:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <SD_disk_write+0x104>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d007      	beq.n	8001582 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001572:	2100      	movs	r1, #0
 8001574:	2077      	movs	r0, #119	@ 0x77
 8001576:	f7ff fdf9 	bl	800116c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800157a:	6839      	ldr	r1, [r7, #0]
 800157c:	2057      	movs	r0, #87	@ 0x57
 800157e:	f7ff fdf5 	bl	800116c <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	2059      	movs	r0, #89	@ 0x59
 8001586:	f7ff fdf1 	bl	800116c <SD_SendCmd>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d11b      	bne.n	80015c8 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001590:	21fc      	movs	r1, #252	@ 0xfc
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7ff fd96 	bl	80010c4 <SD_TxDataBlock>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00a      	beq.n	80015b4 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80015a4:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3b01      	subs	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1ee      	bne.n	8001590 <SD_disk_write+0xac>
 80015b2:	e000      	b.n	80015b6 <SD_disk_write+0xd2>
          break;
 80015b4:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 80015b6:	21fd      	movs	r1, #253	@ 0xfd
 80015b8:	2000      	movs	r0, #0
 80015ba:	f7ff fd83 	bl	80010c4 <SD_TxDataBlock>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <SD_disk_write+0xe4>
      {        
        count = 1;
 80015c4:	2301      	movs	r3, #1
 80015c6:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 80015c8:	f7ff fc74 	bl	8000eb4 <DESELECT>
  SPI_RxByte();
 80015cc:	f7ff fc98 	bl	8000f00 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	bf14      	ite	ne
 80015d6:	2301      	movne	r3, #1
 80015d8:	2300      	moveq	r3, #0
 80015da:	b2db      	uxtb	r3, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000000 	.word	0x20000000
 80015e8:	200000ac 	.word	0x200000ac

080015ec <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b08b      	sub	sp, #44	@ 0x2c
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	603a      	str	r2, [r7, #0]
 80015f6:	71fb      	strb	r3, [r7, #7]
 80015f8:	460b      	mov	r3, r1
 80015fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001606:	2304      	movs	r3, #4
 8001608:	e119      	b.n	800183e <SD_disk_ioctl+0x252>
  
  res = RES_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  
  if (ctrl == CTRL_POWER) 
 8001610:	79bb      	ldrb	r3, [r7, #6]
 8001612:	2b05      	cmp	r3, #5
 8001614:	d129      	bne.n	800166a <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 8001616:	6a3b      	ldr	r3, [r7, #32]
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d017      	beq.n	800164e <SD_disk_ioctl+0x62>
 800161e:	2b02      	cmp	r3, #2
 8001620:	dc1f      	bgt.n	8001662 <SD_disk_ioctl+0x76>
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <SD_disk_ioctl+0x40>
 8001626:	2b01      	cmp	r3, #1
 8001628:	d00b      	beq.n	8001642 <SD_disk_ioctl+0x56>
 800162a:	e01a      	b.n	8001662 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 800162c:	f7ff fd08 	bl	8001040 <SD_CheckPower>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8001636:	f7ff fcf7 	bl	8001028 <SD_PowerOff>
      res = RES_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001640:	e0fb      	b.n	800183a <SD_disk_ioctl+0x24e>
    case 1:
      SD_PowerOn();             /* Power On */
 8001642:	f7ff fca5 	bl	8000f90 <SD_PowerOn>
      res = RES_OK;
 8001646:	2300      	movs	r3, #0
 8001648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800164c:	e0f5      	b.n	800183a <SD_disk_ioctl+0x24e>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	1c5c      	adds	r4, r3, #1
 8001652:	f7ff fcf5 	bl	8001040 <SD_CheckPower>
 8001656:	4603      	mov	r3, r0
 8001658:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 800165a:	2300      	movs	r3, #0
 800165c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001660:	e0eb      	b.n	800183a <SD_disk_ioctl+0x24e>
    default:
      res = RES_PARERR;
 8001662:	2304      	movs	r3, #4
 8001664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001668:	e0e7      	b.n	800183a <SD_disk_ioctl+0x24e>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 800166a:	4b77      	ldr	r3, [pc, #476]	@ (8001848 <SD_disk_ioctl+0x25c>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8001678:	2303      	movs	r3, #3
 800167a:	e0e0      	b.n	800183e <SD_disk_ioctl+0x252>
    
    SELECT();
 800167c:	f7ff fc0e 	bl	8000e9c <SELECT>
    
    switch (ctrl) 
 8001680:	79bb      	ldrb	r3, [r7, #6]
 8001682:	2b0d      	cmp	r3, #13
 8001684:	f200 80ca 	bhi.w	800181c <SD_disk_ioctl+0x230>
 8001688:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <SD_disk_ioctl+0xa4>)
 800168a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168e:	bf00      	nop
 8001690:	08001787 	.word	0x08001787
 8001694:	080016c9 	.word	0x080016c9
 8001698:	08001777 	.word	0x08001777
 800169c:	0800181d 	.word	0x0800181d
 80016a0:	0800181d 	.word	0x0800181d
 80016a4:	0800181d 	.word	0x0800181d
 80016a8:	0800181d 	.word	0x0800181d
 80016ac:	0800181d 	.word	0x0800181d
 80016b0:	0800181d 	.word	0x0800181d
 80016b4:	0800181d 	.word	0x0800181d
 80016b8:	0800181d 	.word	0x0800181d
 80016bc:	08001799 	.word	0x08001799
 80016c0:	080017bd 	.word	0x080017bd
 80016c4:	080017e1 	.word	0x080017e1
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 80016c8:	2100      	movs	r1, #0
 80016ca:	2049      	movs	r0, #73	@ 0x49
 80016cc:	f7ff fd4e 	bl	800116c <SD_SendCmd>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f040 80a6 	bne.w	8001824 <SD_disk_ioctl+0x238>
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2110      	movs	r1, #16
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fcba 	bl	8001058 <SD_RxDataBlock>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 809c 	beq.w	8001824 <SD_disk_ioctl+0x238>
      {
        if ((csd[0] >> 6) == 1) 
 80016ec:	7b3b      	ldrb	r3, [r7, #12]
 80016ee:	099b      	lsrs	r3, r3, #6
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d10d      	bne.n	8001712 <SD_disk_ioctl+0x126>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	461a      	mov	r2, r3
 80016fa:	7d3b      	ldrb	r3, [r7, #20]
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4413      	add	r3, r2
 8001702:	b29b      	uxth	r3, r3
 8001704:	3301      	adds	r3, #1
 8001706:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001708:	8bfb      	ldrh	r3, [r7, #30]
 800170a:	029a      	lsls	r2, r3, #10
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	e02d      	b.n	800176e <SD_disk_ioctl+0x182>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001712:	7c7b      	ldrb	r3, [r7, #17]
 8001714:	f003 030f 	and.w	r3, r3, #15
 8001718:	b2da      	uxtb	r2, r3
 800171a:	7dbb      	ldrb	r3, [r7, #22]
 800171c:	09db      	lsrs	r3, r3, #7
 800171e:	b2db      	uxtb	r3, r3
 8001720:	4413      	add	r3, r2
 8001722:	b2da      	uxtb	r2, r3
 8001724:	7d7b      	ldrb	r3, [r7, #21]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	f003 0306 	and.w	r3, r3, #6
 800172e:	b2db      	uxtb	r3, r3
 8001730:	4413      	add	r3, r2
 8001732:	b2db      	uxtb	r3, r3
 8001734:	3302      	adds	r3, #2
 8001736:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800173a:	7d3b      	ldrb	r3, [r7, #20]
 800173c:	099b      	lsrs	r3, r3, #6
 800173e:	b2db      	uxtb	r3, r3
 8001740:	461a      	mov	r2, r3
 8001742:	7cfb      	ldrb	r3, [r7, #19]
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	b29b      	uxth	r3, r3
 8001748:	4413      	add	r3, r2
 800174a:	b29a      	uxth	r2, r3
 800174c:	7cbb      	ldrb	r3, [r7, #18]
 800174e:	029b      	lsls	r3, r3, #10
 8001750:	b29b      	uxth	r3, r3
 8001752:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001756:	b29b      	uxth	r3, r3
 8001758:	4413      	add	r3, r2
 800175a:	b29b      	uxth	r3, r3
 800175c:	3301      	adds	r3, #1
 800175e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001760:	8bfa      	ldrh	r2, [r7, #30]
 8001762:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001766:	3b09      	subs	r3, #9
 8001768:	409a      	lsls	r2, r3
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 800176e:	2300      	movs	r3, #0
 8001770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001774:	e056      	b.n	8001824 <SD_disk_ioctl+0x238>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800177c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001784:	e055      	b.n	8001832 <SD_disk_ioctl+0x246>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 8001786:	f7ff fbe7 	bl	8000f58 <SD_ReadyWait>
 800178a:	4603      	mov	r3, r0
 800178c:	2bff      	cmp	r3, #255	@ 0xff
 800178e:	d14b      	bne.n	8001828 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8001790:	2300      	movs	r3, #0
 8001792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001796:	e047      	b.n	8001828 <SD_disk_ioctl+0x23c>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001798:	2100      	movs	r1, #0
 800179a:	2049      	movs	r0, #73	@ 0x49
 800179c:	f7ff fce6 	bl	800116c <SD_SendCmd>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d142      	bne.n	800182c <SD_disk_ioctl+0x240>
 80017a6:	2110      	movs	r1, #16
 80017a8:	6a38      	ldr	r0, [r7, #32]
 80017aa:	f7ff fc55 	bl	8001058 <SD_RxDataBlock>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d03b      	beq.n	800182c <SD_disk_ioctl+0x240>
        res = RES_OK;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017ba:	e037      	b.n	800182c <SD_disk_ioctl+0x240>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80017bc:	2100      	movs	r1, #0
 80017be:	204a      	movs	r0, #74	@ 0x4a
 80017c0:	f7ff fcd4 	bl	800116c <SD_SendCmd>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d132      	bne.n	8001830 <SD_disk_ioctl+0x244>
 80017ca:	2110      	movs	r1, #16
 80017cc:	6a38      	ldr	r0, [r7, #32]
 80017ce:	f7ff fc43 	bl	8001058 <SD_RxDataBlock>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d02b      	beq.n	8001830 <SD_disk_ioctl+0x244>
        res = RES_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017de:	e027      	b.n	8001830 <SD_disk_ioctl+0x244>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 80017e0:	2100      	movs	r1, #0
 80017e2:	207a      	movs	r0, #122	@ 0x7a
 80017e4:	f7ff fcc2 	bl	800116c <SD_SendCmd>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d116      	bne.n	800181c <SD_disk_ioctl+0x230>
      {         
        for (n = 0; n < 4; n++)
 80017ee:	2300      	movs	r3, #0
 80017f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80017f4:	e00b      	b.n	800180e <SD_disk_ioctl+0x222>
        {
          *ptr++ = SPI_RxByte();
 80017f6:	6a3c      	ldr	r4, [r7, #32]
 80017f8:	1c63      	adds	r3, r4, #1
 80017fa:	623b      	str	r3, [r7, #32]
 80017fc:	f7ff fb80 	bl	8000f00 <SPI_RxByte>
 8001800:	4603      	mov	r3, r0
 8001802:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001804:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001808:	3301      	adds	r3, #1
 800180a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800180e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001812:	2b03      	cmp	r3, #3
 8001814:	d9ef      	bls.n	80017f6 <SD_disk_ioctl+0x20a>
        }
        
        res = RES_OK;
 8001816:	2300      	movs	r3, #0
 8001818:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }     
      
    default:
      res = RES_PARERR;
 800181c:	2304      	movs	r3, #4
 800181e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001822:	e006      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 8001824:	bf00      	nop
 8001826:	e004      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 8001828:	bf00      	nop
 800182a:	e002      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 800182c:	bf00      	nop
 800182e:	e000      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 8001830:	bf00      	nop
    }
    
    DESELECT();
 8001832:	f7ff fb3f 	bl	8000eb4 <DESELECT>
    SPI_RxByte();
 8001836:	f7ff fb63 	bl	8000f00 <SPI_RxByte>
  }
  
  return res;
 800183a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800183e:	4618      	mov	r0, r3
 8001840:	372c      	adds	r7, #44	@ 0x2c
 8001842:	46bd      	mov	sp, r7
 8001844:	bd90      	pop	{r4, r7, pc}
 8001846:	bf00      	nop
 8001848:	20000000 	.word	0x20000000

0800184c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800184c:	b480      	push	{r7}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4a07      	ldr	r2, [pc, #28]	@ (8001878 <vApplicationGetIdleTaskMemory+0x2c>)
 800185c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	4a06      	ldr	r2, [pc, #24]	@ (800187c <vApplicationGetIdleTaskMemory+0x30>)
 8001862:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2280      	movs	r2, #128	@ 0x80
 8001868:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800186a:	bf00      	nop
 800186c:	3714      	adds	r7, #20
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	200000b0 	.word	0x200000b0
 800187c:	20000104 	.word	0x20000104

08001880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b082      	sub	sp, #8
 8001884:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001886:	f002 fda7 	bl	80043d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800188a:	f000 f877 	bl	800197c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800188e:	f000 fa89 	bl	8001da4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001892:	f000 fa67 	bl	8001d64 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001896:	f000 fa3b 	bl	8001d10 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800189a:	f000 f92d 	bl	8001af8 <MX_I2C1_Init>
  MX_SPI3_Init();
 800189e:	f000 f9b3 	bl	8001c08 <MX_SPI3_Init>
  MX_RTC_Init();
 80018a2:	f000 f957 	bl	8001b54 <MX_RTC_Init>
  MX_ADC1_Init();
 80018a6:	f000 f8d5 	bl	8001a54 <MX_ADC1_Init>
  MX_TIM3_Init();
 80018aa:	f000 f9e3 	bl	8001c74 <MX_TIM3_Init>
  MX_FATFS_Init();
 80018ae:	f007 fbf9 	bl	80090a4 <MX_FATFS_Init>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  keypad_sd_sync = xSemaphoreCreateBinary();
 80018b2:	2203      	movs	r2, #3
 80018b4:	2100      	movs	r1, #0
 80018b6:	2001      	movs	r0, #1
 80018b8:	f00d fcbd 	bl	800f236 <xQueueGenericCreate>
 80018bc:	4603      	mov	r3, r0
 80018be:	4a23      	ldr	r2, [pc, #140]	@ (800194c <main+0xcc>)
 80018c0:	6013      	str	r3, [r2, #0]
  sd_display_sync = xSemaphoreCreateBinary();
 80018c2:	2203      	movs	r2, #3
 80018c4:	2100      	movs	r1, #0
 80018c6:	2001      	movs	r0, #1
 80018c8:	f00d fcb5 	bl	800f236 <xQueueGenericCreate>
 80018cc:	4603      	mov	r3, r0
 80018ce:	4a20      	ldr	r2, [pc, #128]	@ (8001950 <main+0xd0>)
 80018d0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  display_queue = xQueueCreate(1, sizeof(uint8_t));
 80018d2:	2200      	movs	r2, #0
 80018d4:	2101      	movs	r1, #1
 80018d6:	2001      	movs	r0, #1
 80018d8:	f00d fcad 	bl	800f236 <xQueueGenericCreate>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a1d      	ldr	r2, [pc, #116]	@ (8001954 <main+0xd4>)
 80018e0:	6013      	str	r3, [r2, #0]
  sequence_queue = xQueueCreate(1, sizeof(char));
 80018e2:	2200      	movs	r2, #0
 80018e4:	2101      	movs	r1, #1
 80018e6:	2001      	movs	r0, #1
 80018e8:	f00d fca5 	bl	800f236 <xQueueGenericCreate>
 80018ec:	4603      	mov	r3, r0
 80018ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001958 <main+0xd8>)
 80018f0:	6013      	str	r3, [r2, #0]
  /* Create the thread(s) */
  /* definition and creation of defaultTask */


  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(display_task, "Tarea display", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 4, NULL);
 80018f2:	2300      	movs	r3, #0
 80018f4:	9301      	str	r3, [sp, #4]
 80018f6:	2304      	movs	r3, #4
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	2300      	movs	r3, #0
 80018fc:	2280      	movs	r2, #128	@ 0x80
 80018fe:	4917      	ldr	r1, [pc, #92]	@ (800195c <main+0xdc>)
 8001900:	4817      	ldr	r0, [pc, #92]	@ (8001960 <main+0xe0>)
 8001902:	f00e facf 	bl	800fea4 <xTaskCreate>
  //xTaskCreate(LockControl, "Tarea 04", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 3, NULL);
  //xTaskCreate(VoiceProcessing, "Tarea 03", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, NULL);
  xTaskCreate(sd_task, "Tarea SD", 10 * configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, NULL);
 8001906:	2300      	movs	r3, #0
 8001908:	9301      	str	r3, [sp, #4]
 800190a:	2302      	movs	r3, #2
 800190c:	9300      	str	r3, [sp, #0]
 800190e:	2300      	movs	r3, #0
 8001910:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8001914:	4913      	ldr	r1, [pc, #76]	@ (8001964 <main+0xe4>)
 8001916:	4814      	ldr	r0, [pc, #80]	@ (8001968 <main+0xe8>)
 8001918:	f00e fac4 	bl	800fea4 <xTaskCreate>
  xTaskCreate(keypad_task, "Tarea keypad", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
 800191c:	2300      	movs	r3, #0
 800191e:	9301      	str	r3, [sp, #4]
 8001920:	2301      	movs	r3, #1
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2300      	movs	r3, #0
 8001926:	2280      	movs	r2, #128	@ 0x80
 8001928:	4910      	ldr	r1, [pc, #64]	@ (800196c <main+0xec>)
 800192a:	4811      	ldr	r0, [pc, #68]	@ (8001970 <main+0xf0>)
 800192c:	f00e faba 	bl	800fea4 <xTaskCreate>
  xTaskCreate(idle_task, "Tarea Idle", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY, NULL);
 8001930:	2300      	movs	r3, #0
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	2300      	movs	r3, #0
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	2300      	movs	r3, #0
 800193a:	2280      	movs	r2, #128	@ 0x80
 800193c:	490d      	ldr	r1, [pc, #52]	@ (8001974 <main+0xf4>)
 800193e:	480e      	ldr	r0, [pc, #56]	@ (8001978 <main+0xf8>)
 8001940:	f00e fab0 	bl	800fea4 <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  vTaskStartScheduler();
 8001944:	f00e fc1c 	bl	8010180 <vTaskStartScheduler>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8001948:	bf00      	nop
 800194a:	e7fd      	b.n	8001948 <main+0xc8>
 800194c:	20000510 	.word	0x20000510
 8001950:	20000514 	.word	0x20000514
 8001954:	2000050c 	.word	0x2000050c
 8001958:	20000508 	.word	0x20000508
 800195c:	08014470 	.word	0x08014470
 8001960:	08003f7d 	.word	0x08003f7d
 8001964:	08014480 	.word	0x08014480
 8001968:	080041cd 	.word	0x080041cd
 800196c:	0801448c 	.word	0x0801448c
 8001970:	0800411d 	.word	0x0800411d
 8001974:	0801449c 	.word	0x0801449c
 8001978:	08001ef1 	.word	0x08001ef1

0800197c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b094      	sub	sp, #80	@ 0x50
 8001980:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001982:	f107 0320 	add.w	r3, r7, #32
 8001986:	2230      	movs	r2, #48	@ 0x30
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f011 fc8d 	bl	80132aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	4b29      	ldr	r3, [pc, #164]	@ (8001a4c <SystemClock_Config+0xd0>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a8:	4a28      	ldr	r2, [pc, #160]	@ (8001a4c <SystemClock_Config+0xd0>)
 80019aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b0:	4b26      	ldr	r3, [pc, #152]	@ (8001a4c <SystemClock_Config+0xd0>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	4b23      	ldr	r3, [pc, #140]	@ (8001a50 <SystemClock_Config+0xd4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019c8:	4a21      	ldr	r2, [pc, #132]	@ (8001a50 <SystemClock_Config+0xd4>)
 80019ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a50 <SystemClock_Config+0xd4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80019dc:	2309      	movs	r3, #9
 80019de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019e0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019e6:	2301      	movs	r3, #1
 80019e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ea:	2302      	movs	r3, #2
 80019ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019f4:	2304      	movs	r3, #4
 80019f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 80019f8:	2340      	movs	r3, #64	@ 0x40
 80019fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019fc:	2302      	movs	r3, #2
 80019fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a00:	2307      	movs	r3, #7
 8001a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a04:	f107 0320 	add.w	r3, r7, #32
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f004 fdb3 	bl	8006574 <HAL_RCC_OscConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a14:	f000 fa99 	bl	8001f4a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a18:	230f      	movs	r3, #15
 8001a1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	2102      	movs	r1, #2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f005 f815 	bl	8006a64 <HAL_RCC_ClockConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001a40:	f000 fa83 	bl	8001f4a <Error_Handler>
  }
}
 8001a44:	bf00      	nop
 8001a46:	3750      	adds	r7, #80	@ 0x50
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40007000 	.word	0x40007000

08001a54 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a5a:	463b      	mov	r3, r7
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a68:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <MX_ADC1_Init+0xa0>)
 8001a6a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a6c:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a72:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a84:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a8c:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001a94:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a96:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001aa2:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ab6:	480e      	ldr	r0, [pc, #56]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001ab8:	f002 fcd0 	bl	800445c <HAL_ADC_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001ac2:	f000 fa42 	bl	8001f4a <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001aca:	2301      	movs	r3, #1
 8001acc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4806      	ldr	r0, [pc, #24]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001ad8:	f002 ff7c 	bl	80049d4 <HAL_ADC_ConfigChannel>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001ae2:	f000 fa32 	bl	8001f4a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000304 	.word	0x20000304
 8001af4:	40012000 	.word	0x40012000

08001af8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001afe:	4a13      	ldr	r2, [pc, #76]	@ (8001b4c <MX_I2C1_Init+0x54>)
 8001b00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001b02:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b04:	4a12      	ldr	r2, [pc, #72]	@ (8001b50 <MX_I2C1_Init+0x58>)
 8001b06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b14:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b28:	4b07      	ldr	r3, [pc, #28]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b2e:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b34:	4804      	ldr	r0, [pc, #16]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b36:	f004 f86f 	bl	8005c18 <HAL_I2C_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b40:	f000 fa03 	bl	8001f4a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200003ac 	.word	0x200003ac
 8001b4c:	40005400 	.word	0x40005400
 8001b50:	00061a80 	.word	0x00061a80

08001b54 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001b68:	2300      	movs	r3, #0
 8001b6a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b6c:	4b24      	ldr	r3, [pc, #144]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b6e:	4a25      	ldr	r2, [pc, #148]	@ (8001c04 <MX_RTC_Init+0xb0>)
 8001b70:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b72:	4b23      	ldr	r3, [pc, #140]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001b78:	4b21      	ldr	r3, [pc, #132]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b7a:	227f      	movs	r2, #127	@ 0x7f
 8001b7c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001b7e:	4b20      	ldr	r3, [pc, #128]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b80:	22ff      	movs	r2, #255	@ 0xff
 8001b82:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b84:	4b1e      	ldr	r3, [pc, #120]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b90:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b96:	481a      	ldr	r0, [pc, #104]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b98:	f005 faa4 	bl	80070e4 <HAL_RTC_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001ba2:	f000 f9d2 	bl	8001f4a <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 8001ba6:	230f      	movs	r3, #15
 8001ba8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480f      	ldr	r0, [pc, #60]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001bc2:	f005 fb12 	bl	80071ea <HAL_RTC_SetTime>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001bcc:	f000 f9bd 	bl	8001f4a <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8001bd0:	2306      	movs	r3, #6
 8001bd2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 6;
 8001bd8:	2306      	movs	r3, #6
 8001bda:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 24;
 8001bdc:	2318      	movs	r3, #24
 8001bde:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001be0:	463b      	mov	r3, r7
 8001be2:	2200      	movs	r2, #0
 8001be4:	4619      	mov	r1, r3
 8001be6:	4806      	ldr	r0, [pc, #24]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001be8:	f005 fbf7 	bl	80073da <HAL_RTC_SetDate>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001bf2:	f000 f9aa 	bl	8001f4a <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000400 	.word	0x20000400
 8001c04:	40002800 	.word	0x40002800

08001c08 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001c0c:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c0e:	4a18      	ldr	r2, [pc, #96]	@ (8001c70 <MX_SPI3_Init+0x68>)
 8001c10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c12:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c1a:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c32:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c38:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c3c:	2210      	movs	r2, #16
 8001c3e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c40:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c46:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c4c:	4b07      	ldr	r3, [pc, #28]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c54:	220a      	movs	r2, #10
 8001c56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001c58:	4804      	ldr	r0, [pc, #16]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c5a:	f005 fd4f 	bl	80076fc <HAL_SPI_Init>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001c64:	f000 f971 	bl	8001f4a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000420 	.word	0x20000420
 8001c70:	40003c00 	.word	0x40003c00

08001c74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001c92:	4a1e      	ldr	r2, [pc, #120]	@ (8001d0c <MX_TIM3_Init+0x98>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 5334 - 1;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001ca4:	f241 42d5 	movw	r2, #5333	@ 0x14d5
 8001ca8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001caa:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cb6:	4814      	ldr	r0, [pc, #80]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cb8:	f006 f980 	bl	8007fbc <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cc2:	f000 f942 	bl	8001f4a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480d      	ldr	r0, [pc, #52]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cd4:	f006 fb43 	bl	800835e <HAL_TIM_ConfigClockSource>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001cde:	f000 f934 	bl	8001f4a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ce2:	2320      	movs	r3, #32
 8001ce4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cf0:	f006 fd4a 	bl	8008788 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001cfa:	f000 f926 	bl	8001f4a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20000478 	.word	0x20000478
 8001d0c:	40000400 	.word	0x40000400

08001d10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d14:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d16:	4a12      	ldr	r2, [pc, #72]	@ (8001d60 <MX_USART2_UART_Init+0x50>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1a:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d46:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d48:	f006 fda0 	bl	800888c <HAL_UART_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d52:	f000 f8fa 	bl	8001f4a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200004c0 	.word	0x200004c0
 8001d60:	40004400 	.word	0x40004400

08001d64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	607b      	str	r3, [r7, #4]
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <MX_DMA_Init+0x3c>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	4a0b      	ldr	r2, [pc, #44]	@ (8001da0 <MX_DMA_Init+0x3c>)
 8001d74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <MX_DMA_Init+0x3c>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d82:	607b      	str	r3, [r7, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	2105      	movs	r1, #5
 8001d8a:	2038      	movs	r0, #56	@ 0x38
 8001d8c:	f003 f984 	bl	8005098 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d90:	2038      	movs	r0, #56	@ 0x38
 8001d92:	f003 f99d 	bl	80050d0 <HAL_NVIC_EnableIRQ>

}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800

08001da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
 8001db8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b48      	ldr	r3, [pc, #288]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a47      	ldr	r2, [pc, #284]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001dc4:	f043 0304 	orr.w	r3, r3, #4
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b45      	ldr	r3, [pc, #276]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	4b41      	ldr	r3, [pc, #260]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a40      	ldr	r2, [pc, #256]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b3e      	ldr	r3, [pc, #248]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	4a39      	ldr	r2, [pc, #228]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e02:	4b37      	ldr	r3, [pc, #220]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	4b33      	ldr	r3, [pc, #204]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a32      	ldr	r2, [pc, #200]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b30      	ldr	r3, [pc, #192]	@ (8001ee0 <MX_GPIO_Init+0x13c>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CS_SD_Pin, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001e30:	482c      	ldr	r0, [pc, #176]	@ (8001ee4 <MX_GPIO_Init+0x140>)
 8001e32:	f003 fed7 	bl	8005be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Lock_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001e36:	2200      	movs	r2, #0
 8001e38:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8001e3c:	482a      	ldr	r0, [pc, #168]	@ (8001ee8 <MX_GPIO_Init+0x144>)
 8001e3e:	f003 fed1 	bl	8005be4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SDB4_GPIO_Port, CS_SDB4_Pin, GPIO_PIN_RESET);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2110      	movs	r1, #16
 8001e46:	4829      	ldr	r0, [pc, #164]	@ (8001eec <MX_GPIO_Init+0x148>)
 8001e48:	f003 fecc 	bl	8005be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e52:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001e56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	4619      	mov	r1, r3
 8001e62:	4821      	ldr	r0, [pc, #132]	@ (8001ee8 <MX_GPIO_Init+0x144>)
 8001e64:	f003 fd22 	bl	80058ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e68:	230f      	movs	r3, #15
 8001e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	4619      	mov	r1, r3
 8001e7a:	481b      	ldr	r0, [pc, #108]	@ (8001ee8 <MX_GPIO_Init+0x144>)
 8001e7c:	f003 fd16 	bl	80058ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin CS_SD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|CS_SD_Pin;
 8001e80:	f248 0320 	movw	r3, #32800	@ 0x8020
 8001e84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e86:	2301      	movs	r3, #1
 8001e88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	4812      	ldr	r0, [pc, #72]	@ (8001ee4 <MX_GPIO_Init+0x140>)
 8001e9a:	f003 fd07 	bl	80058ac <HAL_GPIO_Init>

  /*Configure GPIO pins : Lock_Pin PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = Lock_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001e9e:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 8001ea2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eac:	2300      	movs	r3, #0
 8001eae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	480c      	ldr	r0, [pc, #48]	@ (8001ee8 <MX_GPIO_Init+0x144>)
 8001eb8:	f003 fcf8 	bl	80058ac <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SDB4_Pin */
  GPIO_InitStruct.Pin = CS_SDB4_Pin;
 8001ebc:	2310      	movs	r3, #16
 8001ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_SDB4_GPIO_Port, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4806      	ldr	r0, [pc, #24]	@ (8001eec <MX_GPIO_Init+0x148>)
 8001ed4:	f003 fcea 	bl	80058ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ed8:	bf00      	nop
 8001eda:	3728      	adds	r7, #40	@ 0x28
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40023800 	.word	0x40023800
 8001ee4:	40020000 	.word	0x40020000
 8001ee8:	40020800 	.word	0x40020800
 8001eec:	40020400 	.word	0x40020400

08001ef0 <idle_task>:

/* USER CODE BEGIN 4 */
void idle_task(void *pvParameters){
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
	while(1);
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <idle_task+0x8>

08001efc <HAL_ADC_ConvCpltCallback>:
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 8001f04:	4806      	ldr	r0, [pc, #24]	@ (8001f20 <HAL_ADC_ConvCpltCallback+0x24>)
 8001f06:	f006 f90b 	bl	8008120 <HAL_TIM_Base_Stop_IT>
	HAL_ADC_Stop_DMA(&hadc1);
 8001f0a:	4806      	ldr	r0, [pc, #24]	@ (8001f24 <HAL_ADC_ConvCpltCallback+0x28>)
 8001f0c:	f002 fcea 	bl	80048e4 <HAL_ADC_Stop_DMA>
	conv_cplt_flag = true;
 8001f10:	4b05      	ldr	r3, [pc, #20]	@ (8001f28 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	701a      	strb	r2, [r3, #0]
}
 8001f16:	bf00      	nop
 8001f18:	3708      	adds	r7, #8
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000478 	.word	0x20000478
 8001f24:	20000304 	.word	0x20000304
 8001f28:	20000518 	.word	0x20000518

08001f2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f3c:	d101      	bne.n	8001f42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f3e:	f002 fa6d 	bl	800441c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f4e:	b672      	cpsid	i
}
 8001f50:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f52:	bf00      	nop
 8001f54:	e7fd      	b.n	8001f52 <Error_Handler+0x8>
	...

08001f58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	607b      	str	r3, [r7, #4]
 8001f62:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <HAL_MspInit+0x54>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	4a11      	ldr	r2, [pc, #68]	@ (8001fac <HAL_MspInit+0x54>)
 8001f68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <HAL_MspInit+0x54>)
 8001f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	603b      	str	r3, [r7, #0]
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <HAL_MspInit+0x54>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <HAL_MspInit+0x54>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <HAL_MspInit+0x54>)
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	603b      	str	r3, [r7, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f96:	2200      	movs	r2, #0
 8001f98:	210f      	movs	r1, #15
 8001f9a:	f06f 0001 	mvn.w	r0, #1
 8001f9e:	f003 f87b 	bl	8005098 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	40023800 	.word	0x40023800

08001fb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	@ 0x28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a32      	ldr	r2, [pc, #200]	@ (8002098 <HAL_ADC_MspInit+0xe8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d15e      	bne.n	8002090 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	4b31      	ldr	r3, [pc, #196]	@ (800209c <HAL_ADC_MspInit+0xec>)
 8001fd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fda:	4a30      	ldr	r2, [pc, #192]	@ (800209c <HAL_ADC_MspInit+0xec>)
 8001fdc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fe0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fe2:	4b2e      	ldr	r3, [pc, #184]	@ (800209c <HAL_ADC_MspInit+0xec>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	60fb      	str	r3, [r7, #12]
 8001ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800209c <HAL_ADC_MspInit+0xec>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a29      	ldr	r2, [pc, #164]	@ (800209c <HAL_ADC_MspInit+0xec>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b27      	ldr	r3, [pc, #156]	@ (800209c <HAL_ADC_MspInit+0xec>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800200a:	2301      	movs	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800200e:	2303      	movs	r3, #3
 8002010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	4820      	ldr	r0, [pc, #128]	@ (80020a0 <HAL_ADC_MspInit+0xf0>)
 800201e:	f003 fc45 	bl	80058ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002022:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002024:	4a20      	ldr	r2, [pc, #128]	@ (80020a8 <HAL_ADC_MspInit+0xf8>)
 8002026:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002028:	4b1e      	ldr	r3, [pc, #120]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 800202a:	2200      	movs	r2, #0
 800202c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800202e:	4b1d      	ldr	r3, [pc, #116]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002030:	2200      	movs	r2, #0
 8002032:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002034:	4b1b      	ldr	r3, [pc, #108]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002036:	2200      	movs	r2, #0
 8002038:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800203a:	4b1a      	ldr	r3, [pc, #104]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 800203c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002040:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002042:	4b18      	ldr	r3, [pc, #96]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002044:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002048:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800204a:	4b16      	ldr	r3, [pc, #88]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 800204c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002050:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002052:	4b14      	ldr	r3, [pc, #80]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002054:	2200      	movs	r2, #0
 8002056:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 800205a:	2200      	movs	r2, #0
 800205c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800205e:	4b11      	ldr	r3, [pc, #68]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002060:	2200      	movs	r2, #0
 8002062:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002064:	480f      	ldr	r0, [pc, #60]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002066:	f003 f841 	bl	80050ec <HAL_DMA_Init>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002070:	f7ff ff6b 	bl	8001f4a <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a0b      	ldr	r2, [pc, #44]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 8002078:	639a      	str	r2, [r3, #56]	@ 0x38
 800207a:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <HAL_ADC_MspInit+0xf4>)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2105      	movs	r1, #5
 8002084:	2012      	movs	r0, #18
 8002086:	f003 f807 	bl	8005098 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800208a:	2012      	movs	r0, #18
 800208c:	f003 f820 	bl	80050d0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002090:	bf00      	nop
 8002092:	3728      	adds	r7, #40	@ 0x28
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}
 8002098:	40012000 	.word	0x40012000
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020000 	.word	0x40020000
 80020a4:	2000034c 	.word	0x2000034c
 80020a8:	40026410 	.word	0x40026410

080020ac <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b08a      	sub	sp, #40	@ 0x28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
 80020c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a19      	ldr	r2, [pc, #100]	@ (8002130 <HAL_I2C_MspInit+0x84>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d12b      	bne.n	8002126 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	613b      	str	r3, [r7, #16]
 80020d2:	4b18      	ldr	r3, [pc, #96]	@ (8002134 <HAL_I2C_MspInit+0x88>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	4a17      	ldr	r2, [pc, #92]	@ (8002134 <HAL_I2C_MspInit+0x88>)
 80020d8:	f043 0302 	orr.w	r3, r3, #2
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	4b15      	ldr	r3, [pc, #84]	@ (8002134 <HAL_I2C_MspInit+0x88>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	613b      	str	r3, [r7, #16]
 80020e8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020ea:	23c0      	movs	r3, #192	@ 0xc0
 80020ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ee:	2312      	movs	r3, #18
 80020f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020fa:	2304      	movs	r3, #4
 80020fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fe:	f107 0314 	add.w	r3, r7, #20
 8002102:	4619      	mov	r1, r3
 8002104:	480c      	ldr	r0, [pc, #48]	@ (8002138 <HAL_I2C_MspInit+0x8c>)
 8002106:	f003 fbd1 	bl	80058ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <HAL_I2C_MspInit+0x88>)
 8002110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002112:	4a08      	ldr	r2, [pc, #32]	@ (8002134 <HAL_I2C_MspInit+0x88>)
 8002114:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002118:	6413      	str	r3, [r2, #64]	@ 0x40
 800211a:	4b06      	ldr	r3, [pc, #24]	@ (8002134 <HAL_I2C_MspInit+0x88>)
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002126:	bf00      	nop
 8002128:	3728      	adds	r7, #40	@ 0x28
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40005400 	.word	0x40005400
 8002134:	40023800 	.word	0x40023800
 8002138:	40020400 	.word	0x40020400

0800213c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b088      	sub	sp, #32
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002144:	f107 030c 	add.w	r3, r7, #12
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0c      	ldr	r2, [pc, #48]	@ (800218c <HAL_RTC_MspInit+0x50>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d111      	bne.n	8002182 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800215e:	2302      	movs	r3, #2
 8002160:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002162:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002166:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002168:	f107 030c 	add.w	r3, r7, #12
 800216c:	4618      	mov	r0, r3
 800216e:	f004 fecb 	bl	8006f08 <HAL_RCCEx_PeriphCLKConfig>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002178:	f7ff fee7 	bl	8001f4a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800217c:	4b04      	ldr	r3, [pc, #16]	@ (8002190 <HAL_RTC_MspInit+0x54>)
 800217e:	2201      	movs	r2, #1
 8002180:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8002182:	bf00      	nop
 8002184:	3720      	adds	r7, #32
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40002800 	.word	0x40002800
 8002190:	42470e3c 	.word	0x42470e3c

08002194 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	@ 0x28
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a22      	ldr	r2, [pc, #136]	@ (800223c <HAL_SPI_MspInit+0xa8>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d13d      	bne.n	8002232 <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	4b21      	ldr	r3, [pc, #132]	@ (8002240 <HAL_SPI_MspInit+0xac>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	4a20      	ldr	r2, [pc, #128]	@ (8002240 <HAL_SPI_MspInit+0xac>)
 80021c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002240 <HAL_SPI_MspInit+0xac>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002240 <HAL_SPI_MspInit+0xac>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	4a19      	ldr	r2, [pc, #100]	@ (8002240 <HAL_SPI_MspInit+0xac>)
 80021dc:	f043 0304 	orr.w	r3, r3, #4
 80021e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e2:	4b17      	ldr	r3, [pc, #92]	@ (8002240 <HAL_SPI_MspInit+0xac>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f4:	2302      	movs	r3, #2
 80021f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fc:	2303      	movs	r3, #3
 80021fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002200:	2306      	movs	r3, #6
 8002202:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4619      	mov	r1, r3
 800220a:	480e      	ldr	r0, [pc, #56]	@ (8002244 <HAL_SPI_MspInit+0xb0>)
 800220c:	f003 fb4e 	bl	80058ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002210:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800221a:	2301      	movs	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002222:	2306      	movs	r3, #6
 8002224:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	4805      	ldr	r0, [pc, #20]	@ (8002244 <HAL_SPI_MspInit+0xb0>)
 800222e:	f003 fb3d 	bl	80058ac <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 8002232:	bf00      	nop
 8002234:	3728      	adds	r7, #40	@ 0x28
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40003c00 	.word	0x40003c00
 8002240:	40023800 	.word	0x40023800
 8002244:	40020800 	.word	0x40020800

08002248 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a0e      	ldr	r2, [pc, #56]	@ (8002290 <HAL_TIM_Base_MspInit+0x48>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d115      	bne.n	8002286 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	4b0d      	ldr	r3, [pc, #52]	@ (8002294 <HAL_TIM_Base_MspInit+0x4c>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002262:	4a0c      	ldr	r2, [pc, #48]	@ (8002294 <HAL_TIM_Base_MspInit+0x4c>)
 8002264:	f043 0302 	orr.w	r3, r3, #2
 8002268:	6413      	str	r3, [r2, #64]	@ 0x40
 800226a:	4b0a      	ldr	r3, [pc, #40]	@ (8002294 <HAL_TIM_Base_MspInit+0x4c>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002276:	2200      	movs	r2, #0
 8002278:	2105      	movs	r1, #5
 800227a:	201d      	movs	r0, #29
 800227c:	f002 ff0c 	bl	8005098 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002280:	201d      	movs	r0, #29
 8002282:	f002 ff25 	bl	80050d0 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40000400 	.word	0x40000400
 8002294:	40023800 	.word	0x40023800

08002298 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	@ 0x28
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a0:	f107 0314 	add.w	r3, r7, #20
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	605a      	str	r2, [r3, #4]
 80022aa:	609a      	str	r2, [r3, #8]
 80022ac:	60da      	str	r2, [r3, #12]
 80022ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a19      	ldr	r2, [pc, #100]	@ (800231c <HAL_UART_MspInit+0x84>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d12b      	bne.n	8002312 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	613b      	str	r3, [r7, #16]
 80022be:	4b18      	ldr	r3, [pc, #96]	@ (8002320 <HAL_UART_MspInit+0x88>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	4a17      	ldr	r2, [pc, #92]	@ (8002320 <HAL_UART_MspInit+0x88>)
 80022c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ca:	4b15      	ldr	r3, [pc, #84]	@ (8002320 <HAL_UART_MspInit+0x88>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d2:	613b      	str	r3, [r7, #16]
 80022d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d6:	2300      	movs	r3, #0
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	4b11      	ldr	r3, [pc, #68]	@ (8002320 <HAL_UART_MspInit+0x88>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	4a10      	ldr	r2, [pc, #64]	@ (8002320 <HAL_UART_MspInit+0x88>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002320 <HAL_UART_MspInit+0x88>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	60fb      	str	r3, [r7, #12]
 80022f0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022f2:	230c      	movs	r3, #12
 80022f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f6:	2302      	movs	r3, #2
 80022f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fa:	2300      	movs	r3, #0
 80022fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fe:	2300      	movs	r3, #0
 8002300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002302:	2307      	movs	r3, #7
 8002304:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002306:	f107 0314 	add.w	r3, r7, #20
 800230a:	4619      	mov	r1, r3
 800230c:	4805      	ldr	r0, [pc, #20]	@ (8002324 <HAL_UART_MspInit+0x8c>)
 800230e:	f003 facd 	bl	80058ac <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002312:	bf00      	nop
 8002314:	3728      	adds	r7, #40	@ 0x28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40004400 	.word	0x40004400
 8002320:	40023800 	.word	0x40023800
 8002324:	40020000 	.word	0x40020000

08002328 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08e      	sub	sp, #56	@ 0x38
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002330:	2300      	movs	r3, #0
 8002332:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002334:	2300      	movs	r3, #0
 8002336:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	4b34      	ldr	r3, [pc, #208]	@ (8002410 <HAL_InitTick+0xe8>)
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	4a33      	ldr	r2, [pc, #204]	@ (8002410 <HAL_InitTick+0xe8>)
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	6413      	str	r3, [r2, #64]	@ 0x40
 8002348:	4b31      	ldr	r3, [pc, #196]	@ (8002410 <HAL_InitTick+0xe8>)
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234c:	f003 0301 	and.w	r3, r3, #1
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002354:	f107 0210 	add.w	r2, r7, #16
 8002358:	f107 0314 	add.w	r3, r7, #20
 800235c:	4611      	mov	r1, r2
 800235e:	4618      	mov	r0, r3
 8002360:	f004 fda0 	bl	8006ea4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002368:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800236a:	2b00      	cmp	r3, #0
 800236c:	d103      	bne.n	8002376 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800236e:	f004 fd71 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 8002372:	6378      	str	r0, [r7, #52]	@ 0x34
 8002374:	e004      	b.n	8002380 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002376:	f004 fd6d 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 800237a:	4603      	mov	r3, r0
 800237c:	005b      	lsls	r3, r3, #1
 800237e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002382:	4a24      	ldr	r2, [pc, #144]	@ (8002414 <HAL_InitTick+0xec>)
 8002384:	fba2 2303 	umull	r2, r3, r2, r3
 8002388:	0c9b      	lsrs	r3, r3, #18
 800238a:	3b01      	subs	r3, #1
 800238c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800238e:	4b22      	ldr	r3, [pc, #136]	@ (8002418 <HAL_InitTick+0xf0>)
 8002390:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002394:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002396:	4b20      	ldr	r3, [pc, #128]	@ (8002418 <HAL_InitTick+0xf0>)
 8002398:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800239c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800239e:	4a1e      	ldr	r2, [pc, #120]	@ (8002418 <HAL_InitTick+0xf0>)
 80023a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a2:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80023a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002418 <HAL_InitTick+0xf0>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002418 <HAL_InitTick+0xf0>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023b0:	4b19      	ldr	r3, [pc, #100]	@ (8002418 <HAL_InitTick+0xf0>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80023b6:	4818      	ldr	r0, [pc, #96]	@ (8002418 <HAL_InitTick+0xf0>)
 80023b8:	f005 fe00 	bl	8007fbc <HAL_TIM_Base_Init>
 80023bc:	4603      	mov	r3, r0
 80023be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80023c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d11b      	bne.n	8002402 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80023ca:	4813      	ldr	r0, [pc, #76]	@ (8002418 <HAL_InitTick+0xf0>)
 80023cc:	f005 fe46 	bl	800805c <HAL_TIM_Base_Start_IT>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80023d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d111      	bne.n	8002402 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023de:	201c      	movs	r0, #28
 80023e0:	f002 fe76 	bl	80050d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b0f      	cmp	r3, #15
 80023e8:	d808      	bhi.n	80023fc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80023ea:	2200      	movs	r2, #0
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	201c      	movs	r0, #28
 80023f0:	f002 fe52 	bl	8005098 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023f4:	4a09      	ldr	r2, [pc, #36]	@ (800241c <HAL_InitTick+0xf4>)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6013      	str	r3, [r2, #0]
 80023fa:	e002      	b.n	8002402 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002402:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002406:	4618      	mov	r0, r3
 8002408:	3738      	adds	r7, #56	@ 0x38
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	40023800 	.word	0x40023800
 8002414:	431bde83 	.word	0x431bde83
 8002418:	2000051c 	.word	0x2000051c
 800241c:	20000014 	.word	0x20000014

08002420 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 8002424:	4b0e      	ldr	r3, [pc, #56]	@ (8002460 <SDTimer_Handler+0x40>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	b2db      	uxtb	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <SDTimer_Handler+0x1c>
    Timer1--;
 800242e:	4b0c      	ldr	r3, [pc, #48]	@ (8002460 <SDTimer_Handler+0x40>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b2db      	uxtb	r3, r3
 8002434:	3b01      	subs	r3, #1
 8002436:	b2da      	uxtb	r2, r3
 8002438:	4b09      	ldr	r3, [pc, #36]	@ (8002460 <SDTimer_Handler+0x40>)
 800243a:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 800243c:	4b09      	ldr	r3, [pc, #36]	@ (8002464 <SDTimer_Handler+0x44>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d006      	beq.n	8002454 <SDTimer_Handler+0x34>
    Timer2--;
 8002446:	4b07      	ldr	r3, [pc, #28]	@ (8002464 <SDTimer_Handler+0x44>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	b2db      	uxtb	r3, r3
 800244c:	3b01      	subs	r3, #1
 800244e:	b2da      	uxtb	r2, r3
 8002450:	4b04      	ldr	r3, [pc, #16]	@ (8002464 <SDTimer_Handler+0x44>)
 8002452:	701a      	strb	r2, [r3, #0]
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	20000565 	.word	0x20000565
 8002464:	20000566 	.word	0x20000566

08002468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800246c:	bf00      	nop
 800246e:	e7fd      	b.n	800246c <NMI_Handler+0x4>

08002470 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <HardFault_Handler+0x4>

08002478 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800247c:	bf00      	nop
 800247e:	e7fd      	b.n	800247c <MemManage_Handler+0x4>

08002480 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002484:	bf00      	nop
 8002486:	e7fd      	b.n	8002484 <BusFault_Handler+0x4>

08002488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800248c:	bf00      	nop
 800248e:	e7fd      	b.n	800248c <UsageFault_Handler+0x4>

08002490 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
	...

080024a0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80024a4:	4802      	ldr	r0, [pc, #8]	@ (80024b0 <ADC_IRQHandler+0x10>)
 80024a6:	f002 f81c 	bl	80044e2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20000304 	.word	0x20000304

080024b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  FatFsCnt++;
 80024b8:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <TIM2_IRQHandler+0x30>)
 80024ba:	781b      	ldrb	r3, [r3, #0]
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	3301      	adds	r3, #1
 80024c0:	b2da      	uxtb	r2, r3
 80024c2:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <TIM2_IRQHandler+0x30>)
 80024c4:	701a      	strb	r2, [r3, #0]
  if(FatFsCnt >= 10){
 80024c6:	4b07      	ldr	r3, [pc, #28]	@ (80024e4 <TIM2_IRQHandler+0x30>)
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	2b09      	cmp	r3, #9
 80024ce:	d904      	bls.n	80024da <TIM2_IRQHandler+0x26>
	  FatFsCnt = 0;
 80024d0:	4b04      	ldr	r3, [pc, #16]	@ (80024e4 <TIM2_IRQHandler+0x30>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
	  SDTimer_Handler();
 80024d6:	f7ff ffa3 	bl	8002420 <SDTimer_Handler>
  }
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024da:	4803      	ldr	r0, [pc, #12]	@ (80024e8 <TIM2_IRQHandler+0x34>)
 80024dc:	f005 fe4f 	bl	800817e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	20000564 	.word	0x20000564
 80024e8:	2000051c 	.word	0x2000051c

080024ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024f0:	4802      	ldr	r0, [pc, #8]	@ (80024fc <TIM3_IRQHandler+0x10>)
 80024f2:	f005 fe44 	bl	800817e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000478 	.word	0x20000478

08002500 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002504:	4802      	ldr	r0, [pc, #8]	@ (8002510 <DMA2_Stream0_IRQHandler+0x10>)
 8002506:	f002 ff67 	bl	80053d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	2000034c 	.word	0x2000034c

08002514 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return 1;
 8002518:	2301      	movs	r3, #1
}
 800251a:	4618      	mov	r0, r3
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_kill>:

int _kill(int pid, int sig)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800252e:	f010 ff89 	bl	8013444 <__errno>
 8002532:	4603      	mov	r3, r0
 8002534:	2216      	movs	r2, #22
 8002536:	601a      	str	r2, [r3, #0]
  return -1;
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <_exit>:

void _exit (int status)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ffe7 	bl	8002524 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002556:	bf00      	nop
 8002558:	e7fd      	b.n	8002556 <_exit+0x12>

0800255a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	e00a      	b.n	8002582 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800256c:	f3af 8000 	nop.w
 8002570:	4601      	mov	r1, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	60ba      	str	r2, [r7, #8]
 8002578:	b2ca      	uxtb	r2, r1
 800257a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	3301      	adds	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	429a      	cmp	r2, r3
 8002588:	dbf0      	blt.n	800256c <_read+0x12>
  }

  return len;
 800258a:	687b      	ldr	r3, [r7, #4]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e009      	b.n	80025ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1c5a      	adds	r2, r3, #1
 80025aa:	60ba      	str	r2, [r7, #8]
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3301      	adds	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	429a      	cmp	r2, r3
 80025c0:	dbf1      	blt.n	80025a6 <_write+0x12>
  }
  return len;
 80025c2:	687b      	ldr	r3, [r7, #4]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_close>:

int _close(int file)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025f4:	605a      	str	r2, [r3, #4]
  return 0;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <_isatty>:

int _isatty(int file)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800261a:	b480      	push	{r7}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	@ (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	@ (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f010 feee 	bl	8013444 <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	@ (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20018000 	.word	0x20018000
 8002694:	00000400 	.word	0x00000400
 8002698:	20000568 	.word	0x20000568
 800269c:	20010560 	.word	0x20010560

080026a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <SystemInit+0x20>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026aa:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <SystemInit+0x20>)
 80026ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 80026c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026c8:	f7ff ffea 	bl	80026a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026cc:	480c      	ldr	r0, [pc, #48]	@ (8002700 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ce:	490d      	ldr	r1, [pc, #52]	@ (8002704 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002708 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d4:	e002      	b.n	80026dc <LoopCopyDataInit>

080026d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026da:	3304      	adds	r3, #4

080026dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e0:	d3f9      	bcc.n	80026d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026e2:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002710 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e8:	e001      	b.n	80026ee <LoopFillZerobss>

080026ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026ec:	3204      	adds	r2, #4

080026ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f0:	d3fb      	bcc.n	80026ea <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f010 fead 	bl	8013450 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026f6:	f7ff f8c3 	bl	8001880 <main>
  bx  lr    
 80026fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002704:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002708:	0802c3fc 	.word	0x0802c3fc
  ldr r2, =_sbss
 800270c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002710:	2001055c 	.word	0x2001055c

08002714 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <DMA1_Stream0_IRQHandler>

08002716 <display_init>:

#define LINE_HEIGHT 18  // Altura de la fuente (ajustar segn la fuente usada)
#define DISPLAY_WIDTH 128
#define DISPLAY_HEIGHT 64
/*================[Public functions]=====================*/
void display_init(void){
 8002716:	b580      	push	{r7, lr}
 8002718:	af00      	add	r7, sp, #0
	/*Wrapper de la funcin que inicializa el display*/
	ssd1306_Init();
 800271a:	f000 fa21 	bl	8002b60 <ssd1306_Init>
	return;
 800271e:	bf00      	nop
}
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <display_text>:

void display_text(const char *text,  uint8_t font_size) {
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af02      	add	r7, sp, #8
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	460b      	mov	r3, r1
 800272e:	70fb      	strb	r3, [r7, #3]
    uint8_t x = 0;  			// Posicin inicial en X
 8002730:	2300      	movs	r3, #0
 8002732:	73fb      	strb	r3, [r7, #15]
    uint8_t y = 0;  			// Posicin inicial en Y
 8002734:	2300      	movs	r3, #0
 8002736:	73bb      	strb	r3, [r7, #14]
    uint8_t char_width = 0;   	// Ancho del carcter actual
 8002738:	2300      	movs	r3, #0
 800273a:	737b      	strb	r3, [r7, #13]
    uint8_t line_height = 0;  	// Altura de la lnea actual
 800273c:	2300      	movs	r3, #0
 800273e:	733b      	strb	r3, [r7, #12]
    // Configurar la fuente segn el tamao
    switch (font_size) {
 8002740:	78fb      	ldrb	r3, [r7, #3]
 8002742:	2b03      	cmp	r3, #3
 8002744:	d010      	beq.n	8002768 <display_text+0x44>
 8002746:	2b03      	cmp	r3, #3
 8002748:	dc13      	bgt.n	8002772 <display_text+0x4e>
 800274a:	2b01      	cmp	r3, #1
 800274c:	d002      	beq.n	8002754 <display_text+0x30>
 800274e:	2b02      	cmp	r3, #2
 8002750:	d005      	beq.n	800275e <display_text+0x3a>
 8002752:	e00e      	b.n	8002772 <display_text+0x4e>
        case 1: 									// Tamao pequeo
            char_width = 7;
 8002754:	2307      	movs	r3, #7
 8002756:	737b      	strb	r3, [r7, #13]
            line_height = 10;
 8002758:	230a      	movs	r3, #10
 800275a:	733b      	strb	r3, [r7, #12]
            break;
 800275c:	e00e      	b.n	800277c <display_text+0x58>
        case 2: 									// Tamao mediano
            char_width = 11;
 800275e:	230b      	movs	r3, #11
 8002760:	737b      	strb	r3, [r7, #13]
            line_height = 18;
 8002762:	2312      	movs	r3, #18
 8002764:	733b      	strb	r3, [r7, #12]
            break;
 8002766:	e009      	b.n	800277c <display_text+0x58>
        case 3: 									// Tamao grande
            char_width = 16;
 8002768:	2310      	movs	r3, #16
 800276a:	737b      	strb	r3, [r7, #13]
            line_height = 24;
 800276c:	2318      	movs	r3, #24
 800276e:	733b      	strb	r3, [r7, #12]
            break;
 8002770:	e004      	b.n	800277c <display_text+0x58>
        default: 									// Tamao por defecto
            char_width = 7;
 8002772:	2307      	movs	r3, #7
 8002774:	737b      	strb	r3, [r7, #13]
            line_height = 10;
 8002776:	230a      	movs	r3, #10
 8002778:	733b      	strb	r3, [r7, #12]
            break;
 800277a:	bf00      	nop
    }

    ssd1306_Fill(Black);  // Limpiar la pantalla
 800277c:	2000      	movs	r0, #0
 800277e:	f000 fa59 	bl	8002c34 <ssd1306_Fill>

    while (*text) {
 8002782:	e053      	b.n	800282c <display_text+0x108>
        // Verificar si es un salto de lnea manual
        if (*text == '\n') {
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b0a      	cmp	r3, #10
 800278a:	d106      	bne.n	800279a <display_text+0x76>
            y += line_height;  											// Avanzo a la siguiente linea
 800278c:	7bba      	ldrb	r2, [r7, #14]
 800278e:	7b3b      	ldrb	r3, [r7, #12]
 8002790:	4413      	add	r3, r2
 8002792:	73bb      	strb	r3, [r7, #14]
            x = 0;             											// Reinicio x
 8002794:	2300      	movs	r3, #0
 8002796:	73fb      	strb	r3, [r7, #15]
 8002798:	e040      	b.n	800281c <display_text+0xf8>
        } else {
            // Escribir el carcter actual
            ssd1306_SetCursor(x, y);
 800279a:	7bba      	ldrb	r2, [r7, #14]
 800279c:	7bfb      	ldrb	r3, [r7, #15]
 800279e:	4611      	mov	r1, r2
 80027a0:	4618      	mov	r0, r3
 80027a2:	f000 fb91 	bl	8002ec8 <ssd1306_SetCursor>
            if(font_size == 1){
 80027a6:	78fb      	ldrb	r3, [r7, #3]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d108      	bne.n	80027be <display_text+0x9a>
            	ssd1306_WriteChar(*text, Font_7x10, White);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	7818      	ldrb	r0, [r3, #0]
 80027b0:	4b24      	ldr	r3, [pc, #144]	@ (8002844 <display_text+0x120>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	9200      	str	r2, [sp, #0]
 80027b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027b8:	f000 fad0 	bl	8002d5c <ssd1306_WriteChar>
 80027bc:	e01f      	b.n	80027fe <display_text+0xda>
            }
            else if(font_size == 2){
 80027be:	78fb      	ldrb	r3, [r7, #3]
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d108      	bne.n	80027d6 <display_text+0xb2>
            	ssd1306_WriteChar(*text, Font_11x18, White);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	7818      	ldrb	r0, [r3, #0]
 80027c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002848 <display_text+0x124>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	9200      	str	r2, [sp, #0]
 80027ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027d0:	f000 fac4 	bl	8002d5c <ssd1306_WriteChar>
 80027d4:	e013      	b.n	80027fe <display_text+0xda>
            }
            else if(font_size == 3){
 80027d6:	78fb      	ldrb	r3, [r7, #3]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d108      	bne.n	80027ee <display_text+0xca>
            	ssd1306_WriteChar(*text, Font_16x24, White);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	7818      	ldrb	r0, [r3, #0]
 80027e0:	4b1a      	ldr	r3, [pc, #104]	@ (800284c <display_text+0x128>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	9200      	str	r2, [sp, #0]
 80027e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027e8:	f000 fab8 	bl	8002d5c <ssd1306_WriteChar>
 80027ec:	e007      	b.n	80027fe <display_text+0xda>
            }
            else{
            	ssd1306_WriteChar(*text, Font_7x10, White);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	7818      	ldrb	r0, [r3, #0]
 80027f2:	4b14      	ldr	r3, [pc, #80]	@ (8002844 <display_text+0x120>)
 80027f4:	2201      	movs	r2, #1
 80027f6:	9200      	str	r2, [sp, #0]
 80027f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027fa:	f000 faaf 	bl	8002d5c <ssd1306_WriteChar>
            }

            // Avanzar la posicin X
            x += char_width;  // Avanzar por el ancho de la fuente
 80027fe:	7bfa      	ldrb	r2, [r7, #15]
 8002800:	7b7b      	ldrb	r3, [r7, #13]
 8002802:	4413      	add	r3, r2
 8002804:	73fb      	strb	r3, [r7, #15]
            if (x + char_width > DISPLAY_WIDTH) {  							// Si se pasa del ancho de pantalla
 8002806:	7bfa      	ldrb	r2, [r7, #15]
 8002808:	7b7b      	ldrb	r3, [r7, #13]
 800280a:	4413      	add	r3, r2
 800280c:	2b80      	cmp	r3, #128	@ 0x80
 800280e:	dd05      	ble.n	800281c <display_text+0xf8>
                x = 0;                      								// Reinicio x
 8002810:	2300      	movs	r3, #0
 8002812:	73fb      	strb	r3, [r7, #15]
                y += line_height;           								// Avanzo a la siguiente linea
 8002814:	7bba      	ldrb	r2, [r7, #14]
 8002816:	7b3b      	ldrb	r3, [r7, #12]
 8002818:	4413      	add	r3, r2
 800281a:	73bb      	strb	r3, [r7, #14]
            }
        }

        // Avanzar al siguiente carcter
        text++;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	3301      	adds	r3, #1
 8002820:	607b      	str	r3, [r7, #4]

        // Verificar si alcanzamos el final de la pantalla
        if (y + line_height > DISPLAY_HEIGHT) {
 8002822:	7bba      	ldrb	r2, [r7, #14]
 8002824:	7b3b      	ldrb	r3, [r7, #12]
 8002826:	4413      	add	r3, r2
 8002828:	2b40      	cmp	r3, #64	@ 0x40
 800282a:	dc04      	bgt.n	8002836 <display_text+0x112>
    while (*text) {
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1a7      	bne.n	8002784 <display_text+0x60>
 8002834:	e000      	b.n	8002838 <display_text+0x114>
            break;  // No hay ms espacio para mostrar texto
 8002836:	bf00      	nop
        }
    }

    ssd1306_UpdateScreen();  // Actualizar pantalla
 8002838:	f000 fa14 	bl	8002c64 <ssd1306_UpdateScreen>
}
 800283c:	bf00      	nop
 800283e:	3710      	adds	r7, #16
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	08018160 	.word	0x08018160
 8002848:	0801816c 	.word	0x0801816c
 800284c:	08018184 	.word	0x08018184

08002850 <display_start_msg>:

void display_start_msg(void){
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af02      	add	r7, sp, #8
	/*Muestra mensaje de insertar clave*/
	uint8_t x = 5;
 8002856:	2305      	movs	r3, #5
 8002858:	71fb      	strb	r3, [r7, #7]
	uint8_t y = 0;
 800285a:	2300      	movs	r3, #0
 800285c:	71bb      	strb	r3, [r7, #6]
	ssd1306_Fill(Black);
 800285e:	2000      	movs	r0, #0
 8002860:	f000 f9e8 	bl	8002c34 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 8002864:	79ba      	ldrb	r2, [r7, #6]
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	4611      	mov	r1, r2
 800286a:	4618      	mov	r0, r3
 800286c:	f000 fb2c 	bl	8002ec8 <ssd1306_SetCursor>
	ssd1306_WriteString("Ingrese", Font_16x26, White);
 8002870:	4b0f      	ldr	r3, [pc, #60]	@ (80028b0 <display_start_msg+0x60>)
 8002872:	2201      	movs	r2, #1
 8002874:	9200      	str	r2, [sp, #0]
 8002876:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002878:	480e      	ldr	r0, [pc, #56]	@ (80028b4 <display_start_msg+0x64>)
 800287a:	f000 faff 	bl	8002e7c <ssd1306_WriteString>
	x += 15;
 800287e:	79fb      	ldrb	r3, [r7, #7]
 8002880:	330f      	adds	r3, #15
 8002882:	71fb      	strb	r3, [r7, #7]
	y += 28;
 8002884:	79bb      	ldrb	r3, [r7, #6]
 8002886:	331c      	adds	r3, #28
 8002888:	71bb      	strb	r3, [r7, #6]
	ssd1306_SetCursor(x, y);
 800288a:	79ba      	ldrb	r2, [r7, #6]
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	4611      	mov	r1, r2
 8002890:	4618      	mov	r0, r3
 8002892:	f000 fb19 	bl	8002ec8 <ssd1306_SetCursor>
	ssd1306_WriteString("clave", Font_16x26, White);
 8002896:	4b06      	ldr	r3, [pc, #24]	@ (80028b0 <display_start_msg+0x60>)
 8002898:	2201      	movs	r2, #1
 800289a:	9200      	str	r2, [sp, #0]
 800289c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800289e:	4806      	ldr	r0, [pc, #24]	@ (80028b8 <display_start_msg+0x68>)
 80028a0:	f000 faec 	bl	8002e7c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80028a4:	f000 f9de 	bl	8002c64 <ssd1306_UpdateScreen>
	return;
 80028a8:	bf00      	nop
}
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	08018178 	.word	0x08018178
 80028b4:	080144a8 	.word	0x080144a8
 80028b8:	080144b0 	.word	0x080144b0

080028bc <display_sequence_entry_msg>:

void display_sequence_entry_msg(uint8_t input_cont){
 80028bc:	b580      	push	{r7, lr}
 80028be:	b088      	sub	sp, #32
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	4603      	mov	r3, r0
 80028c4:	71fb      	strb	r3, [r7, #7]
	/*Maneja el ingreso de digitos en el display*/
	char message[SEQUENCE_LENGTH + 1] = {0};
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	f107 0310 	add.w	r3, r7, #16
 80028ce:	2100      	movs	r1, #0
 80028d0:	460a      	mov	r2, r1
 80028d2:	801a      	strh	r2, [r3, #0]
 80028d4:	460a      	mov	r2, r1
 80028d6:	709a      	strb	r2, [r3, #2]
	uint8_t x = 10;														//x e y definen coordenadas en pantalla
 80028d8:	230a      	movs	r3, #10
 80028da:	75bb      	strb	r3, [r7, #22]
	uint8_t y = 26;
 80028dc:	231a      	movs	r3, #26
 80028de:	757b      	strb	r3, [r7, #21]
	//Chequeo que counter no supere el numero maximo de digitos
	if(input_cont <= SEQUENCE_LENGTH){
 80028e0:	79fb      	ldrb	r3, [r7, #7]
 80028e2:	2b06      	cmp	r3, #6
 80028e4:	d823      	bhi.n	800292e <display_sequence_entry_msg+0x72>
		//Armo el string a mostrar en el display
		for(uint8_t i = 0; i < input_cont; i++){
 80028e6:	2300      	movs	r3, #0
 80028e8:	75fb      	strb	r3, [r7, #23]
 80028ea:	e008      	b.n	80028fe <display_sequence_entry_msg+0x42>
			message[i] = '*';
 80028ec:	7dfb      	ldrb	r3, [r7, #23]
 80028ee:	3318      	adds	r3, #24
 80028f0:	443b      	add	r3, r7
 80028f2:	222a      	movs	r2, #42	@ 0x2a
 80028f4:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t i = 0; i < input_cont; i++){
 80028f8:	7dfb      	ldrb	r3, [r7, #23]
 80028fa:	3301      	adds	r3, #1
 80028fc:	75fb      	strb	r3, [r7, #23]
 80028fe:	7dfa      	ldrb	r2, [r7, #23]
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	429a      	cmp	r2, r3
 8002904:	d3f2      	bcc.n	80028ec <display_sequence_entry_msg+0x30>
		}
		//Muestro el string
		ssd1306_Fill(Black);
 8002906:	2000      	movs	r0, #0
 8002908:	f000 f994 	bl	8002c34 <ssd1306_Fill>
		ssd1306_SetCursor(x, y);
 800290c:	7d7a      	ldrb	r2, [r7, #21]
 800290e:	7dbb      	ldrb	r3, [r7, #22]
 8002910:	4611      	mov	r1, r2
 8002912:	4618      	mov	r0, r3
 8002914:	f000 fad8 	bl	8002ec8 <ssd1306_SetCursor>
		ssd1306_WriteString(message, Font_16x26, White);
 8002918:	4b07      	ldr	r3, [pc, #28]	@ (8002938 <display_sequence_entry_msg+0x7c>)
 800291a:	f107 000c 	add.w	r0, r7, #12
 800291e:	2201      	movs	r2, #1
 8002920:	9200      	str	r2, [sp, #0]
 8002922:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002924:	f000 faaa 	bl	8002e7c <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8002928:	f000 f99c 	bl	8002c64 <ssd1306_UpdateScreen>
	}
	return;
 800292c:	bf00      	nop
 800292e:	bf00      	nop
}
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	08018178 	.word	0x08018178

0800293c <display_timeout_msg>:


void display_timeout_msg(void){
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	display_text("\n Timeout!!!", 2);
 8002940:	2102      	movs	r1, #2
 8002942:	4802      	ldr	r0, [pc, #8]	@ (800294c <display_timeout_msg+0x10>)
 8002944:	f7ff feee 	bl	8002724 <display_text>
	return;
 8002948:	bf00      	nop
}
 800294a:	bd80      	pop	{r7, pc}
 800294c:	080144b8 	.word	0x080144b8

08002950 <display_incomplete_entry_msg>:

void display_incomplete_entry_msg(void){
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	display_text("  Ingrese\n secuencia\n  valida", 2);
 8002954:	2102      	movs	r1, #2
 8002956:	4802      	ldr	r0, [pc, #8]	@ (8002960 <display_incomplete_entry_msg+0x10>)
 8002958:	f7ff fee4 	bl	8002724 <display_text>
	return;
 800295c:	bf00      	nop
}
 800295e:	bd80      	pop	{r7, pc}
 8002960:	080144c8 	.word	0x080144c8

08002964 <display_access_granted_msg>:

void display_access_granted_msg(void){
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
	display_text("  Acceso\n concedido", 2);
 8002968:	2102      	movs	r1, #2
 800296a:	4802      	ldr	r0, [pc, #8]	@ (8002974 <display_access_granted_msg+0x10>)
 800296c:	f7ff feda 	bl	8002724 <display_text>
	return;
 8002970:	bf00      	nop
}
 8002972:	bd80      	pop	{r7, pc}
 8002974:	080144e8 	.word	0x080144e8

08002978 <display_user_found_msg>:

void display_user_found_msg(void){
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
	display_text("  Usuario\n  hallado", 2);
 800297c:	2102      	movs	r1, #2
 800297e:	4802      	ldr	r0, [pc, #8]	@ (8002988 <display_user_found_msg+0x10>)
 8002980:	f7ff fed0 	bl	8002724 <display_text>
	return;
 8002984:	bf00      	nop
}
 8002986:	bd80      	pop	{r7, pc}
 8002988:	080144fc 	.word	0x080144fc

0800298c <display_user_not_found_msg>:

void display_user_not_found_msg(void){
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
	display_text("  Usuario\n    no\n  existe", 2);
 8002990:	2102      	movs	r1, #2
 8002992:	4802      	ldr	r0, [pc, #8]	@ (800299c <display_user_not_found_msg+0x10>)
 8002994:	f7ff fec6 	bl	8002724 <display_text>
	return;
 8002998:	bf00      	nop
}
 800299a:	bd80      	pop	{r7, pc}
 800299c:	08014510 	.word	0x08014510

080029a0 <display_start_voice_recognition_msg>:

void display_start_voice_recognition_msg(void){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	display_text("  Comienza\n  captura\n  de voz", 2);
 80029a4:	2102      	movs	r1, #2
 80029a6:	4802      	ldr	r0, [pc, #8]	@ (80029b0 <display_start_voice_recognition_msg+0x10>)
 80029a8:	f7ff febc 	bl	8002724 <display_text>
	return;
 80029ac:	bf00      	nop
}
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	0801452c 	.word	0x0801452c

080029b4 <countdown_msg>:

void countdown_msg(void){
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af02      	add	r7, sp, #8
	/*Muestra mensaje de cuenta regresiva en pantalla*/
	uint8_t x = 50;
 80029ba:	2332      	movs	r3, #50	@ 0x32
 80029bc:	71fb      	strb	r3, [r7, #7]
	uint8_t y = 26;
 80029be:	231a      	movs	r3, #26
 80029c0:	71bb      	strb	r3, [r7, #6]
	ssd1306_Fill(Black);
 80029c2:	2000      	movs	r0, #0
 80029c4:	f000 f936 	bl	8002c34 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 80029c8:	79ba      	ldrb	r2, [r7, #6]
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 fa7a 	bl	8002ec8 <ssd1306_SetCursor>
	ssd1306_WriteString("3", Font_16x26, White);
 80029d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a50 <countdown_msg+0x9c>)
 80029d6:	2201      	movs	r2, #1
 80029d8:	9200      	str	r2, [sp, #0]
 80029da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029dc:	481d      	ldr	r0, [pc, #116]	@ (8002a54 <countdown_msg+0xa0>)
 80029de:	f000 fa4d 	bl	8002e7c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80029e2:	f000 f93f 	bl	8002c64 <ssd1306_UpdateScreen>
	vTaskDelay(1000/portTICK_RATE_MS);
 80029e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029ea:	f00d fb93 	bl	8010114 <vTaskDelay>
	ssd1306_Fill(Black);
 80029ee:	2000      	movs	r0, #0
 80029f0:	f000 f920 	bl	8002c34 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 80029f4:	79ba      	ldrb	r2, [r7, #6]
 80029f6:	79fb      	ldrb	r3, [r7, #7]
 80029f8:	4611      	mov	r1, r2
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 fa64 	bl	8002ec8 <ssd1306_SetCursor>
	ssd1306_WriteString("2", Font_16x26, White);
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <countdown_msg+0x9c>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	9200      	str	r2, [sp, #0]
 8002a06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a08:	4813      	ldr	r0, [pc, #76]	@ (8002a58 <countdown_msg+0xa4>)
 8002a0a:	f000 fa37 	bl	8002e7c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002a0e:	f000 f929 	bl	8002c64 <ssd1306_UpdateScreen>
	vTaskDelay(1000/portTICK_RATE_MS);
 8002a12:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a16:	f00d fb7d 	bl	8010114 <vTaskDelay>
	ssd1306_Fill(Black);
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	f000 f90a 	bl	8002c34 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 8002a20:	79ba      	ldrb	r2, [r7, #6]
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	4611      	mov	r1, r2
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 fa4e 	bl	8002ec8 <ssd1306_SetCursor>
	ssd1306_WriteString("1", Font_16x26, White);
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <countdown_msg+0x9c>)
 8002a2e:	2201      	movs	r2, #1
 8002a30:	9200      	str	r2, [sp, #0]
 8002a32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a34:	4809      	ldr	r0, [pc, #36]	@ (8002a5c <countdown_msg+0xa8>)
 8002a36:	f000 fa21 	bl	8002e7c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002a3a:	f000 f913 	bl	8002c64 <ssd1306_UpdateScreen>
	vTaskDelay(1000/portTICK_RATE_MS);
 8002a3e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a42:	f00d fb67 	bl	8010114 <vTaskDelay>
}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	08018178 	.word	0x08018178
 8002a54:	0801454c 	.word	0x0801454c
 8002a58:	08014550 	.word	0x08014550
 8002a5c:	08014554 	.word	0x08014554

08002a60 <display_capturing_voice_msg>:

void display_capturing_voice_msg(void){
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
	display_text("  Captura\n    ...", 2);
 8002a64:	2102      	movs	r1, #2
 8002a66:	4802      	ldr	r0, [pc, #8]	@ (8002a70 <display_capturing_voice_msg+0x10>)
 8002a68:	f7ff fe5c 	bl	8002724 <display_text>
	return;
 8002a6c:	bf00      	nop
}
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	08014558 	.word	0x08014558

08002a74 <display_recognized_voice_msg>:

void display_recognized_voice_msg(void){
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
	display_text("    Voz\n reconocida", 2);
 8002a78:	2102      	movs	r1, #2
 8002a7a:	4802      	ldr	r0, [pc, #8]	@ (8002a84 <display_recognized_voice_msg+0x10>)
 8002a7c:	f7ff fe52 	bl	8002724 <display_text>
	return;
 8002a80:	bf00      	nop
}
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	0801456c 	.word	0x0801456c

08002a88 <display_not_recognized_voice_msg>:


void display_not_recognized_voice_msg(void){
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	display_text("   Voz no\n reconocida", 2);
 8002a8c:	2102      	movs	r1, #2
 8002a8e:	4802      	ldr	r0, [pc, #8]	@ (8002a98 <display_not_recognized_voice_msg+0x10>)
 8002a90:	f7ff fe48 	bl	8002724 <display_text>
	return;
 8002a94:	bf00      	nop
}
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	08014580 	.word	0x08014580

08002a9c <display_processing_data_msg>:

void display_processing_data_msg(void){
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	display_text("  Aguarde\n    ...", 2);
 8002aa0:	2102      	movs	r1, #2
 8002aa2:	4802      	ldr	r0, [pc, #8]	@ (8002aac <display_processing_data_msg+0x10>)
 8002aa4:	f7ff fe3e 	bl	8002724 <display_text>
	return;
 8002aa8:	bf00      	nop
}
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	08014598 	.word	0x08014598

08002ab0 <display_missing_database_msg>:

void display_missing_database_msg(void){
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
	display_text("  Database\n  faltante", 2);
 8002ab4:	2102      	movs	r1, #2
 8002ab6:	4802      	ldr	r0, [pc, #8]	@ (8002ac0 <display_missing_database_msg+0x10>)
 8002ab8:	f7ff fe34 	bl	8002724 <display_text>
	return;
 8002abc:	bf00      	nop
}
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	080145ac 	.word	0x080145ac

08002ac4 <display_missing_template_msg>:

void display_missing_template_msg(void){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
	display_text("  Template\n  faltante", 2);
 8002ac8:	2102      	movs	r1, #2
 8002aca:	4802      	ldr	r0, [pc, #8]	@ (8002ad4 <display_missing_template_msg+0x10>)
 8002acc:	f7ff fe2a 	bl	8002724 <display_text>
	return;
 8002ad0:	bf00      	nop
}
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	080145c4 	.word	0x080145c4

08002ad8 <display_template_saved_msg>:

void display_template_saved_msg(void){
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
	display_text("  Template\n  guardado", 2);
 8002adc:	2102      	movs	r1, #2
 8002ade:	4802      	ldr	r0, [pc, #8]	@ (8002ae8 <display_template_saved_msg+0x10>)
 8002ae0:	f7ff fe20 	bl	8002724 <display_text>
	return;
 8002ae4:	bf00      	nop
}
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	080145dc 	.word	0x080145dc

08002aec <ssd1306_Reset>:
#include "main.h"
#include "cmsis_os.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002aec:	b480      	push	{r7}
 8002aee:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002af0:	bf00      	nop
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
	...

08002afc <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af04      	add	r7, sp, #16
 8002b02:	4603      	mov	r3, r0
 8002b04:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002b06:	f04f 33ff 	mov.w	r3, #4294967295
 8002b0a:	9302      	str	r3, [sp, #8]
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	9301      	str	r3, [sp, #4]
 8002b10:	1dfb      	adds	r3, r7, #7
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	2301      	movs	r3, #1
 8002b16:	2200      	movs	r2, #0
 8002b18:	2178      	movs	r1, #120	@ 0x78
 8002b1a:	4803      	ldr	r0, [pc, #12]	@ (8002b28 <ssd1306_WriteCommand+0x2c>)
 8002b1c:	f003 f9c0 	bl	8005ea0 <HAL_I2C_Mem_Write>
}
 8002b20:	bf00      	nop
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	200003ac 	.word	0x200003ac

08002b2c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af04      	add	r7, sp, #16
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	b29b      	uxth	r3, r3
 8002b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b3e:	9202      	str	r2, [sp, #8]
 8002b40:	9301      	str	r3, [sp, #4]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	2301      	movs	r3, #1
 8002b48:	2240      	movs	r2, #64	@ 0x40
 8002b4a:	2178      	movs	r1, #120	@ 0x78
 8002b4c:	4803      	ldr	r0, [pc, #12]	@ (8002b5c <ssd1306_WriteData+0x30>)
 8002b4e:	f003 f9a7 	bl	8005ea0 <HAL_I2C_Mem_Write>
}
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	200003ac 	.word	0x200003ac

08002b60 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002b64:	f7ff ffc2 	bl	8002aec <ssd1306_Reset>

    // Wait for the screen to boot
    vTaskDelay(100 / portTICK_RATE_MS);
 8002b68:	2064      	movs	r0, #100	@ 0x64
 8002b6a:	f00d fad3 	bl	8010114 <vTaskDelay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002b6e:	2000      	movs	r0, #0
 8002b70:	f000 f9d6 	bl	8002f20 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002b74:	2020      	movs	r0, #32
 8002b76:	f7ff ffc1 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f7ff ffbe 	bl	8002afc <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002b80:	20b0      	movs	r0, #176	@ 0xb0
 8002b82:	f7ff ffbb 	bl	8002afc <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002b86:	20c8      	movs	r0, #200	@ 0xc8
 8002b88:	f7ff ffb8 	bl	8002afc <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002b8c:	2000      	movs	r0, #0
 8002b8e:	f7ff ffb5 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002b92:	2010      	movs	r0, #16
 8002b94:	f7ff ffb2 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002b98:	2040      	movs	r0, #64	@ 0x40
 8002b9a:	f7ff ffaf 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002b9e:	20ff      	movs	r0, #255	@ 0xff
 8002ba0:	f000 f9aa 	bl	8002ef8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002ba4:	20a1      	movs	r0, #161	@ 0xa1
 8002ba6:	f7ff ffa9 	bl	8002afc <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002baa:	20a6      	movs	r0, #166	@ 0xa6
 8002bac:	f7ff ffa6 	bl	8002afc <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002bb0:	20a8      	movs	r0, #168	@ 0xa8
 8002bb2:	f7ff ffa3 	bl	8002afc <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002bb6:	203f      	movs	r0, #63	@ 0x3f
 8002bb8:	f7ff ffa0 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002bbc:	20a4      	movs	r0, #164	@ 0xa4
 8002bbe:	f7ff ff9d 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002bc2:	20d3      	movs	r0, #211	@ 0xd3
 8002bc4:	f7ff ff9a 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002bc8:	2000      	movs	r0, #0
 8002bca:	f7ff ff97 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002bce:	20d5      	movs	r0, #213	@ 0xd5
 8002bd0:	f7ff ff94 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002bd4:	20f0      	movs	r0, #240	@ 0xf0
 8002bd6:	f7ff ff91 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002bda:	20d9      	movs	r0, #217	@ 0xd9
 8002bdc:	f7ff ff8e 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002be0:	2022      	movs	r0, #34	@ 0x22
 8002be2:	f7ff ff8b 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002be6:	20da      	movs	r0, #218	@ 0xda
 8002be8:	f7ff ff88 	bl	8002afc <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002bec:	2012      	movs	r0, #18
 8002bee:	f7ff ff85 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002bf2:	20db      	movs	r0, #219	@ 0xdb
 8002bf4:	f7ff ff82 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002bf8:	2020      	movs	r0, #32
 8002bfa:	f7ff ff7f 	bl	8002afc <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002bfe:	208d      	movs	r0, #141	@ 0x8d
 8002c00:	f7ff ff7c 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002c04:	2014      	movs	r0, #20
 8002c06:	f7ff ff79 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f000 f988 	bl	8002f20 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002c10:	2000      	movs	r0, #0
 8002c12:	f000 f80f 	bl	8002c34 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002c16:	f000 f825 	bl	8002c64 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002c1a:	4b05      	ldr	r3, [pc, #20]	@ (8002c30 <ssd1306_Init+0xd0>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002c20:	4b03      	ldr	r3, [pc, #12]	@ (8002c30 <ssd1306_Init+0xd0>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002c26:	4b02      	ldr	r3, [pc, #8]	@ (8002c30 <ssd1306_Init+0xd0>)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	711a      	strb	r2, [r3, #4]
}
 8002c2c:	bf00      	nop
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	2000096c 	.word	0x2000096c

08002c34 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002c3e:	79fb      	ldrb	r3, [r7, #7]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <ssd1306_Fill+0x14>
 8002c44:	2300      	movs	r3, #0
 8002c46:	e000      	b.n	8002c4a <ssd1306_Fill+0x16>
 8002c48:	23ff      	movs	r3, #255	@ 0xff
 8002c4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4803      	ldr	r0, [pc, #12]	@ (8002c60 <ssd1306_Fill+0x2c>)
 8002c52:	f010 fb2a 	bl	80132aa <memset>
}
 8002c56:	bf00      	nop
 8002c58:	3708      	adds	r7, #8
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	2000056c 	.word	0x2000056c

08002c64 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	71fb      	strb	r3, [r7, #7]
 8002c6e:	e016      	b.n	8002c9e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	3b50      	subs	r3, #80	@ 0x50
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff ff40 	bl	8002afc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002c7c:	2000      	movs	r0, #0
 8002c7e:	f7ff ff3d 	bl	8002afc <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002c82:	2010      	movs	r0, #16
 8002c84:	f7ff ff3a 	bl	8002afc <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002c88:	79fb      	ldrb	r3, [r7, #7]
 8002c8a:	01db      	lsls	r3, r3, #7
 8002c8c:	4a08      	ldr	r2, [pc, #32]	@ (8002cb0 <ssd1306_UpdateScreen+0x4c>)
 8002c8e:	4413      	add	r3, r2
 8002c90:	2180      	movs	r1, #128	@ 0x80
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff ff4a 	bl	8002b2c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002c98:	79fb      	ldrb	r3, [r7, #7]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	71fb      	strb	r3, [r7, #7]
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	2b07      	cmp	r3, #7
 8002ca2:	d9e5      	bls.n	8002c70 <ssd1306_UpdateScreen+0xc>
    }
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	2000056c 	.word	0x2000056c

08002cb4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	4603      	mov	r3, r0
 8002cbc:	71fb      	strb	r3, [r7, #7]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	71bb      	strb	r3, [r7, #6]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	db3d      	blt.n	8002d4a <ssd1306_DrawPixel+0x96>
 8002cce:	79bb      	ldrb	r3, [r7, #6]
 8002cd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cd2:	d83a      	bhi.n	8002d4a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002cd4:	797b      	ldrb	r3, [r7, #5]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d11a      	bne.n	8002d10 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002cda:	79fa      	ldrb	r2, [r7, #7]
 8002cdc:	79bb      	ldrb	r3, [r7, #6]
 8002cde:	08db      	lsrs	r3, r3, #3
 8002ce0:	b2d8      	uxtb	r0, r3
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	01db      	lsls	r3, r3, #7
 8002ce6:	4413      	add	r3, r2
 8002ce8:	4a1b      	ldr	r2, [pc, #108]	@ (8002d58 <ssd1306_DrawPixel+0xa4>)
 8002cea:	5cd3      	ldrb	r3, [r2, r3]
 8002cec:	b25a      	sxtb	r2, r3
 8002cee:	79bb      	ldrb	r3, [r7, #6]
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	2101      	movs	r1, #1
 8002cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cfa:	b25b      	sxtb	r3, r3
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	b259      	sxtb	r1, r3
 8002d00:	79fa      	ldrb	r2, [r7, #7]
 8002d02:	4603      	mov	r3, r0
 8002d04:	01db      	lsls	r3, r3, #7
 8002d06:	4413      	add	r3, r2
 8002d08:	b2c9      	uxtb	r1, r1
 8002d0a:	4a13      	ldr	r2, [pc, #76]	@ (8002d58 <ssd1306_DrawPixel+0xa4>)
 8002d0c:	54d1      	strb	r1, [r2, r3]
 8002d0e:	e01d      	b.n	8002d4c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002d10:	79fa      	ldrb	r2, [r7, #7]
 8002d12:	79bb      	ldrb	r3, [r7, #6]
 8002d14:	08db      	lsrs	r3, r3, #3
 8002d16:	b2d8      	uxtb	r0, r3
 8002d18:	4603      	mov	r3, r0
 8002d1a:	01db      	lsls	r3, r3, #7
 8002d1c:	4413      	add	r3, r2
 8002d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002d58 <ssd1306_DrawPixel+0xa4>)
 8002d20:	5cd3      	ldrb	r3, [r2, r3]
 8002d22:	b25a      	sxtb	r2, r3
 8002d24:	79bb      	ldrb	r3, [r7, #6]
 8002d26:	f003 0307 	and.w	r3, r3, #7
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d30:	b25b      	sxtb	r3, r3
 8002d32:	43db      	mvns	r3, r3
 8002d34:	b25b      	sxtb	r3, r3
 8002d36:	4013      	ands	r3, r2
 8002d38:	b259      	sxtb	r1, r3
 8002d3a:	79fa      	ldrb	r2, [r7, #7]
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	01db      	lsls	r3, r3, #7
 8002d40:	4413      	add	r3, r2
 8002d42:	b2c9      	uxtb	r1, r1
 8002d44:	4a04      	ldr	r2, [pc, #16]	@ (8002d58 <ssd1306_DrawPixel+0xa4>)
 8002d46:	54d1      	strb	r1, [r2, r3]
 8002d48:	e000      	b.n	8002d4c <ssd1306_DrawPixel+0x98>
        return;
 8002d4a:	bf00      	nop
    }
}
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	2000056c 	.word	0x2000056c

08002d5c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b089      	sub	sp, #36	@ 0x24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4604      	mov	r4, r0
 8002d64:	4638      	mov	r0, r7
 8002d66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002d6a:	4623      	mov	r3, r4
 8002d6c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002d6e:	7bfb      	ldrb	r3, [r7, #15]
 8002d70:	2b1f      	cmp	r3, #31
 8002d72:	d902      	bls.n	8002d7a <ssd1306_WriteChar+0x1e>
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
 8002d76:	2b7e      	cmp	r3, #126	@ 0x7e
 8002d78:	d901      	bls.n	8002d7e <ssd1306_WriteChar+0x22>
        return 0;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	e077      	b.n	8002e6e <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002d7e:	4b3e      	ldr	r3, [pc, #248]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	461a      	mov	r2, r3
 8002d84:	783b      	ldrb	r3, [r7, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	2b80      	cmp	r3, #128	@ 0x80
 8002d8a:	dc06      	bgt.n	8002d9a <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002d8c:	4b3a      	ldr	r3, [pc, #232]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002d8e:	885b      	ldrh	r3, [r3, #2]
 8002d90:	461a      	mov	r2, r3
 8002d92:	787b      	ldrb	r3, [r7, #1]
 8002d94:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002d96:	2b40      	cmp	r3, #64	@ 0x40
 8002d98:	dd01      	ble.n	8002d9e <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e067      	b.n	8002e6e <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61fb      	str	r3, [r7, #28]
 8002da2:	e04e      	b.n	8002e42 <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	7bfb      	ldrb	r3, [r7, #15]
 8002da8:	3b20      	subs	r3, #32
 8002daa:	7879      	ldrb	r1, [r7, #1]
 8002dac:	fb01 f303 	mul.w	r3, r1, r3
 8002db0:	4619      	mov	r1, r3
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	440b      	add	r3, r1
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	4413      	add	r3, r2
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61bb      	str	r3, [r7, #24]
 8002dc2:	e036      	b.n	8002e32 <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dcc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d013      	beq.n	8002dfc <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002dd4:	4b28      	ldr	r3, [pc, #160]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002dd6:	881b      	ldrh	r3, [r3, #0]
 8002dd8:	b2da      	uxtb	r2, r3
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	4413      	add	r3, r2
 8002de0:	b2d8      	uxtb	r0, r3
 8002de2:	4b25      	ldr	r3, [pc, #148]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002de4:	885b      	ldrh	r3, [r3, #2]
 8002de6:	b2da      	uxtb	r2, r3
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	4413      	add	r3, r2
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002df4:	4619      	mov	r1, r3
 8002df6:	f7ff ff5d 	bl	8002cb4 <ssd1306_DrawPixel>
 8002dfa:	e017      	b.n	8002e2c <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002dfc:	4b1e      	ldr	r3, [pc, #120]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002dfe:	881b      	ldrh	r3, [r3, #0]
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	4413      	add	r3, r2
 8002e08:	b2d8      	uxtb	r0, r3
 8002e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002e0c:	885b      	ldrh	r3, [r3, #2]
 8002e0e:	b2da      	uxtb	r2, r3
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	4413      	add	r3, r2
 8002e16:	b2d9      	uxtb	r1, r3
 8002e18:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	bf0c      	ite	eq
 8002e20:	2301      	moveq	r3, #1
 8002e22:	2300      	movne	r3, #0
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	461a      	mov	r2, r3
 8002e28:	f7ff ff44 	bl	8002cb4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	3301      	adds	r3, #1
 8002e30:	61bb      	str	r3, [r7, #24]
 8002e32:	783b      	ldrb	r3, [r7, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d3c3      	bcc.n	8002dc4 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	61fb      	str	r3, [r7, #28]
 8002e42:	787b      	ldrb	r3, [r7, #1]
 8002e44:	461a      	mov	r2, r3
 8002e46:	69fb      	ldr	r3, [r7, #28]
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d3ab      	bcc.n	8002da4 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8002e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	68ba      	ldr	r2, [r7, #8]
 8002e52:	2a00      	cmp	r2, #0
 8002e54:	d005      	beq.n	8002e62 <ssd1306_WriteChar+0x106>
 8002e56:	68b9      	ldr	r1, [r7, #8]
 8002e58:	7bfa      	ldrb	r2, [r7, #15]
 8002e5a:	3a20      	subs	r2, #32
 8002e5c:	440a      	add	r2, r1
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	e000      	b.n	8002e64 <ssd1306_WriteChar+0x108>
 8002e62:	783a      	ldrb	r2, [r7, #0]
 8002e64:	4413      	add	r3, r2
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	4b03      	ldr	r3, [pc, #12]	@ (8002e78 <ssd1306_WriteChar+0x11c>)
 8002e6a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3724      	adds	r7, #36	@ 0x24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd90      	pop	{r4, r7, pc}
 8002e76:	bf00      	nop
 8002e78:	2000096c 	.word	0x2000096c

08002e7c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af02      	add	r7, sp, #8
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	4638      	mov	r0, r7
 8002e86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002e8a:	e013      	b.n	8002eb4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	7818      	ldrb	r0, [r3, #0]
 8002e90:	7e3b      	ldrb	r3, [r7, #24]
 8002e92:	9300      	str	r3, [sp, #0]
 8002e94:	463b      	mov	r3, r7
 8002e96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e98:	f7ff ff60 	bl	8002d5c <ssd1306_WriteChar>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d002      	beq.n	8002eae <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	e008      	b.n	8002ec0 <ssd1306_WriteString+0x44>
        }
        str++;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d1e7      	bne.n	8002e8c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	460a      	mov	r2, r1
 8002ed2:	71fb      	strb	r3, [r7, #7]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <ssd1306_SetCursor+0x2c>)
 8002ede:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002ee0:	79bb      	ldrb	r3, [r7, #6]
 8002ee2:	b29a      	uxth	r2, r3
 8002ee4:	4b03      	ldr	r3, [pc, #12]	@ (8002ef4 <ssd1306_SetCursor+0x2c>)
 8002ee6:	805a      	strh	r2, [r3, #2]
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr
 8002ef4:	2000096c 	.word	0x2000096c

08002ef8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b084      	sub	sp, #16
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002f02:	2381      	movs	r3, #129	@ 0x81
 8002f04:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff fdf7 	bl	8002afc <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002f0e:	79fb      	ldrb	r3, [r7, #7]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff fdf3 	bl	8002afc <ssd1306_WriteCommand>
}
 8002f16:	bf00      	nop
 8002f18:	3710      	adds	r7, #16
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
	...

08002f20 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d005      	beq.n	8002f3c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002f30:	23af      	movs	r3, #175	@ 0xaf
 8002f32:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002f34:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <ssd1306_SetDisplayOn+0x38>)
 8002f36:	2201      	movs	r2, #1
 8002f38:	715a      	strb	r2, [r3, #5]
 8002f3a:	e004      	b.n	8002f46 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002f3c:	23ae      	movs	r3, #174	@ 0xae
 8002f3e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002f40:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <ssd1306_SetDisplayOn+0x38>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff fdd7 	bl	8002afc <ssd1306_WriteCommand>
}
 8002f4e:	bf00      	nop
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	2000096c 	.word	0x2000096c

08002f5c <handle_keypad_input>:
	uint8_t current_index;
	TickType_t start_time;
}keypad_context_t;

/*================[Public functions]=========================*/
display_message_t handle_keypad_input(char input, char *buffer, bool *send_flag){
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	60b9      	str	r1, [r7, #8]
 8002f66:	607a      	str	r2, [r7, #4]
 8002f68:	73fb      	strb	r3, [r7, #15]
	static keypad_context_t context = { .current_state = WAITING_FOR_DIGIT_1,
										.current_index = 0,
										.start_time = 0,					};
	display_message_t current_message = DISPLAY_IDLE;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	75fb      	strb	r3, [r7, #23]
	switch(context.current_state){
 8002f6e:	4b62      	ldr	r3, [pc, #392]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b07      	cmp	r3, #7
 8002f74:	f000 80a1 	beq.w	80030ba <handle_keypad_input+0x15e>
 8002f78:	2b07      	cmp	r3, #7
 8002f7a:	f300 80aa 	bgt.w	80030d2 <handle_keypad_input+0x176>
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d007      	beq.n	8002f92 <handle_keypad_input+0x36>
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f2c0 80a5 	blt.w	80030d2 <handle_keypad_input+0x176>
 8002f88:	3b01      	subs	r3, #1
 8002f8a:	2b05      	cmp	r3, #5
 8002f8c:	f200 80a1 	bhi.w	80030d2 <handle_keypad_input+0x176>
 8002f90:	e01c      	b.n	8002fcc <handle_keypad_input+0x70>
	case WAITING_FOR_DIGIT_1:
		if(input != 0 && input != BORRAR_DIGITO && input != ENTER){
 8002f92:	7bfb      	ldrb	r3, [r7, #15]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d016      	beq.n	8002fc6 <handle_keypad_input+0x6a>
 8002f98:	7bfb      	ldrb	r3, [r7, #15]
 8002f9a:	2b23      	cmp	r3, #35	@ 0x23
 8002f9c:	d013      	beq.n	8002fc6 <handle_keypad_input+0x6a>
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
 8002fa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002fa2:	d010      	beq.n	8002fc6 <handle_keypad_input+0x6a>
			buffer[0] = input;													//Guardo digito en el buffer
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	7bfa      	ldrb	r2, [r7, #15]
 8002fa8:	701a      	strb	r2, [r3, #0]
			context.current_index = 1;
 8002faa:	4b53      	ldr	r3, [pc, #332]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	705a      	strb	r2, [r3, #1]
			context.start_time = xTaskGetTickCount();							//Reinicio el timeout
 8002fb0:	f00d f9f4 	bl	801039c <xTaskGetTickCount>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	4a50      	ldr	r2, [pc, #320]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002fb8:	6053      	str	r3, [r2, #4]
			context.current_state = WAITING_FOR_DIGIT_2;						//Avanzo al siguiente estado
 8002fba:	4b4f      	ldr	r3, [pc, #316]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	701a      	strb	r2, [r3, #0]
			current_message = DISPLAY_ENTER_DIGIT;
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	75fb      	strb	r3, [r7, #23]
		}
		else{
			current_message = DISPLAY_IDLE;
		}
		break;
 8002fc4:	e093      	b.n	80030ee <handle_keypad_input+0x192>
			current_message = DISPLAY_IDLE;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	75fb      	strb	r3, [r7, #23]
		break;
 8002fca:	e090      	b.n	80030ee <handle_keypad_input+0x192>
	case WAITING_FOR_DIGIT_3:
	case WAITING_FOR_DIGIT_4:
	case WAITING_FOR_DIGIT_5:
	case WAITING_FOR_DIGIT_6:
	case WAITING_FOR_CONFIRMATION:
		if((xTaskGetTickCount() - context.start_time) < pdMS_TO_TICKS(KEYPAD_TIMEOUT)){
 8002fcc:	f00d f9e6 	bl	801039c <xTaskGetTickCount>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	4b49      	ldr	r3, [pc, #292]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	1ad3      	subs	r3, r2, r3
 8002fd8:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d866      	bhi.n	80030ae <handle_keypad_input+0x152>
			if(input != 0){
 8002fe0:	7bfb      	ldrb	r3, [r7, #15]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d060      	beq.n	80030a8 <handle_keypad_input+0x14c>
				if(input == BORRAR_DIGITO){
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	2b23      	cmp	r3, #35	@ 0x23
 8002fea:	d124      	bne.n	8003036 <handle_keypad_input+0xda>
					if(context.current_index > 0){
 8002fec:	4b42      	ldr	r3, [pc, #264]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002fee:	785b      	ldrb	r3, [r3, #1]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d07b      	beq.n	80030ec <handle_keypad_input+0x190>
						context.current_index--;
 8002ff4:	4b40      	ldr	r3, [pc, #256]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002ff6:	785b      	ldrb	r3, [r3, #1]
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4b3e      	ldr	r3, [pc, #248]	@ (80030f8 <handle_keypad_input+0x19c>)
 8002ffe:	705a      	strb	r2, [r3, #1]
						buffer[context.current_index] = '\0';					//Borro el contenido previo
 8003000:	4b3d      	ldr	r3, [pc, #244]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003002:	785b      	ldrb	r3, [r3, #1]
 8003004:	461a      	mov	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	4413      	add	r3, r2
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]
						context.start_time = xTaskGetTickCount();				//Reinicio el timeout
 800300e:	f00d f9c5 	bl	801039c <xTaskGetTickCount>
 8003012:	4603      	mov	r3, r0
 8003014:	4a38      	ldr	r2, [pc, #224]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003016:	6053      	str	r3, [r2, #4]
						current_message = DISPLAY_ERASE_DIGIT;
 8003018:	2303      	movs	r3, #3
 800301a:	75fb      	strb	r3, [r7, #23]
						context.current_state = (context.current_state > WAITING_FOR_DIGIT_1) ? context.current_state - 1 : WAITING_FOR_DIGIT_1;
 800301c:	4b36      	ldr	r3, [pc, #216]	@ (80030f8 <handle_keypad_input+0x19c>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <handle_keypad_input+0xd2>
 8003024:	4b34      	ldr	r3, [pc, #208]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003026:	781b      	ldrb	r3, [r3, #0]
 8003028:	3b01      	subs	r3, #1
 800302a:	b2db      	uxtb	r3, r3
 800302c:	e000      	b.n	8003030 <handle_keypad_input+0xd4>
 800302e:	2300      	movs	r3, #0
 8003030:	4a31      	ldr	r2, [pc, #196]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003032:	7013      	strb	r3, [r2, #0]
		}
		else{
			context.current_state = TIMEOUT;
			current_message = DISPLAY_TIMEOUT_EVENT;
		}
		break;
 8003034:	e05a      	b.n	80030ec <handle_keypad_input+0x190>
				else if(input == ENTER){
 8003036:	7bfb      	ldrb	r3, [r7, #15]
 8003038:	2b2a      	cmp	r3, #42	@ 0x2a
 800303a:	d10d      	bne.n	8003058 <handle_keypad_input+0xfc>
					if(context.current_state == WAITING_FOR_CONFIRMATION){
 800303c:	4b2e      	ldr	r3, [pc, #184]	@ (80030f8 <handle_keypad_input+0x19c>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b06      	cmp	r3, #6
 8003042:	d103      	bne.n	800304c <handle_keypad_input+0xf0>
						context.current_state = SEND_SEQUENCE_TO_SD;
 8003044:	4b2c      	ldr	r3, [pc, #176]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003046:	2207      	movs	r2, #7
 8003048:	701a      	strb	r2, [r3, #0]
		break;
 800304a:	e04f      	b.n	80030ec <handle_keypad_input+0x190>
						context.current_state = INCOMPLETE_SEQUENCE;
 800304c:	4b2a      	ldr	r3, [pc, #168]	@ (80030f8 <handle_keypad_input+0x19c>)
 800304e:	2208      	movs	r2, #8
 8003050:	701a      	strb	r2, [r3, #0]
						current_message = DISPLAY_INCOMPLETE_SEQUENCE_EVENT;
 8003052:	230b      	movs	r3, #11
 8003054:	75fb      	strb	r3, [r7, #23]
		break;
 8003056:	e049      	b.n	80030ec <handle_keypad_input+0x190>
					if(context.current_index < SEQUENCE_LENGTH){
 8003058:	4b27      	ldr	r3, [pc, #156]	@ (80030f8 <handle_keypad_input+0x19c>)
 800305a:	785b      	ldrb	r3, [r3, #1]
 800305c:	2b05      	cmp	r3, #5
 800305e:	d845      	bhi.n	80030ec <handle_keypad_input+0x190>
						buffer[context.current_index++] = input;				//Agrego el digito al buffer
 8003060:	4b25      	ldr	r3, [pc, #148]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003062:	785b      	ldrb	r3, [r3, #1]
 8003064:	1c5a      	adds	r2, r3, #1
 8003066:	b2d1      	uxtb	r1, r2
 8003068:	4a23      	ldr	r2, [pc, #140]	@ (80030f8 <handle_keypad_input+0x19c>)
 800306a:	7051      	strb	r1, [r2, #1]
 800306c:	461a      	mov	r2, r3
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	4413      	add	r3, r2
 8003072:	7bfa      	ldrb	r2, [r7, #15]
 8003074:	701a      	strb	r2, [r3, #0]
						buffer[context.current_index] = '\0';					//Aseguro que el buffer siempre termine en caracter nulo
 8003076:	4b20      	ldr	r3, [pc, #128]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003078:	785b      	ldrb	r3, [r3, #1]
 800307a:	461a      	mov	r2, r3
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	4413      	add	r3, r2
 8003080:	2200      	movs	r2, #0
 8003082:	701a      	strb	r2, [r3, #0]
						context.start_time = xTaskGetTickCount();				//Reinicio el timeout
 8003084:	f00d f98a 	bl	801039c <xTaskGetTickCount>
 8003088:	4603      	mov	r3, r0
 800308a:	4a1b      	ldr	r2, [pc, #108]	@ (80030f8 <handle_keypad_input+0x19c>)
 800308c:	6053      	str	r3, [r2, #4]
						current_message = DISPLAY_ENTER_DIGIT;
 800308e:	2302      	movs	r3, #2
 8003090:	75fb      	strb	r3, [r7, #23]
						if(context.current_state != WAITING_FOR_CONFIRMATION){
 8003092:	4b19      	ldr	r3, [pc, #100]	@ (80030f8 <handle_keypad_input+0x19c>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b06      	cmp	r3, #6
 8003098:	d028      	beq.n	80030ec <handle_keypad_input+0x190>
							context.current_state++;
 800309a:	4b17      	ldr	r3, [pc, #92]	@ (80030f8 <handle_keypad_input+0x19c>)
 800309c:	781b      	ldrb	r3, [r3, #0]
 800309e:	3301      	adds	r3, #1
 80030a0:	b2da      	uxtb	r2, r3
 80030a2:	4b15      	ldr	r3, [pc, #84]	@ (80030f8 <handle_keypad_input+0x19c>)
 80030a4:	701a      	strb	r2, [r3, #0]
		break;
 80030a6:	e021      	b.n	80030ec <handle_keypad_input+0x190>
				current_message = DISPLAY_IDLE;
 80030a8:	2300      	movs	r3, #0
 80030aa:	75fb      	strb	r3, [r7, #23]
		break;
 80030ac:	e01e      	b.n	80030ec <handle_keypad_input+0x190>
			context.current_state = TIMEOUT;
 80030ae:	4b12      	ldr	r3, [pc, #72]	@ (80030f8 <handle_keypad_input+0x19c>)
 80030b0:	2209      	movs	r2, #9
 80030b2:	701a      	strb	r2, [r3, #0]
			current_message = DISPLAY_TIMEOUT_EVENT;
 80030b4:	230a      	movs	r3, #10
 80030b6:	75fb      	strb	r3, [r7, #23]
		break;
 80030b8:	e018      	b.n	80030ec <handle_keypad_input+0x190>
	case SEND_SEQUENCE_TO_SD:
		*send_flag = 1;															//Habilito flag para enviar el string
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	701a      	strb	r2, [r3, #0]
		context.current_state = WAITING_FOR_DIGIT_1;
 80030c0:	4b0d      	ldr	r3, [pc, #52]	@ (80030f8 <handle_keypad_input+0x19c>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	701a      	strb	r2, [r3, #0]
		context.current_index = 0;
 80030c6:	4b0c      	ldr	r3, [pc, #48]	@ (80030f8 <handle_keypad_input+0x19c>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	705a      	strb	r2, [r3, #1]
		current_message = DISPLAY_SCREEN_WELCOME;								//Luego del procesamiento se vuelve al estado inicial
 80030cc:	2301      	movs	r3, #1
 80030ce:	75fb      	strb	r3, [r7, #23]
		break;
 80030d0:	e00d      	b.n	80030ee <handle_keypad_input+0x192>
	case INCOMPLETE_SEQUENCE:
	case TIMEOUT:
	default:
		clear_buffer(buffer, SEQUENCE_LENGTH + 1);
 80030d2:	2107      	movs	r1, #7
 80030d4:	68b8      	ldr	r0, [r7, #8]
 80030d6:	f001 f941 	bl	800435c <clear_buffer>
		context.current_state = WAITING_FOR_DIGIT_1;							//Vuelvo al estado inicial
 80030da:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <handle_keypad_input+0x19c>)
 80030dc:	2200      	movs	r2, #0
 80030de:	701a      	strb	r2, [r3, #0]
		context.current_index = 0;
 80030e0:	4b05      	ldr	r3, [pc, #20]	@ (80030f8 <handle_keypad_input+0x19c>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	705a      	strb	r2, [r3, #1]
		current_message = DISPLAY_SCREEN_WELCOME;
 80030e6:	2301      	movs	r3, #1
 80030e8:	75fb      	strb	r3, [r7, #23]
		break;
 80030ea:	e000      	b.n	80030ee <handle_keypad_input+0x192>
		break;
 80030ec:	bf00      	nop
	}
	return current_message;
 80030ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000974 	.word	0x20000974

080030fc <set_row>:
	      	  	  	  	  		  	  	  	  	  {'4', '5', '6', 'B'},
												  {'7', '8', '9', 'C'},
												  {'*', '0', '#', 'D'} };

/*================[Private functions]====================*/
static void set_row(row_t row){
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIO_ROW, row, GPIO_PIN_SET);
 8003106:	88fb      	ldrh	r3, [r7, #6]
 8003108:	2201      	movs	r2, #1
 800310a:	4619      	mov	r1, r3
 800310c:	4803      	ldr	r0, [pc, #12]	@ (800311c <set_row+0x20>)
 800310e:	f002 fd69 	bl	8005be4 <HAL_GPIO_WritePin>
	return;
 8003112:	bf00      	nop
}
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40020800 	.word	0x40020800

08003120 <reset_row>:

static void reset_row(row_t row){
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	4603      	mov	r3, r0
 8003128:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIO_ROW, row, GPIO_PIN_RESET);
 800312a:	88fb      	ldrh	r3, [r7, #6]
 800312c:	2200      	movs	r2, #0
 800312e:	4619      	mov	r1, r3
 8003130:	4803      	ldr	r0, [pc, #12]	@ (8003140 <reset_row+0x20>)
 8003132:	f002 fd57 	bl	8005be4 <HAL_GPIO_WritePin>
	return;
 8003136:	bf00      	nop
}
 8003138:	3708      	adds	r7, #8
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	40020800 	.word	0x40020800

08003144 <read_col>:

static GPIO_PinState read_col(col_t col){
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	71fb      	strb	r3, [r7, #7]
	return HAL_GPIO_ReadPin(GPIO_COL, col);
 800314e:	79fb      	ldrb	r3, [r7, #7]
 8003150:	b29b      	uxth	r3, r3
 8003152:	4619      	mov	r1, r3
 8003154:	4803      	ldr	r0, [pc, #12]	@ (8003164 <read_col+0x20>)
 8003156:	f002 fd2d 	bl	8005bb4 <HAL_GPIO_ReadPin>
 800315a:	4603      	mov	r3, r0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40020800 	.word	0x40020800

08003168 <read_keypad>:

/*================[Public functions]=====================*/
char read_keypad(void){
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
	/* La funcion barre las filas del keypad, activando una por una individualmente y leyendo la columna asociada,
	 * para as poder triangular la tecla presionada. Se realiza doble confirmacion de tecla presionada.
	 */
	char key_pressed;
	for(uint8_t i = 0; i < ROW_LENGTH; i++){
 800316e:	2300      	movs	r3, #0
 8003170:	71fb      	strb	r3, [r7, #7]
 8003172:	e04c      	b.n	800320e <read_keypad+0xa6>
		set_row(keypad_rows[i]);
 8003174:	79fb      	ldrb	r3, [r7, #7]
 8003176:	4a2a      	ldr	r2, [pc, #168]	@ (8003220 <read_keypad+0xb8>)
 8003178:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ffbd 	bl	80030fc <set_row>
		for(uint8_t j = 0; j < COL_LENGTH; j++){
 8003182:	2300      	movs	r3, #0
 8003184:	71bb      	strb	r3, [r7, #6]
 8003186:	e035      	b.n	80031f4 <read_keypad+0x8c>
			if(read_col(keypad_cols[j]) == GPIO_PIN_SET){					//Verifico si alguna columna esta en alto (tecla presionada)
 8003188:	79bb      	ldrb	r3, [r7, #6]
 800318a:	4a26      	ldr	r2, [pc, #152]	@ (8003224 <read_keypad+0xbc>)
 800318c:	5cd3      	ldrb	r3, [r2, r3]
 800318e:	4618      	mov	r0, r3
 8003190:	f7ff ffd8 	bl	8003144 <read_col>
 8003194:	4603      	mov	r3, r0
 8003196:	2b01      	cmp	r3, #1
 8003198:	d129      	bne.n	80031ee <read_keypad+0x86>
				vTaskDelay(20 / portTICK_RATE_MS);							//Si una de las columnas dio alto, espero 20ms y verifico que siga en alto para confirmar
 800319a:	2014      	movs	r0, #20
 800319c:	f00c ffba 	bl	8010114 <vTaskDelay>
				if(read_col(keypad_cols[j]) == GPIO_PIN_SET){
 80031a0:	79bb      	ldrb	r3, [r7, #6]
 80031a2:	4a20      	ldr	r2, [pc, #128]	@ (8003224 <read_keypad+0xbc>)
 80031a4:	5cd3      	ldrb	r3, [r2, r3]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7ff ffcc 	bl	8003144 <read_col>
 80031ac:	4603      	mov	r3, r0
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d11d      	bne.n	80031ee <read_keypad+0x86>
					key_pressed = keypad_chars[i][j];						//Guardo la tecla presionada
 80031b2:	79fa      	ldrb	r2, [r7, #7]
 80031b4:	79bb      	ldrb	r3, [r7, #6]
 80031b6:	491c      	ldr	r1, [pc, #112]	@ (8003228 <read_keypad+0xc0>)
 80031b8:	0092      	lsls	r2, r2, #2
 80031ba:	440a      	add	r2, r1
 80031bc:	4413      	add	r3, r2
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	717b      	strb	r3, [r7, #5]
					while(read_col(keypad_cols[j]) == GPIO_PIN_SET);		//Espero a que se deje de apretar la tecla
 80031c2:	bf00      	nop
 80031c4:	79bb      	ldrb	r3, [r7, #6]
 80031c6:	4a17      	ldr	r2, [pc, #92]	@ (8003224 <read_keypad+0xbc>)
 80031c8:	5cd3      	ldrb	r3, [r2, r3]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff ffba 	bl	8003144 <read_col>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d0f6      	beq.n	80031c4 <read_keypad+0x5c>
					reset_row(keypad_rows[i]);								//Reseteo la fila en alto antes de salir de la funcion
 80031d6:	79fb      	ldrb	r3, [r7, #7]
 80031d8:	4a11      	ldr	r2, [pc, #68]	@ (8003220 <read_keypad+0xb8>)
 80031da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff ff9e 	bl	8003120 <reset_row>
					vTaskDelay(10/portTICK_RATE_MS);						//Pequeo delay para asegurar que el boton fue liberado completamente
 80031e4:	200a      	movs	r0, #10
 80031e6:	f00c ff95 	bl	8010114 <vTaskDelay>
					return key_pressed;
 80031ea:	797b      	ldrb	r3, [r7, #5]
 80031ec:	e013      	b.n	8003216 <read_keypad+0xae>
		for(uint8_t j = 0; j < COL_LENGTH; j++){
 80031ee:	79bb      	ldrb	r3, [r7, #6]
 80031f0:	3301      	adds	r3, #1
 80031f2:	71bb      	strb	r3, [r7, #6]
 80031f4:	79bb      	ldrb	r3, [r7, #6]
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d9c6      	bls.n	8003188 <read_keypad+0x20>
				}
			}
		}
		reset_row(keypad_rows[i]);
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	4a08      	ldr	r2, [pc, #32]	@ (8003220 <read_keypad+0xb8>)
 80031fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff ff8c 	bl	8003120 <reset_row>
	for(uint8_t i = 0; i < ROW_LENGTH; i++){
 8003208:	79fb      	ldrb	r3, [r7, #7]
 800320a:	3301      	adds	r3, #1
 800320c:	71fb      	strb	r3, [r7, #7]
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	2b03      	cmp	r3, #3
 8003212:	d9af      	bls.n	8003174 <read_keypad+0xc>
	}
	return 0;
 8003214:	2300      	movs	r3, #0
}
 8003216:	4618      	mov	r0, r3
 8003218:	3708      	adds	r7, #8
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	20000008 	.word	0x20000008
 8003224:	20000010 	.word	0x20000010
 8003228:	08018190 	.word	0x08018190

0800322c <capture_voice>:
extern ADC_HandleTypeDef hadc1;
extern TIM_HandleTypeDef htim3;
extern volatile bool conv_cplt_flag;

/*================[Public functions]=====================*/
void capture_voice(uint16_t *buffer, uint32_t size){
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 8003236:	480c      	ldr	r0, [pc, #48]	@ (8003268 <capture_voice+0x3c>)
 8003238:	f004 ff10 	bl	800805c <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, size);					//Inicio captura de datos con ADC
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	480a      	ldr	r0, [pc, #40]	@ (800326c <capture_voice+0x40>)
 8003242:	f001 fa5f 	bl	8004704 <HAL_ADC_Start_DMA>
	while(!conv_cplt_flag);												//Espero a que termine la captura
 8003246:	bf00      	nop
 8003248:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <capture_voice+0x44>)
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	f083 0301 	eor.w	r3, r3, #1
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1f7      	bne.n	8003248 <capture_voice+0x1c>
	conv_cplt_flag = false;
 8003258:	4b05      	ldr	r3, [pc, #20]	@ (8003270 <capture_voice+0x44>)
 800325a:	2200      	movs	r2, #0
 800325c:	701a      	strb	r2, [r3, #0]
	return;
 800325e:	bf00      	nop
}
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	20000478 	.word	0x20000478
 800326c:	20000304 	.word	0x20000304
 8003270:	20000518 	.word	0x20000518
 8003274:	00000000 	.word	0x00000000

08003278 <get_voltage>:

void get_voltage(uint16_t *in_buffer, float *out_buffer, uint32_t size){
 8003278:	b590      	push	{r4, r7, lr}
 800327a:	b087      	sub	sp, #28
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
	for(uint32_t i = 0; i < size; i++){
 8003284:	2300      	movs	r3, #0
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	e029      	b.n	80032de <get_voltage+0x66>
		out_buffer[i] = VOLTAGE_REFERENCE * ((float)in_buffer[i]) / ADC_RESOLUTION;
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	005b      	lsls	r3, r3, #1
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	4413      	add	r3, r2
 8003292:	881b      	ldrh	r3, [r3, #0]
 8003294:	ee07 3a90 	vmov	s15, r3
 8003298:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800329c:	ee17 0a90 	vmov	r0, s15
 80032a0:	f7fd f9ca 	bl	8000638 <__aeabi_f2d>
 80032a4:	a313      	add	r3, pc, #76	@ (adr r3, 80032f4 <get_voltage+0x7c>)
 80032a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032aa:	f7fd fa1d 	bl	80006e8 <__aeabi_dmul>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	4610      	mov	r0, r2
 80032b4:	4619      	mov	r1, r3
 80032b6:	f04f 0200 	mov.w	r2, #0
 80032ba:	4b0d      	ldr	r3, [pc, #52]	@ (80032f0 <get_voltage+0x78>)
 80032bc:	f7fd fb3e 	bl	800093c <__aeabi_ddiv>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4610      	mov	r0, r2
 80032c6:	4619      	mov	r1, r3
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	68ba      	ldr	r2, [r7, #8]
 80032ce:	18d4      	adds	r4, r2, r3
 80032d0:	f7fd fc1c 	bl	8000b0c <__aeabi_d2f>
 80032d4:	4603      	mov	r3, r0
 80032d6:	6023      	str	r3, [r4, #0]
	for(uint32_t i = 0; i < size; i++){
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	3301      	adds	r3, #1
 80032dc:	617b      	str	r3, [r7, #20]
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d3d1      	bcc.n	800328a <get_voltage+0x12>
	}
}
 80032e6:	bf00      	nop
 80032e8:	bf00      	nop
 80032ea:	371c      	adds	r7, #28
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd90      	pop	{r4, r7, pc}
 80032f0:	40b00000 	.word	0x40b00000
 80032f4:	66666666 	.word	0x66666666
 80032f8:	400a6666 	.word	0x400a6666

080032fc <store_voice>:

void store_voice(uint16_t *voice_buffer, uint32_t buf_size, uint32_t frame_size, char *filename){
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
	//Verifico que size sea multiplo de frame_size
	if((buf_size % frame_size) != 0){
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	fb01 f202 	mul.w	r2, r1, r2
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d12c      	bne.n	8003378 <store_voice+0x7c>
		//Manejar error
		return;
	}

	//Reservo memoria para el bloque de procesamiento
	uint32_t num_of_frames = buf_size / frame_size;
 800331e:	68ba      	ldr	r2, [r7, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	fbb2 f3f3 	udiv	r3, r2, r3
 8003326:	61bb      	str	r3, [r7, #24]
	float *current_frame = pvPortMalloc(FLOAT_SIZE_BYTES(frame_size));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4618      	mov	r0, r3
 800332e:	f00d ffbd 	bl	80112ac <pvPortMalloc>
 8003332:	6178      	str	r0, [r7, #20]
	if(current_frame == NULL){
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d020      	beq.n	800337c <store_voice+0x80>
		//Manejar este caso, enviar un print
		return;
	}

	for(uint8_t i = 0; i < num_of_frames; i++){
 800333a:	2300      	movs	r3, #0
 800333c:	77fb      	strb	r3, [r7, #31]
 800333e:	e013      	b.n	8003368 <store_voice+0x6c>
		//Convierto los valores obtenidos a tension
		get_voltage(&voice_buffer[i * frame_size], current_frame, frame_size);
 8003340:	7ffb      	ldrb	r3, [r7, #31]
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	fb02 f303 	mul.w	r3, r2, r3
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	4413      	add	r3, r2
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	6979      	ldr	r1, [r7, #20]
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff ff90 	bl	8003278 <get_voltage>

		//Guardo en la SD
		save_buffer_on_sd(filename, current_frame, frame_size);
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6979      	ldr	r1, [r7, #20]
 800335c:	6838      	ldr	r0, [r7, #0]
 800335e:	f000 fb37 	bl	80039d0 <save_buffer_on_sd>
	for(uint8_t i = 0; i < num_of_frames; i++){
 8003362:	7ffb      	ldrb	r3, [r7, #31]
 8003364:	3301      	adds	r3, #1
 8003366:	77fb      	strb	r3, [r7, #31]
 8003368:	7ffb      	ldrb	r3, [r7, #31]
 800336a:	69ba      	ldr	r2, [r7, #24]
 800336c:	429a      	cmp	r2, r3
 800336e:	d8e7      	bhi.n	8003340 <store_voice+0x44>
	}

	//Libero memoria utilizada
	vPortFree(current_frame);
 8003370:	6978      	ldr	r0, [r7, #20]
 8003372:	f00e f869 	bl	8011448 <vPortFree>
	return;
 8003376:	e002      	b.n	800337e <store_voice+0x82>
		return;
 8003378:	bf00      	nop
 800337a:	e000      	b.n	800337e <store_voice+0x82>
		return;
 800337c:	bf00      	nop
}
 800337e:	3720      	adds	r7, #32
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <extract_and_save_features>:

void extract_and_save_features(char *voice_name, char *feature_name){
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
	float *current_frame = pvPortMalloc(FLOAT_SIZE_BYTES(FRAME_SIZE));
 800338e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003392:	f00d ff8b 	bl	80112ac <pvPortMalloc>
 8003396:	6138      	str	r0, [r7, #16]
	float *feature_frame = pvPortMalloc(FLOAT_SIZE_BYTES(FEATURE_SIZE));
 8003398:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800339c:	f00d ff86 	bl	80112ac <pvPortMalloc>
 80033a0:	60f8      	str	r0, [r7, #12]
	for(uint8_t i = 0; i < NUM_OF_FRAMES; i++){
 80033a2:	2300      	movs	r3, #0
 80033a4:	75fb      	strb	r3, [r7, #23]
 80033a6:	e016      	b.n	80033d6 <extract_and_save_features+0x52>
		read_buffer_from_sd(voice_name, current_frame, FRAME_SIZE, i * FRAME_SIZE);
 80033a8:	7dfb      	ldrb	r3, [r7, #23]
 80033aa:	02db      	lsls	r3, r3, #11
 80033ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033b0:	6939      	ldr	r1, [r7, #16]
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f000 fb7a 	bl	8003aac <read_buffer_from_sd>
		process_frame(current_frame, feature_frame, FRAME_SIZE);
 80033b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80033bc:	68f9      	ldr	r1, [r7, #12]
 80033be:	6938      	ldr	r0, [r7, #16]
 80033c0:	f000 f948 	bl	8003654 <process_frame>
		save_buffer_on_sd(feature_name, feature_frame, FEATURE_SIZE);
 80033c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80033c8:	68f9      	ldr	r1, [r7, #12]
 80033ca:	6838      	ldr	r0, [r7, #0]
 80033cc:	f000 fb00 	bl	80039d0 <save_buffer_on_sd>
	for(uint8_t i = 0; i < NUM_OF_FRAMES; i++){
 80033d0:	7dfb      	ldrb	r3, [r7, #23]
 80033d2:	3301      	adds	r3, #1
 80033d4:	75fb      	strb	r3, [r7, #23]
 80033d6:	7dfb      	ldrb	r3, [r7, #23]
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d9e5      	bls.n	80033a8 <extract_and_save_features+0x24>
	}

	//Elimino el archivo de voz para quedarme solo con los features
	f_unlink(voice_name);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f00b f9e6 	bl	800e7ae <f_unlink>

	//Libero memoria utilizada
	vPortFree(current_frame);
 80033e2:	6938      	ldr	r0, [r7, #16]
 80033e4:	f00e f830 	bl	8011448 <vPortFree>
	vPortFree(feature_frame);
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	f00e f82d 	bl	8011448 <vPortFree>
	return;
 80033ee:	bf00      	nop
}
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <check_voice>:

bool check_voice(char *template_path, char *feature_path){
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b086      	sub	sp, #24
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
 80033fe:	6039      	str	r1, [r7, #0]
	float32_t *template = pvPortMalloc(FLOAT_SIZE_BYTES(FEATURE_SIZE));
 8003400:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003404:	f00d ff52 	bl	80112ac <pvPortMalloc>
 8003408:	6138      	str	r0, [r7, #16]
	float32_t *extracted_feature = pvPortMalloc(FLOAT_SIZE_BYTES(FEATURE_SIZE));
 800340a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800340e:	f00d ff4d 	bl	80112ac <pvPortMalloc>
 8003412:	60f8      	str	r0, [r7, #12]
	bool compare_res = false;
 8003414:	2300      	movs	r3, #0
 8003416:	72fb      	strb	r3, [r7, #11]
	bool is_recognized = false;
 8003418:	2300      	movs	r3, #0
 800341a:	72bb      	strb	r3, [r7, #10]
	uint8_t frame_counter = 0;
 800341c:	2300      	movs	r3, #0
 800341e:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i < NUM_OF_FRAMES; i++){
 8003420:	2300      	movs	r3, #0
 8003422:	75bb      	strb	r3, [r7, #22]
 8003424:	e023      	b.n	800346e <check_voice+0x78>
		//Leo cada bloque del archivo, y comparo bin a bin
		read_buffer_from_sd(template_path, template, FEATURE_SIZE, i * FEATURE_SIZE);
 8003426:	7dbb      	ldrb	r3, [r7, #22]
 8003428:	029b      	lsls	r3, r3, #10
 800342a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800342e:	6939      	ldr	r1, [r7, #16]
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 fb3b 	bl	8003aac <read_buffer_from_sd>
		read_buffer_from_sd(feature_path, extracted_feature, FEATURE_SIZE, i * FEATURE_SIZE);
 8003436:	7dbb      	ldrb	r3, [r7, #22]
 8003438:	029b      	lsls	r3, r3, #10
 800343a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800343e:	68f9      	ldr	r1, [r7, #12]
 8003440:	6838      	ldr	r0, [r7, #0]
 8003442:	f000 fb33 	bl	8003aac <read_buffer_from_sd>
		compare_res = compare_features(template, extracted_feature, FEATURE_SIZE);
 8003446:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800344a:	68f9      	ldr	r1, [r7, #12]
 800344c:	6938      	ldr	r0, [r7, #16]
 800344e:	f000 f93b 	bl	80036c8 <compare_features>
 8003452:	4603      	mov	r3, r0
 8003454:	72fb      	strb	r3, [r7, #11]
		if(compare_res == false){
 8003456:	7afb      	ldrb	r3, [r7, #11]
 8003458:	f083 0301 	eor.w	r3, r3, #1
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d109      	bne.n	8003476 <check_voice+0x80>
			break;
		}
		frame_counter++;																	//Aumento el conteo de bloques correctos
 8003462:	7dfb      	ldrb	r3, [r7, #23]
 8003464:	3301      	adds	r3, #1
 8003466:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i < NUM_OF_FRAMES; i++){
 8003468:	7dbb      	ldrb	r3, [r7, #22]
 800346a:	3301      	adds	r3, #1
 800346c:	75bb      	strb	r3, [r7, #22]
 800346e:	7dbb      	ldrb	r3, [r7, #22]
 8003470:	2b08      	cmp	r3, #8
 8003472:	d9d8      	bls.n	8003426 <check_voice+0x30>
 8003474:	e000      	b.n	8003478 <check_voice+0x82>
			break;
 8003476:	bf00      	nop
	}

	//Compruebo si hay NUM_OF_BLOCKS bloques correctos
	is_recognized = (frame_counter < NUM_OF_FRAMES) ? false : true;
 8003478:	7dfb      	ldrb	r3, [r7, #23]
 800347a:	2b08      	cmp	r3, #8
 800347c:	bf8c      	ite	hi
 800347e:	2301      	movhi	r3, #1
 8003480:	2300      	movls	r3, #0
 8003482:	72bb      	strb	r3, [r7, #10]
	return is_recognized;																	//Devuelvo estado del reconocimiento
 8003484:	7abb      	ldrb	r3, [r7, #10]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3718      	adds	r7, #24
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
	...

08003490 <fir_filter>:
 *
 * @param psrc Puntero al vector float32_t de origen.
 * @param pdst Puntero al vector float32_t de destino.
 * @param size Tamao de ambos vectores.
 */
static void fir_filter(float32_t *psrc, float32_t *pdst, uint32_t size){
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af02      	add	r7, sp, #8
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
	//Reservo memoria para el vector de estado que necesita la instancia del filtro FIR
	float32_t *fir_state = pvPortMalloc(FLOAT_SIZE_BYTES(STATE_SIZE));
 800349c:	f242 00c4 	movw	r0, #8388	@ 0x20c4
 80034a0:	f00d ff04 	bl	80112ac <pvPortMalloc>
 80034a4:	6178      	str	r0, [r7, #20]
	if(fir_state == NULL){
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d013      	beq.n	80034d4 <fir_filter+0x44>
		//Manejar error
		return;
	}

	//Inicializo instancia de filtro fir predeterminada
	arm_fir_init_f32(&fir_instance, NUM_TAPS, (float32_t *)filter_taps, fir_state, size);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	9300      	str	r3, [sp, #0]
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	4a0a      	ldr	r2, [pc, #40]	@ (80034dc <fir_filter+0x4c>)
 80034b4:	2132      	movs	r1, #50	@ 0x32
 80034b6:	480a      	ldr	r0, [pc, #40]	@ (80034e0 <fir_filter+0x50>)
 80034b8:	f00e fea8 	bl	801220c <arm_fir_init_f32>

	//Filtro la seal
	arm_fir_f32(&fir_instance, psrc, pdst, size);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	68ba      	ldr	r2, [r7, #8]
 80034c0:	68f9      	ldr	r1, [r7, #12]
 80034c2:	4807      	ldr	r0, [pc, #28]	@ (80034e0 <fir_filter+0x50>)
 80034c4:	f00e feb4 	bl	8012230 <arm_fir_f32>

	//Libero memoria utilizada
	vPortFree(fir_state);
 80034c8:	6978      	ldr	r0, [r7, #20]
 80034ca:	f00d ffbd 	bl	8011448 <vPortFree>
	fir_state = NULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	617b      	str	r3, [r7, #20]
	return;
 80034d2:	e000      	b.n	80034d6 <fir_filter+0x46>
		return;
 80034d4:	bf00      	nop
}
 80034d6:	3718      	adds	r7, #24
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	080181a0 	.word	0x080181a0
 80034e0:	2000097c 	.word	0x2000097c

080034e4 <hamming_window>:
 *
 * @param psrc Puntero al vector float32_t
 * @param size Tamao del vector.
 */

static void hamming_window(float32_t *psrc, uint32_t size){
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	6039      	str	r1, [r7, #0]

	// Constantes para la ventana de hamming
	const float32_t alpha = 0.54f;
 80034ee:	4b21      	ldr	r3, [pc, #132]	@ (8003574 <hamming_window+0x90>)
 80034f0:	613b      	str	r3, [r7, #16]
	const float32_t beta = 0.46f;
 80034f2:	4b21      	ldr	r3, [pc, #132]	@ (8003578 <hamming_window+0x94>)
 80034f4:	60fb      	str	r3, [r7, #12]
	float32_t hamming_coeff;

	for(uint32_t i = 0; i < size; i++){
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	e033      	b.n	8003564 <hamming_window+0x80>
		// Calculo el coeficiente de hamming para la muestra actual
		hamming_coeff = alpha - beta * arm_cos_f32((2.0f * PI * i) / (size - 1));
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	ee07 3a90 	vmov	s15, r3
 8003502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003506:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800357c <hamming_window+0x98>
 800350a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	3b01      	subs	r3, #1
 8003512:	ee07 3a90 	vmov	s15, r3
 8003516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800351a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800351e:	eeb0 0a66 	vmov.f32	s0, s13
 8003522:	f00f f9d1 	bl	80128c8 <arm_cos_f32>
 8003526:	eeb0 7a40 	vmov.f32	s14, s0
 800352a:	edd7 7a03 	vldr	s15, [r7, #12]
 800352e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003532:	ed97 7a04 	vldr	s14, [r7, #16]
 8003536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800353a:	edc7 7a02 	vstr	s15, [r7, #8]

		// Aplico coeficiente de hamming a la muestra de la seal
		psrc[i] *= hamming_coeff;
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	4413      	add	r3, r2
 8003546:	ed93 7a00 	vldr	s14, [r3]
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	4413      	add	r3, r2
 8003552:	edd7 7a02 	vldr	s15, [r7, #8]
 8003556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800355a:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t i = 0; i < size; i++){
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	3301      	adds	r3, #1
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	697a      	ldr	r2, [r7, #20]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	429a      	cmp	r2, r3
 800356a:	d3c7      	bcc.n	80034fc <hamming_window+0x18>
	}
	return;
 800356c:	bf00      	nop
}
 800356e:	3718      	adds	r7, #24
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	3f0a3d71 	.word	0x3f0a3d71
 8003578:	3eeb851f 	.word	0x3eeb851f
 800357c:	40c90fdb 	.word	0x40c90fdb

08003580 <calculate_fft>:
 *
 * @param psrc Puntero al vector float32_t de origen.
 * @param pdst Puntero al vector float32_t de destino.
 * @param size Tamao de ambos vectores.
 */
static void calculate_fft(float32_t *psrc, float32_t *pdst, uint32_t size){
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	60f8      	str	r0, [r7, #12]
 8003588:	60b9      	str	r1, [r7, #8]
 800358a:	607a      	str	r2, [r7, #4]
	//Inicializo instancia de fft
	arm_rfft_fast_init_f32(&fft_instance, size);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	b29b      	uxth	r3, r3
 8003590:	4619      	mov	r1, r3
 8003592:	4806      	ldr	r0, [pc, #24]	@ (80035ac <calculate_fft+0x2c>)
 8003594:	f00e f948 	bl	8011828 <arm_rfft_fast_init_f32>

	/*Calculo la fft*/
	arm_rfft_fast_f32(&fft_instance, psrc, pdst, 0);					//El cero indica que se hace transformada, no antitransformada
 8003598:	2300      	movs	r3, #0
 800359a:	68ba      	ldr	r2, [r7, #8]
 800359c:	68f9      	ldr	r1, [r7, #12]
 800359e:	4803      	ldr	r0, [pc, #12]	@ (80035ac <calculate_fft+0x2c>)
 80035a0:	f00e f9c6 	bl	8011930 <arm_rfft_fast_f32>
	return;
 80035a4:	bf00      	nop
}
 80035a6:	3710      	adds	r7, #16
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20000988 	.word	0x20000988

080035b0 <normalize_array>:
 *
 * @param psrc Puntero al vector float32_t.
 * @param size Tamao del vector.
 */

static void normalize_array(float32_t *psrc, uint32_t size){
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b088      	sub	sp, #32
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
	float32_t min_val, max_val;
	uint32_t min_index, max_index;
	float32_t range;
	/*Encuentro el maximo y el minimo del array*/
	arm_min_f32(psrc, size, &min_val, &min_index);
 80035ba:	f107 030c 	add.w	r3, r7, #12
 80035be:	f107 0214 	add.w	r2, r7, #20
 80035c2:	6839      	ldr	r1, [r7, #0]
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f00e f85f 	bl	8011688 <arm_min_f32>
	arm_max_f32(psrc, size, &max_val, &max_index);
 80035ca:	f107 0308 	add.w	r3, r7, #8
 80035ce:	f107 0210 	add.w	r2, r7, #16
 80035d2:	6839      	ldr	r1, [r7, #0]
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f00e f8bf 	bl	8011758 <arm_max_f32>
	/*Calculo el rango*/
	range = max_val - min_val;
 80035da:	ed97 7a04 	vldr	s14, [r7, #16]
 80035de:	edd7 7a05 	vldr	s15, [r7, #20]
 80035e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035e6:	edc7 7a06 	vstr	s15, [r7, #24]
	/*Normalizo el array*/
	for(size_t i = 0; i < size; i++){
 80035ea:	2300      	movs	r3, #0
 80035ec:	61fb      	str	r3, [r7, #28]
 80035ee:	e016      	b.n	800361e <normalize_array+0x6e>
		psrc[i] = (psrc[i] - min_val) / range;
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	4413      	add	r3, r2
 80035f8:	ed93 7a00 	vldr	s14, [r3]
 80035fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8003600:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	4413      	add	r3, r2
 800360c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003614:	edc3 7a00 	vstr	s15, [r3]
	for(size_t i = 0; i < size; i++){
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	3301      	adds	r3, #1
 800361c:	61fb      	str	r3, [r7, #28]
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	d3e4      	bcc.n	80035f0 <normalize_array+0x40>
	}
	return;
 8003626:	bf00      	nop
}
 8003628:	3720      	adds	r7, #32
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <get_fft_norm_mag>:
 *
 * @param psrc Puntero al vector float32_t de origen.
 * @param pdst Puntero al vector float32_t de destino.
 * @param size Tamao del vector pdst.
 */
static void get_fft_norm_mag(float32_t *psrc, float32_t *pdst, uint32_t size){
 800362e:	b580      	push	{r7, lr}
 8003630:	b084      	sub	sp, #16
 8003632:	af00      	add	r7, sp, #0
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
	/*Se tienen en cuenta la cantidad de numeros complejos, no de elementos en p_src*/
	/*Calculo la magnitud de la fft*/
	arm_cmplx_mag_f32(psrc, pdst, size);
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f00f f85a 	bl	80126f8 <arm_cmplx_mag_f32>

	/*Normalizo*/
	normalize_array(pdst, size);
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	68b8      	ldr	r0, [r7, #8]
 8003648:	f7ff ffb2 	bl	80035b0 <normalize_array>
	return;
 800364c:	bf00      	nop
}
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <process_frame>:
 *
 * @param psrc Puntero al vector float32_t de origen.
 * @param pdst Puntero al vector float32_t de destino.
 * @param size Tamao del vector psrc.
 */
void process_frame(float32_t *psrc, float32_t *pdst, uint32_t size){
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
	//Reservo memoria para salida filtrada
	float32_t *filtered = pvPortMalloc(FLOAT_SIZE_BYTES(size));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4618      	mov	r0, r3
 8003666:	f00d fe21 	bl	80112ac <pvPortMalloc>
 800366a:	6178      	str	r0, [r7, #20]
	if(filtered == NULL){
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d025      	beq.n	80036be <process_frame+0x6a>
		//Manejar error
		return;
	}

	//Filtro la seal
	fir_filter(psrc, filtered, size);
 8003672:	687a      	ldr	r2, [r7, #4]
 8003674:	6979      	ldr	r1, [r7, #20]
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f7ff ff0a 	bl	8003490 <fir_filter>

	//Aplico ventana de hamming al vector
	hamming_window(filtered, size);
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	6978      	ldr	r0, [r7, #20]
 8003680:	f7ff ff30 	bl	80034e4 <hamming_window>

	/*Reservo memoria para la salida de FFT y calculo la fft. Libero memoria de salida filtrada*/
	float32_t *fft_output = pvPortMalloc(FLOAT_SIZE_BYTES(size));
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4618      	mov	r0, r3
 800368a:	f00d fe0f 	bl	80112ac <pvPortMalloc>
 800368e:	6138      	str	r0, [r7, #16]
	calculate_fft(filtered, fft_output, size);
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	6939      	ldr	r1, [r7, #16]
 8003694:	6978      	ldr	r0, [r7, #20]
 8003696:	f7ff ff73 	bl	8003580 <calculate_fft>
	vPortFree(filtered);
 800369a:	6978      	ldr	r0, [r7, #20]
 800369c:	f00d fed4 	bl	8011448 <vPortFree>
	filtered = NULL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	617b      	str	r3, [r7, #20]

	/*Calculo la magnitud de la fft y libero la memoria ocupada por la fft.*/
	get_fft_norm_mag(fft_output, pdst, size / 2);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	085b      	lsrs	r3, r3, #1
 80036a8:	461a      	mov	r2, r3
 80036aa:	68b9      	ldr	r1, [r7, #8]
 80036ac:	6938      	ldr	r0, [r7, #16]
 80036ae:	f7ff ffbe 	bl	800362e <get_fft_norm_mag>
	vPortFree(fft_output);
 80036b2:	6938      	ldr	r0, [r7, #16]
 80036b4:	f00d fec8 	bl	8011448 <vPortFree>
	fft_output = NULL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	613b      	str	r3, [r7, #16]
	return;
 80036bc:	e000      	b.n	80036c0 <process_frame+0x6c>
		return;
 80036be:	bf00      	nop
}
 80036c0:	3718      	adds	r7, #24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <compare_features>:
 * @param template Puntero al template con los features guardados de antemano.
 * @param target Puntero al vector con los features obtenidos de la voz actual.
 * @param size Tamao de los vectores template y target.
 * @return comp_state Estado de la comparacion de features.
 */
bool compare_features(float32_t *template, float32_t *target, uint32_t size){
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b08a      	sub	sp, #40	@ 0x28
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
	uint32_t accepted_bins = 0;										//Bins dentro del threshold
 80036d4:	2300      	movs	r3, #0
 80036d6:	627b      	str	r3, [r7, #36]	@ 0x24
	float32_t accepted_bins_ratio;									//Proporcion de bins aceptados con respecto al total
	float32_t *diff = pvPortMalloc(FLOAT_SIZE_BYTES(size));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	4618      	mov	r0, r3
 80036de:	f00d fde5 	bl	80112ac <pvPortMalloc>
 80036e2:	61f8      	str	r0, [r7, #28]
	float32_t *abs_diff = pvPortMalloc(FLOAT_SIZE_BYTES(size));
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f00d fddf 	bl	80112ac <pvPortMalloc>
 80036ee:	61b8      	str	r0, [r7, #24]
	bool comp_state;												//Estado de comparacion de los features
	//Resto bin a bin los features y calculo el valor absoluto
	arm_sub_f32(template, target, diff, size);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	69fa      	ldr	r2, [r7, #28]
 80036f4:	68b9      	ldr	r1, [r7, #8]
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f00f f926 	bl	8012948 <arm_sub_f32>
	arm_abs_f32(diff, abs_diff, size);
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	69b9      	ldr	r1, [r7, #24]
 8003700:	69f8      	ldr	r0, [r7, #28]
 8003702:	f00f f967 	bl	80129d4 <arm_abs_f32>

	//Cuento cuantos bins estan por debajo del threshold
	for(uint32_t i = 0; i < size; i++){
 8003706:	2300      	movs	r3, #0
 8003708:	623b      	str	r3, [r7, #32]
 800370a:	e012      	b.n	8003732 <compare_features+0x6a>
		if(abs_diff[i] < DIF_THRESHOLD){
 800370c:	6a3b      	ldr	r3, [r7, #32]
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4413      	add	r3, r2
 8003714:	edd3 7a00 	vldr	s15, [r3]
 8003718:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003784 <compare_features+0xbc>
 800371c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003724:	d502      	bpl.n	800372c <compare_features+0x64>
			accepted_bins++;
 8003726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003728:	3301      	adds	r3, #1
 800372a:	627b      	str	r3, [r7, #36]	@ 0x24
	for(uint32_t i = 0; i < size; i++){
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	3301      	adds	r3, #1
 8003730:	623b      	str	r3, [r7, #32]
 8003732:	6a3a      	ldr	r2, [r7, #32]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	429a      	cmp	r2, r3
 8003738:	d3e8      	bcc.n	800370c <compare_features+0x44>
		}
	}

	/*Libero la memoria utilizada*/
	vPortFree(diff);
 800373a:	69f8      	ldr	r0, [r7, #28]
 800373c:	f00d fe84 	bl	8011448 <vPortFree>
	vPortFree(abs_diff);
 8003740:	69b8      	ldr	r0, [r7, #24]
 8003742:	f00d fe81 	bl	8011448 <vPortFree>

	//Calculo el ratio de bins aceptados
	accepted_bins_ratio = ((float32_t) accepted_bins) / size;
 8003746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003748:	ee07 3a90 	vmov	s15, r3
 800374c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	ee07 3a90 	vmov	s15, r3
 8003756:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800375a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800375e:	edc7 7a05 	vstr	s15, [r7, #20]

	//Verifico si el ratio de bins aceptados es mayor al threshold BIN_RATIO_THRESHOLD
	comp_state = (accepted_bins_ratio >= BIN_RATIO_THRESHOLD) ? true : false;
 8003762:	edd7 7a05 	vldr	s15, [r7, #20]
 8003766:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003788 <compare_features+0xc0>
 800376a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800376e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003772:	bfac      	ite	ge
 8003774:	2301      	movge	r3, #1
 8003776:	2300      	movlt	r3, #0
 8003778:	74fb      	strb	r3, [r7, #19]
	return comp_state;
 800377a:	7cfb      	ldrb	r3, [r7, #19]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3728      	adds	r7, #40	@ 0x28
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	3dcccccd 	.word	0x3dcccccd
 8003788:	3f666666 	.word	0x3f666666

0800378c <send_uart>:

extern UART_HandleTypeDef huart2;
extern RTC_HandleTypeDef hrtc;			//Handler del RTC


void send_uart(char *string){
 800378c:	b580      	push	{r7, lr}
 800378e:	b082      	sub	sp, #8
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(UART, (uint8_t *)string, strlen (string), HAL_MAX_DELAY);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7fc fd8d 	bl	80002b4 <strlen>
 800379a:	4603      	mov	r3, r0
 800379c:	b29a      	uxth	r2, r3
 800379e:	f04f 33ff 	mov.w	r3, #4294967295
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	4803      	ldr	r0, [pc, #12]	@ (80037b4 <send_uart+0x28>)
 80037a6:	f005 f8c1 	bl	800892c <HAL_UART_Transmit>
	return;
 80037aa:	bf00      	nop
}
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	200004c0 	.word	0x200004c0

080037b8 <mount_sd>:
		send_uart(str);
	}
	return;
}

FRESULT mount_sd(char* path){
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, path, 1);
 80037c0:	2201      	movs	r2, #1
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	480a      	ldr	r0, [pc, #40]	@ (80037f0 <mount_sd+0x38>)
 80037c6:	f009 fabd 	bl	800cd44 <f_mount>
 80037ca:	4603      	mov	r3, r0
 80037cc:	461a      	mov	r2, r3
 80037ce:	4b09      	ldr	r3, [pc, #36]	@ (80037f4 <mount_sd+0x3c>)
 80037d0:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 80037d2:	4b08      	ldr	r3, [pc, #32]	@ (80037f4 <mount_sd+0x3c>)
 80037d4:	781b      	ldrb	r3, [r3, #0]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d004      	beq.n	80037e4 <mount_sd+0x2c>
		send_uart("Error al montar la tarjeta SD!!!\n");
 80037da:	4807      	ldr	r0, [pc, #28]	@ (80037f8 <mount_sd+0x40>)
 80037dc:	f7ff ffd6 	bl	800378c <send_uart>
		while(1);
 80037e0:	bf00      	nop
 80037e2:	e7fd      	b.n	80037e0 <mount_sd+0x28>
	}
	return fresult;
 80037e4:	4b03      	ldr	r3, [pc, #12]	@ (80037f4 <mount_sd+0x3c>)
 80037e6:	781b      	ldrb	r3, [r3, #0]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}
 80037f0:	200009a0 	.word	0x200009a0
 80037f4:	20002b58 	.word	0x20002b58
 80037f8:	080145f8 	.word	0x080145f8

080037fc <unmount_sd>:

FRESULT unmount_sd(char* path){
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 8003804:	2201      	movs	r2, #1
 8003806:	6879      	ldr	r1, [r7, #4]
 8003808:	2000      	movs	r0, #0
 800380a:	f009 fa9b 	bl	800cd44 <f_mount>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	4b08      	ldr	r3, [pc, #32]	@ (8003834 <unmount_sd+0x38>)
 8003814:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 8003816:	4b07      	ldr	r3, [pc, #28]	@ (8003834 <unmount_sd+0x38>)
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d004      	beq.n	8003828 <unmount_sd+0x2c>
		send_uart("Error al desmontar la tarjeta SD!!!\n");
 800381e:	4806      	ldr	r0, [pc, #24]	@ (8003838 <unmount_sd+0x3c>)
 8003820:	f7ff ffb4 	bl	800378c <send_uart>
		while(1);
 8003824:	bf00      	nop
 8003826:	e7fd      	b.n	8003824 <unmount_sd+0x28>
	}
	return fresult;
 8003828:	4b02      	ldr	r3, [pc, #8]	@ (8003834 <unmount_sd+0x38>)
 800382a:	781b      	ldrb	r3, [r3, #0]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3708      	adds	r7, #8
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	20002b58 	.word	0x20002b58
 8003838:	0801461c 	.word	0x0801461c

0800383c <check_if_file_exists>:


FRESULT check_if_file_exists(char *filename){
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
	fresult = f_stat(filename, &fno);
 8003844:	4909      	ldr	r1, [pc, #36]	@ (800386c <check_if_file_exists+0x30>)
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f00a ff57 	bl	800e6fa <f_stat>
 800384c:	4603      	mov	r3, r0
 800384e:	461a      	mov	r2, r3
 8003850:	4b07      	ldr	r3, [pc, #28]	@ (8003870 <check_if_file_exists+0x34>)
 8003852:	701a      	strb	r2, [r3, #0]
	return (fresult != FR_OK) ? FR_NO_FILE : fresult;
 8003854:	4b06      	ldr	r3, [pc, #24]	@ (8003870 <check_if_file_exists+0x34>)
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d101      	bne.n	8003860 <check_if_file_exists+0x24>
 800385c:	2300      	movs	r3, #0
 800385e:	e000      	b.n	8003862 <check_if_file_exists+0x26>
 8003860:	2304      	movs	r3, #4
}
 8003862:	4618      	mov	r0, r3
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20002a38 	.word	0x20002a38
 8003870:	20002b58 	.word	0x20002b58

08003874 <create_file>:


FRESULT create_file(char *filename, char *header){
 8003874:	b580      	push	{r7, lr}
 8003876:	f5ad 5d83 	sub.w	sp, sp, #4192	@ 0x1060
 800387a:	af00      	add	r7, sp, #0
 800387c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003880:	f843 0c5c 	str.w	r0, [r3, #-92]
 8003884:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003888:	f843 1c60 	str.w	r1, [r3, #-96]
	FIL fil;
	/*Creo el archivo*/
	fresult = f_open(&fil, filename, FA_CREATE_ALWAYS | FA_WRITE);
 800388c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003890:	4619      	mov	r1, r3
 8003892:	f107 0320 	add.w	r3, r7, #32
 8003896:	3b18      	subs	r3, #24
 8003898:	220a      	movs	r2, #10
 800389a:	f851 1c5c 	ldr.w	r1, [r1, #-92]
 800389e:	4618      	mov	r0, r3
 80038a0:	f009 fab4 	bl	800ce0c <f_open>
 80038a4:	4603      	mov	r3, r0
 80038a6:	461a      	mov	r2, r3
 80038a8:	4b26      	ldr	r3, [pc, #152]	@ (8003944 <create_file+0xd0>)
 80038aa:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 80038ac:	4b25      	ldr	r3, [pc, #148]	@ (8003944 <create_file+0xd0>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d002      	beq.n	80038ba <create_file+0x46>
		return fresult;
 80038b4:	4b23      	ldr	r3, [pc, #140]	@ (8003944 <create_file+0xd0>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	e03f      	b.n	800393a <create_file+0xc6>
	}
	/*Escribo el header*/
	fresult = f_write(&fil, header, strlen(header), &bw);
 80038ba:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80038be:	f853 0c60 	ldr.w	r0, [r3, #-96]
 80038c2:	f7fc fcf7 	bl	80002b4 <strlen>
 80038c6:	4602      	mov	r2, r0
 80038c8:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80038cc:	4619      	mov	r1, r3
 80038ce:	f107 0020 	add.w	r0, r7, #32
 80038d2:	3818      	subs	r0, #24
 80038d4:	4b1c      	ldr	r3, [pc, #112]	@ (8003948 <create_file+0xd4>)
 80038d6:	f851 1c60 	ldr.w	r1, [r1, #-96]
 80038da:	f009 ff53 	bl	800d784 <f_write>
 80038de:	4603      	mov	r3, r0
 80038e0:	461a      	mov	r2, r3
 80038e2:	4b18      	ldr	r3, [pc, #96]	@ (8003944 <create_file+0xd0>)
 80038e4:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK || bw < strlen(header)){
 80038e6:	4b17      	ldr	r3, [pc, #92]	@ (8003944 <create_file+0xd0>)
 80038e8:	781b      	ldrb	r3, [r3, #0]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10a      	bne.n	8003904 <create_file+0x90>
 80038ee:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80038f2:	f853 0c60 	ldr.w	r0, [r3, #-96]
 80038f6:	f7fc fcdd 	bl	80002b4 <strlen>
 80038fa:	4602      	mov	r2, r0
 80038fc:	4b12      	ldr	r3, [pc, #72]	@ (8003948 <create_file+0xd4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	429a      	cmp	r2, r3
 8003902:	d90e      	bls.n	8003922 <create_file+0xae>
		f_close(&fil);
 8003904:	f107 0320 	add.w	r3, r7, #32
 8003908:	3b18      	subs	r3, #24
 800390a:	4618      	mov	r0, r3
 800390c:	f00a fa83 	bl	800de16 <f_close>
		return (fresult != FR_OK) ? fresult : FR_DISK_ERR;
 8003910:	4b0c      	ldr	r3, [pc, #48]	@ (8003944 <create_file+0xd0>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d002      	beq.n	800391e <create_file+0xaa>
 8003918:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <create_file+0xd0>)
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	e00d      	b.n	800393a <create_file+0xc6>
 800391e:	2301      	movs	r3, #1
 8003920:	e00b      	b.n	800393a <create_file+0xc6>
	}
	/*Cierro el archivo*/
	fresult = f_close(&fil);
 8003922:	f107 0320 	add.w	r3, r7, #32
 8003926:	3b18      	subs	r3, #24
 8003928:	4618      	mov	r0, r3
 800392a:	f00a fa74 	bl	800de16 <f_close>
 800392e:	4603      	mov	r3, r0
 8003930:	461a      	mov	r2, r3
 8003932:	4b04      	ldr	r3, [pc, #16]	@ (8003944 <create_file+0xd0>)
 8003934:	701a      	strb	r2, [r3, #0]
	return fresult;
 8003936:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <create_file+0xd0>)
 8003938:	781b      	ldrb	r3, [r3, #0]
}
 800393a:	4618      	mov	r0, r3
 800393c:	f507 5783 	add.w	r7, r7, #4192	@ 0x1060
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	20002b58 	.word	0x20002b58
 8003948:	20002b60 	.word	0x20002b60

0800394c <get_time_from_rtc>:

void get_time_from_rtc(char *rtc_lecture){
 800394c:	b580      	push	{r7, lr}
 800394e:	b08c      	sub	sp, #48	@ 0x30
 8003950:	af02      	add	r7, sp, #8
 8003952:	6078      	str	r0, [r7, #4]
	/***Esta funcion devuelve en formato string la fecha y hora actual usando el RTC***/
	RTC_TimeTypeDef currentTime;
	RTC_DateTypeDef currentDate;
	char *time = pvPortMalloc(15 * sizeof(char));
 8003954:	200f      	movs	r0, #15
 8003956:	f00d fca9 	bl	80112ac <pvPortMalloc>
 800395a:	6278      	str	r0, [r7, #36]	@ 0x24
	/*Obtengo el tiempo actual*/
	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 800395c:	f107 0310 	add.w	r3, r7, #16
 8003960:	2200      	movs	r2, #0
 8003962:	4619      	mov	r1, r3
 8003964:	4817      	ldr	r0, [pc, #92]	@ (80039c4 <get_time_from_rtc+0x78>)
 8003966:	f003 fcda 	bl	800731e <HAL_RTC_GetTime>
	/*Obtengo la fecha actual*/
	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 800396a:	f107 030c 	add.w	r3, r7, #12
 800396e:	2200      	movs	r2, #0
 8003970:	4619      	mov	r1, r3
 8003972:	4814      	ldr	r0, [pc, #80]	@ (80039c4 <get_time_from_rtc+0x78>)
 8003974:	f003 fdb5 	bl	80074e2 <HAL_RTC_GetDate>
	/*Guardo fecha y hora en los buffers correspondientes*/
	snprintf(time, 15, "%02d:%02d:%02d ", currentTime.Hours, currentTime.Minutes, currentTime.Seconds);
 8003978:	7c3b      	ldrb	r3, [r7, #16]
 800397a:	4619      	mov	r1, r3
 800397c:	7c7b      	ldrb	r3, [r7, #17]
 800397e:	7cba      	ldrb	r2, [r7, #18]
 8003980:	9201      	str	r2, [sp, #4]
 8003982:	9300      	str	r3, [sp, #0]
 8003984:	460b      	mov	r3, r1
 8003986:	4a10      	ldr	r2, [pc, #64]	@ (80039c8 <get_time_from_rtc+0x7c>)
 8003988:	210f      	movs	r1, #15
 800398a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800398c:	f00f fbfc 	bl	8013188 <sniprintf>
	snprintf(rtc_lecture, 15, "%02d-%02d-%2d ", currentDate.Date, currentDate.Month, 2000 + currentDate.Year);
 8003990:	7bbb      	ldrb	r3, [r7, #14]
 8003992:	4619      	mov	r1, r3
 8003994:	7b7b      	ldrb	r3, [r7, #13]
 8003996:	461a      	mov	r2, r3
 8003998:	7bfb      	ldrb	r3, [r7, #15]
 800399a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800399e:	9301      	str	r3, [sp, #4]
 80039a0:	9200      	str	r2, [sp, #0]
 80039a2:	460b      	mov	r3, r1
 80039a4:	4a09      	ldr	r2, [pc, #36]	@ (80039cc <get_time_from_rtc+0x80>)
 80039a6:	210f      	movs	r1, #15
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f00f fbed 	bl	8013188 <sniprintf>
	strcat(rtc_lecture, time);
 80039ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f00f fc82 	bl	80132ba <strcat>
	vPortFree(time);
 80039b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80039b8:	f00d fd46 	bl	8011448 <vPortFree>
	return;
 80039bc:	bf00      	nop
}
 80039be:	3728      	adds	r7, #40	@ 0x28
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	20000400 	.word	0x20000400
 80039c8:	08014644 	.word	0x08014644
 80039cc:	08014654 	.word	0x08014654

080039d0 <save_buffer_on_sd>:

FRESULT save_buffer_on_sd(char *filename, float *buffer, size_t size){
 80039d0:	b580      	push	{r7, lr}
 80039d2:	f5ad 5d83 	sub.w	sp, sp, #4192	@ 0x1060
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80039de:	f843 0c5c 	str.w	r0, [r3, #-92]
 80039e2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80039e6:	f843 1c60 	str.w	r1, [r3, #-96]
 80039ea:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80039ee:	f843 2c64 	str.w	r2, [r3, #-100]
	 * Es importante que el archivo sea .bin, ya que es ms conveniente guardar
	 * los datos en este formato (ocupa menos espacio y es ms directa la escritura).
	 */
	//Abro el archivo
	FIL fil;
	fresult = f_open(&fil, filename, FA_OPEN_APPEND | FA_WRITE);						//Se abre con append por si es necesario seguir escribiendo desde el final
 80039f2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80039f6:	4619      	mov	r1, r3
 80039f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80039fc:	3b18      	subs	r3, #24
 80039fe:	2232      	movs	r2, #50	@ 0x32
 8003a00:	f851 1c5c 	ldr.w	r1, [r1, #-92]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f009 fa01 	bl	800ce0c <f_open>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	4b25      	ldr	r3, [pc, #148]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a10:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 8003a12:	4b24      	ldr	r3, [pc, #144]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d002      	beq.n	8003a20 <save_buffer_on_sd+0x50>
		return fresult;
 8003a1a:	4b22      	ldr	r3, [pc, #136]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	e03a      	b.n	8003a96 <save_buffer_on_sd+0xc6>
	}
	//Escribo los datos del buffer en el archivo
	fresult = f_write(&fil, buffer, FLOAT_SIZE_BYTES(size), &bw);
 8003a20:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003a24:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8003a28:	009a      	lsls	r2, r3, #2
 8003a2a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003a2e:	4619      	mov	r1, r3
 8003a30:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8003a34:	3818      	subs	r0, #24
 8003a36:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa8 <save_buffer_on_sd+0xd8>)
 8003a38:	f851 1c60 	ldr.w	r1, [r1, #-96]
 8003a3c:	f009 fea2 	bl	800d784 <f_write>
 8003a40:	4603      	mov	r3, r0
 8003a42:	461a      	mov	r2, r3
 8003a44:	4b17      	ldr	r3, [pc, #92]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a46:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK || bw < FLOAT_SIZE_BYTES(size)){
 8003a48:	4b16      	ldr	r3, [pc, #88]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d108      	bne.n	8003a62 <save_buffer_on_sd+0x92>
 8003a50:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003a54:	f853 3c64 	ldr.w	r3, [r3, #-100]
 8003a58:	009a      	lsls	r2, r3, #2
 8003a5a:	4b13      	ldr	r3, [pc, #76]	@ (8003aa8 <save_buffer_on_sd+0xd8>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d90e      	bls.n	8003a80 <save_buffer_on_sd+0xb0>
		f_close(&fil);																	//Frente a un error cierro el archivo y salgo de la funcion
 8003a62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a66:	3b18      	subs	r3, #24
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f00a f9d4 	bl	800de16 <f_close>
		return (fresult != FR_OK) ? fresult : FR_DISK_ERR;								//Si se escribieron bytes de menos, devuelve FR_DISK_ERR
 8003a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <save_buffer_on_sd+0xac>
 8003a76:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	e00c      	b.n	8003a96 <save_buffer_on_sd+0xc6>
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e00a      	b.n	8003a96 <save_buffer_on_sd+0xc6>
	}

	//Cierro el archivo
	fresult = f_close(&fil);
 8003a80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a84:	3b18      	subs	r3, #24
 8003a86:	4618      	mov	r0, r3
 8003a88:	f00a f9c5 	bl	800de16 <f_close>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	461a      	mov	r2, r3
 8003a90:	4b04      	ldr	r3, [pc, #16]	@ (8003aa4 <save_buffer_on_sd+0xd4>)
 8003a92:	701a      	strb	r2, [r3, #0]
	return FR_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	f507 5783 	add.w	r7, r7, #4192	@ 0x1060
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	20002b58 	.word	0x20002b58
 8003aa8:	20002b60 	.word	0x20002b60

08003aac <read_buffer_from_sd>:

FRESULT read_buffer_from_sd(char *filename, float *buffer, size_t size, uint32_t current_pos){
 8003aac:	b5b0      	push	{r4, r5, r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
 8003ab8:	603b      	str	r3, [r7, #0]
	 * La funcion esta pensada para leer de a bloques iguales, no guarda la ultima
	 * posicion del puntero de lectura, se debe llevar cuenta externamente.
	 */

	//Abro el archivo
	fresult = f_open(&fil, filename, FA_READ);
 8003aba:	2201      	movs	r2, #1
 8003abc:	68f9      	ldr	r1, [r7, #12]
 8003abe:	4823      	ldr	r0, [pc, #140]	@ (8003b4c <read_buffer_from_sd+0xa0>)
 8003ac0:	f009 f9a4 	bl	800ce0c <f_open>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	4b21      	ldr	r3, [pc, #132]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003aca:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 8003acc:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d002      	beq.n	8003ada <read_buffer_from_sd+0x2e>
		return fresult;
 8003ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	e033      	b.n	8003b42 <read_buffer_from_sd+0x96>
	}

	//Posiciono el puntero de lectura en el archivo
	fresult = f_lseek(&fil, current_pos);
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	2200      	movs	r2, #0
 8003ade:	461c      	mov	r4, r3
 8003ae0:	4615      	mov	r5, r2
 8003ae2:	4622      	mov	r2, r4
 8003ae4:	462b      	mov	r3, r5
 8003ae6:	4819      	ldr	r0, [pc, #100]	@ (8003b4c <read_buffer_from_sd+0xa0>)
 8003ae8:	f00a f9c4 	bl	800de74 <f_lseek>
 8003aec:	4603      	mov	r3, r0
 8003aee:	461a      	mov	r2, r3
 8003af0:	4b17      	ldr	r3, [pc, #92]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003af2:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 8003af4:	4b16      	ldr	r3, [pc, #88]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d005      	beq.n	8003b08 <read_buffer_from_sd+0x5c>
		f_close(&fil);
 8003afc:	4813      	ldr	r0, [pc, #76]	@ (8003b4c <read_buffer_from_sd+0xa0>)
 8003afe:	f00a f98a 	bl	800de16 <f_close>
		return fresult;
 8003b02:	4b13      	ldr	r3, [pc, #76]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	e01c      	b.n	8003b42 <read_buffer_from_sd+0x96>
	}

	//Leo el bloque de tamao size desde el archivo
	fresult = f_read(&fil, buffer, FLOAT_SIZE_BYTES(size), &br);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	009a      	lsls	r2, r3, #2
 8003b0c:	4b11      	ldr	r3, [pc, #68]	@ (8003b54 <read_buffer_from_sd+0xa8>)
 8003b0e:	68b9      	ldr	r1, [r7, #8]
 8003b10:	480e      	ldr	r0, [pc, #56]	@ (8003b4c <read_buffer_from_sd+0xa0>)
 8003b12:	f009 fc70 	bl	800d3f6 <f_read>
 8003b16:	4603      	mov	r3, r0
 8003b18:	461a      	mov	r2, r3
 8003b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003b1c:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d005      	beq.n	8003b32 <read_buffer_from_sd+0x86>
		f_close(&fil);
 8003b26:	4809      	ldr	r0, [pc, #36]	@ (8003b4c <read_buffer_from_sd+0xa0>)
 8003b28:	f00a f975 	bl	800de16 <f_close>
		return fresult;
 8003b2c:	4b08      	ldr	r3, [pc, #32]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	e007      	b.n	8003b42 <read_buffer_from_sd+0x96>
	}

	//Cierro el archivo
	fresult = f_close(&fil);
 8003b32:	4806      	ldr	r0, [pc, #24]	@ (8003b4c <read_buffer_from_sd+0xa0>)
 8003b34:	f00a f96f 	bl	800de16 <f_close>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	4b04      	ldr	r3, [pc, #16]	@ (8003b50 <read_buffer_from_sd+0xa4>)
 8003b3e:	701a      	strb	r2, [r3, #0]
	return FR_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bdb0      	pop	{r4, r5, r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	200019e0 	.word	0x200019e0
 8003b50:	20002b58 	.word	0x20002b58
 8003b54:	20002b5c 	.word	0x20002b5c

08003b58 <write_entry>:



FRESULT write_entry(char *filename, char *entry){
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	f5ad 5d83 	sub.w	sp, sp, #4192	@ 0x1060
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003b66:	f843 0c64 	str.w	r0, [r3, #-100]
 8003b6a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003b6e:	f843 1c68 	str.w	r1, [r3, #-104]
	FIL fil;
	/*Abro el archivo en modo append*/
	fresult = f_open(&fil, filename, FA_OPEN_APPEND | FA_WRITE);
 8003b72:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003b76:	4619      	mov	r1, r3
 8003b78:	f107 0308 	add.w	r3, r7, #8
 8003b7c:	2232      	movs	r2, #50	@ 0x32
 8003b7e:	f851 1c64 	ldr.w	r1, [r1, #-100]
 8003b82:	4618      	mov	r0, r3
 8003b84:	f009 f942 	bl	800ce0c <f_open>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003c44 <write_entry+0xec>)
 8003b8e:	701a      	strb	r2, [r3, #0]
	if(fresult == FR_OK){
 8003b90:	4b2c      	ldr	r3, [pc, #176]	@ (8003c44 <write_entry+0xec>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d14c      	bne.n	8003c32 <write_entry+0xda>
		char *buffer = pvPortMalloc(70 * sizeof(char));
 8003b98:	2046      	movs	r0, #70	@ 0x46
 8003b9a:	f00d fb87 	bl	80112ac <pvPortMalloc>
 8003b9e:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8003ba2:	f103 0304 	add.w	r3, r3, #4
 8003ba6:	6018      	str	r0, [r3, #0]
		snprintf(buffer, 70, "%s\n", entry);
 8003ba8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003bac:	f853 3c68 	ldr.w	r3, [r3, #-104]
 8003bb0:	4a25      	ldr	r2, [pc, #148]	@ (8003c48 <write_entry+0xf0>)
 8003bb2:	2146      	movs	r1, #70	@ 0x46
 8003bb4:	f507 5083 	add.w	r0, r7, #4192	@ 0x1060
 8003bb8:	f100 0004 	add.w	r0, r0, #4
 8003bbc:	6800      	ldr	r0, [r0, #0]
 8003bbe:	f00f fae3 	bl	8013188 <sniprintf>
		/*Escribo la entrada en el archivo*/
		fresult = f_write(&fil, buffer, strlen(buffer), &bw);
 8003bc2:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8003bc6:	f103 0304 	add.w	r3, r3, #4
 8003bca:	6818      	ldr	r0, [r3, #0]
 8003bcc:	f7fc fb72 	bl	80002b4 <strlen>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	f107 0008 	add.w	r0, r7, #8
 8003bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c4c <write_entry+0xf4>)
 8003bd8:	f507 5183 	add.w	r1, r7, #4192	@ 0x1060
 8003bdc:	f101 0104 	add.w	r1, r1, #4
 8003be0:	6809      	ldr	r1, [r1, #0]
 8003be2:	f009 fdcf 	bl	800d784 <f_write>
 8003be6:	4603      	mov	r3, r0
 8003be8:	461a      	mov	r2, r3
 8003bea:	4b16      	ldr	r3, [pc, #88]	@ (8003c44 <write_entry+0xec>)
 8003bec:	701a      	strb	r2, [r3, #0]
		if(fresult != FR_OK || bw < strlen(buffer)){
 8003bee:	4b15      	ldr	r3, [pc, #84]	@ (8003c44 <write_entry+0xec>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10b      	bne.n	8003c0e <write_entry+0xb6>
 8003bf6:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8003bfa:	f103 0304 	add.w	r3, r3, #4
 8003bfe:	6818      	ldr	r0, [r3, #0]
 8003c00:	f7fc fb58 	bl	80002b4 <strlen>
 8003c04:	4602      	mov	r2, r0
 8003c06:	4b11      	ldr	r3, [pc, #68]	@ (8003c4c <write_entry+0xf4>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d901      	bls.n	8003c12 <write_entry+0xba>
			return FR_DISK_ERR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e011      	b.n	8003c36 <write_entry+0xde>
		}
		vPortFree(buffer);
 8003c12:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8003c16:	f103 0304 	add.w	r3, r3, #4
 8003c1a:	6818      	ldr	r0, [r3, #0]
 8003c1c:	f00d fc14 	bl	8011448 <vPortFree>
		fresult = f_close(&fil);
 8003c20:	f107 0308 	add.w	r3, r7, #8
 8003c24:	4618      	mov	r0, r3
 8003c26:	f00a f8f6 	bl	800de16 <f_close>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4b05      	ldr	r3, [pc, #20]	@ (8003c44 <write_entry+0xec>)
 8003c30:	701a      	strb	r2, [r3, #0]
	}
	return fresult;
 8003c32:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <write_entry+0xec>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	f507 5783 	add.w	r7, r7, #4192	@ 0x1060
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	20002b58 	.word	0x20002b58
 8003c48:	08014664 	.word	0x08014664
 8003c4c:	20002b60 	.word	0x20002b60

08003c50 <search_user>:

FRESULT search_user(char *filename, char *user_key, char *user_name){
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b0a6      	sub	sp, #152	@ 0x98
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
	char line[LINE_BUFFER_SIZE];
	char *line_key;
	char *line_user;
	//Abro el archivo
	fresult = f_open(&fil, filename, FA_READ);
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	68f9      	ldr	r1, [r7, #12]
 8003c60:	482f      	ldr	r0, [pc, #188]	@ (8003d20 <search_user+0xd0>)
 8003c62:	f009 f8d3 	bl	800ce0c <f_open>
 8003c66:	4603      	mov	r3, r0
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d24 <search_user+0xd4>)
 8003c6c:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 8003c6e:	4b2d      	ldr	r3, [pc, #180]	@ (8003d24 <search_user+0xd4>)
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d002      	beq.n	8003c7c <search_user+0x2c>
		return fresult;
 8003c76:	4b2b      	ldr	r3, [pc, #172]	@ (8003d24 <search_user+0xd4>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	e04c      	b.n	8003d16 <search_user+0xc6>
	}

	//Descarto el header
	f_gets(line, LINE_BUFFER_SIZE, &fil);
 8003c7c:	f107 0310 	add.w	r3, r7, #16
 8003c80:	4a27      	ldr	r2, [pc, #156]	@ (8003d20 <search_user+0xd0>)
 8003c82:	2180      	movs	r1, #128	@ 0x80
 8003c84:	4618      	mov	r0, r3
 8003c86:	f00a fe9a 	bl	800e9be <f_gets>

	//Busco el usuario asociado linea por linea
	while(f_gets(line, LINE_BUFFER_SIZE, &fil) != NULL){
 8003c8a:	e032      	b.n	8003cf2 <search_user+0xa2>
		line_key = strtok(line, " ");								//Separo la clave
 8003c8c:	f107 0310 	add.w	r3, r7, #16
 8003c90:	4925      	ldr	r1, [pc, #148]	@ (8003d28 <search_user+0xd8>)
 8003c92:	4618      	mov	r0, r3
 8003c94:	f00f fb34 	bl	8013300 <strtok>
 8003c98:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
		line_user = strtok(NULL, "\n");								//Separo el usuario
 8003c9c:	4923      	ldr	r1, [pc, #140]	@ (8003d2c <search_user+0xdc>)
 8003c9e:	2000      	movs	r0, #0
 8003ca0:	f00f fb2e 	bl	8013300 <strtok>
 8003ca4:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90

		//Comparo clave
		if(line_key && strcmp(line_key, user_key) == 0){
 8003ca8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d01a      	beq.n	8003ce6 <search_user+0x96>
 8003cb0:	68b9      	ldr	r1, [r7, #8]
 8003cb2:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8003cb6:	f7fc faf3 	bl	80002a0 <strcmp>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d112      	bne.n	8003ce6 <search_user+0x96>
			if(line_user){
 8003cc0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00e      	beq.n	8003ce6 <search_user+0x96>
				strncpy(user_name, line_user, USER_STR_SIZE - 1);
 8003cc8:	2231      	movs	r2, #49	@ 0x31
 8003cca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f00f fb02 	bl	80132d8 <strncpy>
				user_name[USER_STR_SIZE - 1] = '\0';				//Me aseguro de que haya terminacion nula
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3331      	adds	r3, #49	@ 0x31
 8003cd8:	2200      	movs	r2, #0
 8003cda:	701a      	strb	r2, [r3, #0]
				f_close(&fil);
 8003cdc:	4810      	ldr	r0, [pc, #64]	@ (8003d20 <search_user+0xd0>)
 8003cde:	f00a f89a 	bl	800de16 <f_close>
				return FR_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	e017      	b.n	8003d16 <search_user+0xc6>
			}
		}

		//Limpio la linea para que no se acumulen caracteres de palabras largas
		clear_buffer(line, LINE_BUFFER_SIZE);
 8003ce6:	f107 0310 	add.w	r3, r7, #16
 8003cea:	2180      	movs	r1, #128	@ 0x80
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 fb35 	bl	800435c <clear_buffer>
	while(f_gets(line, LINE_BUFFER_SIZE, &fil) != NULL){
 8003cf2:	f107 0310 	add.w	r3, r7, #16
 8003cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8003d20 <search_user+0xd0>)
 8003cf8:	2180      	movs	r1, #128	@ 0x80
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f00a fe5f 	bl	800e9be <f_gets>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1c2      	bne.n	8003c8c <search_user+0x3c>
	}

	//Si se llego al final sin encontrar el usuario, devuelve mensaje de error
	fresult = f_close(&fil);
 8003d06:	4806      	ldr	r0, [pc, #24]	@ (8003d20 <search_user+0xd0>)
 8003d08:	f00a f885 	bl	800de16 <f_close>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4b04      	ldr	r3, [pc, #16]	@ (8003d24 <search_user+0xd4>)
 8003d12:	701a      	strb	r2, [r3, #0]
	return FR_NO_FILE;												//Devuelve FR_NO_FILE si no se encuentra el usuario
 8003d14:	2304      	movs	r3, #4
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3798      	adds	r7, #152	@ 0x98
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
 8003d1e:	bf00      	nop
 8003d20:	200019e0 	.word	0x200019e0
 8003d24:	20002b58 	.word	0x20002b58
 8003d28:	08014668 	.word	0x08014668
 8003d2c:	0801466c 	.word	0x0801466c

08003d30 <initialize_files>:
#define ENTRY_STR_SIZE 60
/*Este archivo contiene las funciones principales de la tarea SD*/
#define NO_DATABASE FR_NO_FILE
#define NO_REGISTER FR_DISK_ERR

FRESULT initialize_files(void){
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b082      	sub	sp, #8
 8003d34:	af00      	add	r7, sp, #0
	FRESULT res;

	//Chequeo que exista el archivo con la database de usuarios
	res = check_if_file_exists("usuarios.txt");
 8003d36:	4811      	ldr	r0, [pc, #68]	@ (8003d7c <initialize_files+0x4c>)
 8003d38:	f7ff fd80 	bl	800383c <check_if_file_exists>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	71fb      	strb	r3, [r7, #7]
	if(res != FR_OK){
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <initialize_files+0x1a>
		return NO_DATABASE;
 8003d46:	2304      	movs	r3, #4
 8003d48:	e013      	b.n	8003d72 <initialize_files+0x42>
	}

	//Chequeo si existe el archivo de registro de accesos. Si no existe, lo creo
	res = check_if_file_exists("registro.txt");
 8003d4a:	480d      	ldr	r0, [pc, #52]	@ (8003d80 <initialize_files+0x50>)
 8003d4c:	f7ff fd76 	bl	800383c <check_if_file_exists>
 8003d50:	4603      	mov	r3, r0
 8003d52:	71fb      	strb	r3, [r7, #7]
	if(res != FR_OK){
 8003d54:	79fb      	ldrb	r3, [r7, #7]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00a      	beq.n	8003d70 <initialize_files+0x40>
		res = create_file("registro.txt", "Fecha Usuario Estado\n");
 8003d5a:	490a      	ldr	r1, [pc, #40]	@ (8003d84 <initialize_files+0x54>)
 8003d5c:	4808      	ldr	r0, [pc, #32]	@ (8003d80 <initialize_files+0x50>)
 8003d5e:	f7ff fd89 	bl	8003874 <create_file>
 8003d62:	4603      	mov	r3, r0
 8003d64:	71fb      	strb	r3, [r7, #7]
		if(res != FR_OK){
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <initialize_files+0x40>
			return NO_REGISTER;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e000      	b.n	8003d72 <initialize_files+0x42>
		}
	}
	return FR_OK;
 8003d70:	2300      	movs	r3, #0
}
 8003d72:	4618      	mov	r0, r3
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	08014670 	.word	0x08014670
 8003d80:	08014680 	.word	0x08014680
 8003d84:	08014690 	.word	0x08014690

08003d88 <initialize_sd_and_verify_files>:

bool initialize_sd_and_verify_files(display_message_t *error_message){
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	FRESULT res;

	res = mount_sd("");
 8003d90:	4817      	ldr	r0, [pc, #92]	@ (8003df0 <initialize_sd_and_verify_files+0x68>)
 8003d92:	f7ff fd11 	bl	80037b8 <mount_sd>
 8003d96:	4603      	mov	r3, r0
 8003d98:	73fb      	strb	r3, [r7, #15]
	if(res != FR_OK){
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d004      	beq.n	8003daa <initialize_sd_and_verify_files+0x22>
		*error_message = DISPLAY_ERROR_SD;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2211      	movs	r2, #17
 8003da4:	701a      	strb	r2, [r3, #0]
		return false;
 8003da6:	2300      	movs	r3, #0
 8003da8:	e01d      	b.n	8003de6 <initialize_sd_and_verify_files+0x5e>
	}

	res = initialize_files();
 8003daa:	f7ff ffc1 	bl	8003d30 <initialize_files>
 8003dae:	4603      	mov	r3, r0
 8003db0:	73fb      	strb	r3, [r7, #15]
	if(res != FR_OK){
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d015      	beq.n	8003de4 <initialize_sd_and_verify_files+0x5c>
		switch(res){
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d005      	beq.n	8003dca <initialize_sd_and_verify_files+0x42>
 8003dbe:	2b04      	cmp	r3, #4
 8003dc0:	d107      	bne.n	8003dd2 <initialize_sd_and_verify_files+0x4a>
		case NO_DATABASE:
			*error_message = DISPLAY_DATABASE_NOT_FOUND;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	220f      	movs	r2, #15
 8003dc6:	701a      	strb	r2, [r3, #0]
			break;
 8003dc8:	e007      	b.n	8003dda <initialize_sd_and_verify_files+0x52>
		case NO_REGISTER:
			*error_message = DISPLAY_REGISTER_NOT_CREATED;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2210      	movs	r2, #16
 8003dce:	701a      	strb	r2, [r3, #0]
			break;
 8003dd0:	e003      	b.n	8003dda <initialize_sd_and_verify_files+0x52>
		default:
			*error_message = DISPLAY_ERROR_UNKNOWN;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2213      	movs	r2, #19
 8003dd6:	701a      	strb	r2, [r3, #0]
			break;
 8003dd8:	bf00      	nop
		}
		unmount_sd("");
 8003dda:	4805      	ldr	r0, [pc, #20]	@ (8003df0 <initialize_sd_and_verify_files+0x68>)
 8003ddc:	f7ff fd0e 	bl	80037fc <unmount_sd>
		return false;
 8003de0:	2300      	movs	r3, #0
 8003de2:	e000      	b.n	8003de6 <initialize_sd_and_verify_files+0x5e>
	}

	//No desmontar si se encontraron los archivos necesarios
	return true;
 8003de4:	2301      	movs	r3, #1
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	080146a8 	.word	0x080146a8

08003df4 <process_user_key>:

bool process_user_key(char *user_key, char *user_name, display_message_t *error_message){
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
	FRESULT res = search_user("usuarios.txt", user_key, user_name);
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	68f9      	ldr	r1, [r7, #12]
 8003e04:	480a      	ldr	r0, [pc, #40]	@ (8003e30 <process_user_key+0x3c>)
 8003e06:	f7ff ff23 	bl	8003c50 <search_user>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	75fb      	strb	r3, [r7, #23]
	if(res != FR_OK){
 8003e0e:	7dfb      	ldrb	r3, [r7, #23]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d004      	beq.n	8003e1e <process_user_key+0x2a>
		*error_message = DISPLAY_USER_NOT_FOUND;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2205      	movs	r2, #5
 8003e18:	701a      	strb	r2, [r3, #0]
		return false;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	e004      	b.n	8003e28 <process_user_key+0x34>
	}
	clear_char(user_name, '\r');										//Limpio '\r' agregado por windows
 8003e1e:	210d      	movs	r1, #13
 8003e20:	68b8      	ldr	r0, [r7, #8]
 8003e22:	f000 fab9 	bl	8004398 <clear_char>
	return true;
 8003e26:	2301      	movs	r3, #1
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	08014670 	.word	0x08014670

08003e34 <build_entry_message>:

void build_entry_message(char *entry, char *user_name, const char *status){
 8003e34:	b590      	push	{r4, r7, lr}
 8003e36:	b085      	sub	sp, #20
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
	get_time_from_rtc(entry);						//Obtengo fecha y hora
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f7ff fd83 	bl	800394c <get_time_from_rtc>
	if(user_name != NULL){
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d004      	beq.n	8003e56 <build_entry_message+0x22>
		strcat(entry, user_name);					//Concateno nombre de usuario
 8003e4c:	68b9      	ldr	r1, [r7, #8]
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f00f fa33 	bl	80132ba <strcat>
 8003e54:	e00d      	b.n	8003e72 <build_entry_message+0x3e>
	}
	else{
		strcat(entry, "Desconocido");				//Si no existe, concateno desconocido
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f7fc fa2c 	bl	80002b4 <strlen>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	461a      	mov	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4413      	add	r3, r2
 8003e64:	4a13      	ldr	r2, [pc, #76]	@ (8003eb4 <build_entry_message+0x80>)
 8003e66:	461c      	mov	r4, r3
 8003e68:	4613      	mov	r3, r2
 8003e6a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003e6c:	6020      	str	r0, [r4, #0]
 8003e6e:	6061      	str	r1, [r4, #4]
 8003e70:	60a2      	str	r2, [r4, #8]
	}
	strcat(entry, " ");
 8003e72:	68f8      	ldr	r0, [r7, #12]
 8003e74:	f7fc fa1e 	bl	80002b4 <strlen>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	4413      	add	r3, r2
 8003e80:	490d      	ldr	r1, [pc, #52]	@ (8003eb8 <build_entry_message+0x84>)
 8003e82:	461a      	mov	r2, r3
 8003e84:	460b      	mov	r3, r1
 8003e86:	881b      	ldrh	r3, [r3, #0]
 8003e88:	8013      	strh	r3, [r2, #0]
	strcat(entry, status);							//Concateno estado de acceso
 8003e8a:	6879      	ldr	r1, [r7, #4]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f00f fa14 	bl	80132ba <strcat>
	strcat(entry, "\n");
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f7fc fa0e 	bl	80002b4 <strlen>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	4906      	ldr	r1, [pc, #24]	@ (8003ebc <build_entry_message+0x88>)
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	881b      	ldrh	r3, [r3, #0]
 8003ea8:	8013      	strh	r3, [r2, #0]
	return;
 8003eaa:	bf00      	nop
}
 8003eac:	3714      	adds	r7, #20
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd90      	pop	{r4, r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	080146ac 	.word	0x080146ac
 8003eb8:	080146b8 	.word	0x080146b8
 8003ebc:	080146bc 	.word	0x080146bc

08003ec0 <recognize_user_voice>:

bool recognize_user_voice(char *template_path, char *user_name, display_message_t *message){
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	60f8      	str	r0, [r7, #12]
 8003ec8:	60b9      	str	r1, [r7, #8]
 8003eca:	607a      	str	r2, [r7, #4]
	uint16_t *voice_buf = pvPortMalloc(U16_SIZE_BYTES(AUDIO_BUFFER_SIZE));
 8003ecc:	f44f 4010 	mov.w	r0, #36864	@ 0x9000
 8003ed0:	f00d f9ec 	bl	80112ac <pvPortMalloc>
 8003ed4:	6178      	str	r0, [r7, #20]
	char *entry;
	if(voice_buf == NULL){
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d104      	bne.n	8003ee6 <recognize_user_voice+0x26>
		*message = DISPLAY_ERROR_MEMORY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2212      	movs	r2, #18
 8003ee0:	701a      	strb	r2, [r3, #0]
		return false;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	e03c      	b.n	8003f60 <recognize_user_voice+0xa0>
	}

	capture_voice(voice_buf, AUDIO_BUFFER_SIZE);
 8003ee6:	f44f 4190 	mov.w	r1, #18432	@ 0x4800
 8003eea:	6978      	ldr	r0, [r7, #20]
 8003eec:	f7ff f99e 	bl	800322c <capture_voice>
	store_voice(voice_buf, AUDIO_BUFFER_SIZE, FRAME_SIZE, "current_voice.bin");
 8003ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f68 <recognize_user_voice+0xa8>)
 8003ef2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ef6:	f44f 4190 	mov.w	r1, #18432	@ 0x4800
 8003efa:	6978      	ldr	r0, [r7, #20]
 8003efc:	f7ff f9fe 	bl	80032fc <store_voice>
	vPortFree(voice_buf);
 8003f00:	6978      	ldr	r0, [r7, #20]
 8003f02:	f00d faa1 	bl	8011448 <vPortFree>

	//Extraigo los features de la voz
	entry = pvPortMalloc(CHAR_SIZE_BYTES(ENTRY_STR_SIZE));
 8003f06:	203c      	movs	r0, #60	@ 0x3c
 8003f08:	f00d f9d0 	bl	80112ac <pvPortMalloc>
 8003f0c:	6138      	str	r0, [r7, #16]
	extract_and_save_features("current_voice.bin", "current_feature.bin");
 8003f0e:	4917      	ldr	r1, [pc, #92]	@ (8003f6c <recognize_user_voice+0xac>)
 8003f10:	4815      	ldr	r0, [pc, #84]	@ (8003f68 <recognize_user_voice+0xa8>)
 8003f12:	f7ff fa37 	bl	8003384 <extract_and_save_features>
	if(check_voice(template_path, "current_feature.bin")){
 8003f16:	4915      	ldr	r1, [pc, #84]	@ (8003f6c <recognize_user_voice+0xac>)
 8003f18:	68f8      	ldr	r0, [r7, #12]
 8003f1a:	f7ff fa6c 	bl	80033f6 <check_voice>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d010      	beq.n	8003f46 <recognize_user_voice+0x86>
		build_entry_message(entry, user_name, "Concedido\n");
 8003f24:	4a12      	ldr	r2, [pc, #72]	@ (8003f70 <recognize_user_voice+0xb0>)
 8003f26:	68b9      	ldr	r1, [r7, #8]
 8003f28:	6938      	ldr	r0, [r7, #16]
 8003f2a:	f7ff ff83 	bl	8003e34 <build_entry_message>
		write_entry("registro.txt", entry);
 8003f2e:	6939      	ldr	r1, [r7, #16]
 8003f30:	4810      	ldr	r0, [pc, #64]	@ (8003f74 <recognize_user_voice+0xb4>)
 8003f32:	f7ff fe11 	bl	8003b58 <write_entry>
		*message = DISPLAY_VOICE_RECOGNIZED;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2207      	movs	r2, #7
 8003f3a:	701a      	strb	r2, [r3, #0]
		vPortFree(entry);
 8003f3c:	6938      	ldr	r0, [r7, #16]
 8003f3e:	f00d fa83 	bl	8011448 <vPortFree>
		return true;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e00c      	b.n	8003f60 <recognize_user_voice+0xa0>
	}
	else{
		build_entry_message(entry, user_name, "Denegado");
 8003f46:	4a0c      	ldr	r2, [pc, #48]	@ (8003f78 <recognize_user_voice+0xb8>)
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	6938      	ldr	r0, [r7, #16]
 8003f4c:	f7ff ff72 	bl	8003e34 <build_entry_message>
		write_entry("registro.txt", entry);
 8003f50:	6939      	ldr	r1, [r7, #16]
 8003f52:	4808      	ldr	r0, [pc, #32]	@ (8003f74 <recognize_user_voice+0xb4>)
 8003f54:	f7ff fe00 	bl	8003b58 <write_entry>
		*message = DISPLAY_VOICE_NOT_RECOGNIZED;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2208      	movs	r2, #8
 8003f5c:	701a      	strb	r2, [r3, #0]
		return false;
 8003f5e:	2300      	movs	r3, #0
	}
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	080146c0 	.word	0x080146c0
 8003f6c:	080146d4 	.word	0x080146d4
 8003f70:	080146e8 	.word	0x080146e8
 8003f74:	08014680 	.word	0x08014680
 8003f78:	080146f4 	.word	0x080146f4

08003f7c <display_task>:
	}
}

#elif DISPLAY_FUNCTION == 1
//Version funcional que utiliza el control de acceso
void display_task(void *pvParameters){
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
	display_message_t message;
	uint8_t counter = 0;
 8003f84:	2300      	movs	r3, #0
 8003f86:	73fb      	strb	r3, [r7, #15]
	display_init();						//Inicializo el display
 8003f88:	f7fe fbc5 	bl	8002716 <display_init>
	display_start_msg();				//Muestro mensaje inicial
 8003f8c:	f7fe fc60 	bl	8002850 <display_start_msg>
	while(1){
		xQueueReceive(display_queue, &message, portMAX_DELAY);
 8003f90:	4b60      	ldr	r3, [pc, #384]	@ (8004114 <display_task+0x198>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f107 010e 	add.w	r1, r7, #14
 8003f98:	f04f 32ff 	mov.w	r2, #4294967295
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f00b fb37 	bl	800f610 <xQueueReceive>
		switch(message){
 8003fa2:	7bbb      	ldrb	r3, [r7, #14]
 8003fa4:	3b01      	subs	r3, #1
 8003fa6:	2b0e      	cmp	r3, #14
 8003fa8:	d8f2      	bhi.n	8003f90 <display_task+0x14>
 8003faa:	a201      	add	r2, pc, #4	@ (adr r2, 8003fb0 <display_task+0x34>)
 8003fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fb0:	08003fed 	.word	0x08003fed
 8003fb4:	08003ff3 	.word	0x08003ff3
 8003fb8:	0800400b 	.word	0x0800400b
 8003fbc:	08004021 	.word	0x08004021
 8003fc0:	08004033 	.word	0x08004033
 8003fc4:	08004045 	.word	0x08004045
 8003fc8:	08004077 	.word	0x08004077
 8003fcc:	08004085 	.word	0x08004085
 8003fd0:	080040bd 	.word	0x080040bd
 8003fd4:	080040cb 	.word	0x080040cb
 8003fd8:	080040dd 	.word	0x080040dd
 8003fdc:	080040af 	.word	0x080040af
 8003fe0:	08004103 	.word	0x08004103
 8003fe4:	080040f5 	.word	0x080040f5
 8003fe8:	080040ef 	.word	0x080040ef
		case DISPLAY_SCREEN_WELCOME:
			display_start_msg();
 8003fec:	f7fe fc30 	bl	8002850 <display_start_msg>
			break;
 8003ff0:	e08e      	b.n	8004110 <display_task+0x194>
		case DISPLAY_ENTER_DIGIT:
			if(counter < SEQUENCE_LENGTH){
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	2b05      	cmp	r3, #5
 8003ff6:	f200 8087 	bhi.w	8004108 <display_task+0x18c>
				counter++;
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	3301      	adds	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
				display_sequence_entry_msg(counter);
 8004000:	7bfb      	ldrb	r3, [r7, #15]
 8004002:	4618      	mov	r0, r3
 8004004:	f7fe fc5a 	bl	80028bc <display_sequence_entry_msg>
			}
			break;
 8004008:	e07e      	b.n	8004108 <display_task+0x18c>
		case DISPLAY_ERASE_DIGIT:
			if(counter > 0){
 800400a:	7bfb      	ldrb	r3, [r7, #15]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d07d      	beq.n	800410c <display_task+0x190>
				counter--;
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	3b01      	subs	r3, #1
 8004014:	73fb      	strb	r3, [r7, #15]
				display_sequence_entry_msg(counter);
 8004016:	7bfb      	ldrb	r3, [r7, #15]
 8004018:	4618      	mov	r0, r3
 800401a:	f7fe fc4f 	bl	80028bc <display_sequence_entry_msg>
			}
			break;
 800401e:	e075      	b.n	800410c <display_task+0x190>
		case DISPLAY_USER_FOUND:
			display_user_found_msg();
 8004020:	f7fe fcaa 	bl	8002978 <display_user_found_msg>
			counter = 0;
 8004024:	2300      	movs	r3, #0
 8004026:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004028:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800402c:	f00c f872 	bl	8010114 <vTaskDelay>
			break;
 8004030:	e06e      	b.n	8004110 <display_task+0x194>
		case DISPLAY_USER_NOT_FOUND:
			display_user_not_found_msg();
 8004032:	f7fe fcab 	bl	800298c <display_user_not_found_msg>
			counter = 0;							//Reinicio el contador
 8004036:	2300      	movs	r3, #0
 8004038:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 800403a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800403e:	f00c f869 	bl	8010114 <vTaskDelay>
			break;
 8004042:	e065      	b.n	8004110 <display_task+0x194>
		case DISPLAY_START_SPEECH_REC:
			xSemaphoreTake(sd_display_sync, portMAX_DELAY);
 8004044:	4b34      	ldr	r3, [pc, #208]	@ (8004118 <display_task+0x19c>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f04f 31ff 	mov.w	r1, #4294967295
 800404c:	4618      	mov	r0, r3
 800404e:	f00b fbc1 	bl	800f7d4 <xQueueSemaphoreTake>
			display_start_voice_recognition_msg();
 8004052:	f7fe fca5 	bl	80029a0 <display_start_voice_recognition_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004056:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800405a:	f00c f85b 	bl	8010114 <vTaskDelay>
			countdown_msg();
 800405e:	f7fe fca9 	bl	80029b4 <countdown_msg>
			display_capturing_voice_msg();
 8004062:	f7fe fcfd 	bl	8002a60 <display_capturing_voice_msg>
			xSemaphoreGive(sd_display_sync);
 8004066:	4b2c      	ldr	r3, [pc, #176]	@ (8004118 <display_task+0x19c>)
 8004068:	6818      	ldr	r0, [r3, #0]
 800406a:	2300      	movs	r3, #0
 800406c:	2200      	movs	r2, #0
 800406e:	2100      	movs	r1, #0
 8004070:	f00b f93c 	bl	800f2ec <xQueueGenericSend>
			break;
 8004074:	e04c      	b.n	8004110 <display_task+0x194>
		case DISPLAY_VOICE_RECOGNIZED:
			display_recognized_voice_msg();
 8004076:	f7fe fcfd 	bl	8002a74 <display_recognized_voice_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 800407a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800407e:	f00c f849 	bl	8010114 <vTaskDelay>
			break;
 8004082:	e045      	b.n	8004110 <display_task+0x194>
		case DISPLAY_VOICE_NOT_RECOGNIZED:
			display_not_recognized_voice_msg();
 8004084:	f7fe fd00 	bl	8002a88 <display_not_recognized_voice_msg>
			xSemaphoreTake(sd_display_sync, portMAX_DELAY);
 8004088:	4b23      	ldr	r3, [pc, #140]	@ (8004118 <display_task+0x19c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f04f 31ff 	mov.w	r1, #4294967295
 8004090:	4618      	mov	r0, r3
 8004092:	f00b fb9f 	bl	800f7d4 <xQueueSemaphoreTake>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004096:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800409a:	f00c f83b 	bl	8010114 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 800409e:	4b1e      	ldr	r3, [pc, #120]	@ (8004118 <display_task+0x19c>)
 80040a0:	6818      	ldr	r0, [r3, #0]
 80040a2:	2300      	movs	r3, #0
 80040a4:	2200      	movs	r2, #0
 80040a6:	2100      	movs	r1, #0
 80040a8:	f00b f920 	bl	800f2ec <xQueueGenericSend>
			break;
 80040ac:	e030      	b.n	8004110 <display_task+0x194>
		case DISPLAY_PROCESSING_DATA:
			display_processing_data_msg();
 80040ae:	f7fe fcf5 	bl	8002a9c <display_processing_data_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 80040b2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80040b6:	f00c f82d 	bl	8010114 <vTaskDelay>
			break;
 80040ba:	e029      	b.n	8004110 <display_task+0x194>
		case DISPLAY_ACCESS_GRANTED:
			display_access_granted_msg();
 80040bc:	f7fe fc52 	bl	8002964 <display_access_granted_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 80040c0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80040c4:	f00c f826 	bl	8010114 <vTaskDelay>
			break;
 80040c8:	e022      	b.n	8004110 <display_task+0x194>
		case DISPLAY_TIMEOUT_EVENT:
			display_timeout_msg();
 80040ca:	f7fe fc37 	bl	800293c <display_timeout_msg>
			counter = 0;
 80040ce:	2300      	movs	r3, #0
 80040d0:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 80040d2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80040d6:	f00c f81d 	bl	8010114 <vTaskDelay>
			break;
 80040da:	e019      	b.n	8004110 <display_task+0x194>
		case DISPLAY_INCOMPLETE_SEQUENCE_EVENT:
			display_incomplete_entry_msg();
 80040dc:	f7fe fc38 	bl	8002950 <display_incomplete_entry_msg>
			counter = 0;
 80040e0:	2300      	movs	r3, #0
 80040e2:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 80040e4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80040e8:	f00c f814 	bl	8010114 <vTaskDelay>
			break;
 80040ec:	e010      	b.n	8004110 <display_task+0x194>
		case DISPLAY_DATABASE_NOT_FOUND:
			display_missing_database_msg();
 80040ee:	f7fe fcdf 	bl	8002ab0 <display_missing_database_msg>
			break;
 80040f2:	e00d      	b.n	8004110 <display_task+0x194>
		case DISPLAY_TEMPLATE_NOT_FOUND:
			display_missing_template_msg();
 80040f4:	f7fe fce6 	bl	8002ac4 <display_missing_template_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 80040f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80040fc:	f00c f80a 	bl	8010114 <vTaskDelay>
			break;
 8004100:	e006      	b.n	8004110 <display_task+0x194>
		case DISPLAY_TEMPLATE_SAVED:
			display_template_saved_msg();
 8004102:	f7fe fce9 	bl	8002ad8 <display_template_saved_msg>
			break;
 8004106:	e003      	b.n	8004110 <display_task+0x194>
			break;
 8004108:	bf00      	nop
 800410a:	e741      	b.n	8003f90 <display_task+0x14>
			break;
 800410c:	bf00      	nop
 800410e:	e73f      	b.n	8003f90 <display_task+0x14>
		xQueueReceive(display_queue, &message, portMAX_DELAY);
 8004110:	e73e      	b.n	8003f90 <display_task+0x14>
 8004112:	bf00      	nop
 8004114:	2000050c 	.word	0x2000050c
 8004118:	20000514 	.word	0x20000514

0800411c <keypad_task>:
#include "digit_handle_logic.h"
#include "keypad_functions.h"
/*================[Public Task]=====================*/
void keypad_task(void *pvParameters){
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
	char input;
	char kp_buffer[SEQUENCE_LENGTH + 1] = {0};										//Son 7 elementos para incluir el caracter '\0'
 8004124:	2300      	movs	r3, #0
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	f107 0310 	add.w	r3, r7, #16
 800412c:	2100      	movs	r1, #0
 800412e:	460a      	mov	r2, r1
 8004130:	801a      	strh	r2, [r3, #0]
 8004132:	460a      	mov	r2, r1
 8004134:	709a      	strb	r2, [r3, #2]
	bool send_flag = false;
 8004136:	2300      	movs	r3, #0
 8004138:	72fb      	strb	r3, [r7, #11]
	display_message_t message;
	while(1){
		input = read_keypad();
 800413a:	f7ff f815 	bl	8003168 <read_keypad>
 800413e:	4603      	mov	r3, r0
 8004140:	75bb      	strb	r3, [r7, #22]
		message = handle_keypad_input(input, kp_buffer, &send_flag);
 8004142:	f107 020b 	add.w	r2, r7, #11
 8004146:	f107 010c 	add.w	r1, r7, #12
 800414a:	7dbb      	ldrb	r3, [r7, #22]
 800414c:	4618      	mov	r0, r3
 800414e:	f7fe ff05 	bl	8002f5c <handle_keypad_input>
 8004152:	4603      	mov	r3, r0
 8004154:	72bb      	strb	r3, [r7, #10]
		if(send_flag){
 8004156:	7afb      	ldrb	r3, [r7, #11]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d023      	beq.n	80041a4 <keypad_task+0x88>
			//Envio uno por uno los digitos obtenidos con el keypad a la tarea SD
			xSemaphoreGive(keypad_sd_sync);											//Cedo semaforo para que lo tome la tarea SD
 800415c:	4b18      	ldr	r3, [pc, #96]	@ (80041c0 <keypad_task+0xa4>)
 800415e:	6818      	ldr	r0, [r3, #0]
 8004160:	2300      	movs	r3, #0
 8004162:	2200      	movs	r2, #0
 8004164:	2100      	movs	r1, #0
 8004166:	f00b f8c1 	bl	800f2ec <xQueueGenericSend>
			for(uint8_t i = 0; i < SEQUENCE_LENGTH + 1; i++){
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]
 800416e:	e00d      	b.n	800418c <keypad_task+0x70>
				xQueueSend(sequence_queue, &kp_buffer[i], portMAX_DELAY);
 8004170:	4b14      	ldr	r3, [pc, #80]	@ (80041c4 <keypad_task+0xa8>)
 8004172:	6818      	ldr	r0, [r3, #0]
 8004174:	7dfb      	ldrb	r3, [r7, #23]
 8004176:	f107 020c 	add.w	r2, r7, #12
 800417a:	18d1      	adds	r1, r2, r3
 800417c:	2300      	movs	r3, #0
 800417e:	f04f 32ff 	mov.w	r2, #4294967295
 8004182:	f00b f8b3 	bl	800f2ec <xQueueGenericSend>
			for(uint8_t i = 0; i < SEQUENCE_LENGTH + 1; i++){
 8004186:	7dfb      	ldrb	r3, [r7, #23]
 8004188:	3301      	adds	r3, #1
 800418a:	75fb      	strb	r3, [r7, #23]
 800418c:	7dfb      	ldrb	r3, [r7, #23]
 800418e:	2b06      	cmp	r3, #6
 8004190:	d9ee      	bls.n	8004170 <keypad_task+0x54>
			}
			xSemaphoreTake(keypad_sd_sync, portMAX_DELAY);							//Espero que la tarea SD devuelva el semaforo
 8004192:	4b0b      	ldr	r3, [pc, #44]	@ (80041c0 <keypad_task+0xa4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f04f 31ff 	mov.w	r1, #4294967295
 800419a:	4618      	mov	r0, r3
 800419c:	f00b fb1a 	bl	800f7d4 <xQueueSemaphoreTake>

			//Reinicio el flag de envio
			send_flag = false;
 80041a0:	2300      	movs	r3, #0
 80041a2:	72fb      	strb	r3, [r7, #11]
		}
		//Envio el mensaje a la tarea display si no hay pantalla idle
		if(message != DISPLAY_IDLE){
 80041a4:	7abb      	ldrb	r3, [r7, #10]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d0c7      	beq.n	800413a <keypad_task+0x1e>
			xQueueSend(display_queue, &message, portMAX_DELAY);
 80041aa:	4b07      	ldr	r3, [pc, #28]	@ (80041c8 <keypad_task+0xac>)
 80041ac:	6818      	ldr	r0, [r3, #0]
 80041ae:	f107 010a 	add.w	r1, r7, #10
 80041b2:	2300      	movs	r3, #0
 80041b4:	f04f 32ff 	mov.w	r2, #4294967295
 80041b8:	f00b f898 	bl	800f2ec <xQueueGenericSend>
		input = read_keypad();
 80041bc:	e7bd      	b.n	800413a <keypad_task+0x1e>
 80041be:	bf00      	nop
 80041c0:	20000510 	.word	0x20000510
 80041c4:	20000508 	.word	0x20000508
 80041c8:	2000050c 	.word	0x2000050c

080041cc <sd_task>:
/*================[Private defines]========================*/
#define CODE_VERSION 1

/*================[Public task]==========================*/
#if CODE_VERSION == 1
void sd_task(void *pvParameters){
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b088      	sub	sp, #32
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
	char user_key_retrieved[SEQUENCE_LENGTH + 1];					//Para recibir los digitos desde el keypad
	char *template_path;											//Para guardar la direccion del template asociado al usuario
	char *user_name;												//Para guardar el nombre de usuario

	//Control inicial. Verifico existencia de archivos importantes
	if(!initialize_sd_and_verify_files(&message)){
 80041d4:	f107 0313 	add.w	r3, r7, #19
 80041d8:	4618      	mov	r0, r3
 80041da:	f7ff fdd5 	bl	8003d88 <initialize_sd_and_verify_files>
 80041de:	4603      	mov	r3, r0
 80041e0:	f083 0301 	eor.w	r3, r3, #1
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <sd_task+0x34>
		//No se pudieron realizar las inicializaciones
		xQueueSend(display_queue, &message, portMAX_DELAY);			//Envio pantalla de error al display
 80041ea:	4b58      	ldr	r3, [pc, #352]	@ (800434c <sd_task+0x180>)
 80041ec:	6818      	ldr	r0, [r3, #0]
 80041ee:	f107 0113 	add.w	r1, r7, #19
 80041f2:	2300      	movs	r3, #0
 80041f4:	f04f 32ff 	mov.w	r2, #4294967295
 80041f8:	f00b f878 	bl	800f2ec <xQueueGenericSend>
		while(1);													//Loop permanente. Resetear y solucionar el problema.
 80041fc:	bf00      	nop
 80041fe:	e7fd      	b.n	80041fc <sd_task+0x30>
	}

	while(1){
		//Espero a que llegue la clave de usuario ingresada desde la tarea keypad
		xSemaphoreGive(keypad_sd_sync);																//Doy el semaforo para que la tarea keypad pueda ejecutarse
 8004200:	4b53      	ldr	r3, [pc, #332]	@ (8004350 <sd_task+0x184>)
 8004202:	6818      	ldr	r0, [r3, #0]
 8004204:	2300      	movs	r3, #0
 8004206:	2200      	movs	r2, #0
 8004208:	2100      	movs	r1, #0
 800420a:	f00b f86f 	bl	800f2ec <xQueueGenericSend>
		for(uint8_t i = 0; i < SEQUENCE_LENGTH + 1; i++){
 800420e:	2300      	movs	r3, #0
 8004210:	77fb      	strb	r3, [r7, #31]
 8004212:	e00d      	b.n	8004230 <sd_task+0x64>
			xQueueReceive(sequence_queue, &user_key_retrieved[i], portMAX_DELAY);
 8004214:	4b4f      	ldr	r3, [pc, #316]	@ (8004354 <sd_task+0x188>)
 8004216:	6818      	ldr	r0, [r3, #0]
 8004218:	7ffb      	ldrb	r3, [r7, #31]
 800421a:	f107 020c 	add.w	r2, r7, #12
 800421e:	4413      	add	r3, r2
 8004220:	f04f 32ff 	mov.w	r2, #4294967295
 8004224:	4619      	mov	r1, r3
 8004226:	f00b f9f3 	bl	800f610 <xQueueReceive>
		for(uint8_t i = 0; i < SEQUENCE_LENGTH + 1; i++){
 800422a:	7ffb      	ldrb	r3, [r7, #31]
 800422c:	3301      	adds	r3, #1
 800422e:	77fb      	strb	r3, [r7, #31]
 8004230:	7ffb      	ldrb	r3, [r7, #31]
 8004232:	2b06      	cmp	r3, #6
 8004234:	d9ee      	bls.n	8004214 <sd_task+0x48>
		}
		xSemaphoreTake(keypad_sd_sync, portMAX_DELAY);												//Luego de recibir la secuencia, bloqueo la tarea keypad
 8004236:	4b46      	ldr	r3, [pc, #280]	@ (8004350 <sd_task+0x184>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f04f 31ff 	mov.w	r1, #4294967295
 800423e:	4618      	mov	r0, r3
 8004240:	f00b fac8 	bl	800f7d4 <xQueueSemaphoreTake>

		//Reservo memoria para almacenar usuario
		user_name = pvPortMalloc(USER_STR_SIZE * sizeof(char));
 8004244:	2032      	movs	r0, #50	@ 0x32
 8004246:	f00d f831 	bl	80112ac <pvPortMalloc>
 800424a:	61b8      	str	r0, [r7, #24]
		if(user_name == NULL){
 800424c:	69bb      	ldr	r3, [r7, #24]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d10b      	bne.n	800426a <sd_task+0x9e>
			message = DISPLAY_ERROR_MEMORY;
 8004252:	2312      	movs	r3, #18
 8004254:	74fb      	strb	r3, [r7, #19]
			xQueueSend(display_queue, &message, portMAX_DELAY);
 8004256:	4b3d      	ldr	r3, [pc, #244]	@ (800434c <sd_task+0x180>)
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	f107 0113 	add.w	r1, r7, #19
 800425e:	2300      	movs	r3, #0
 8004260:	f04f 32ff 	mov.w	r2, #4294967295
 8004264:	f00b f842 	bl	800f2ec <xQueueGenericSend>
			continue;
 8004268:	e06f      	b.n	800434a <sd_task+0x17e>
		}

		//Chequeo existencia de usuario
		if(!process_user_key(user_key_retrieved, user_name, &message)){
 800426a:	f107 0213 	add.w	r2, r7, #19
 800426e:	f107 030c 	add.w	r3, r7, #12
 8004272:	69b9      	ldr	r1, [r7, #24]
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fdbd 	bl	8003df4 <process_user_key>
 800427a:	4603      	mov	r3, r0
 800427c:	f083 0301 	eor.w	r3, r3, #1
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00c      	beq.n	80042a0 <sd_task+0xd4>
			//Usuario no existe. Enviar mensaje al display
			xQueueSend(display_queue, &message, portMAX_DELAY);
 8004286:	4b31      	ldr	r3, [pc, #196]	@ (800434c <sd_task+0x180>)
 8004288:	6818      	ldr	r0, [r3, #0]
 800428a:	f107 0113 	add.w	r1, r7, #19
 800428e:	2300      	movs	r3, #0
 8004290:	f04f 32ff 	mov.w	r2, #4294967295
 8004294:	f00b f82a 	bl	800f2ec <xQueueGenericSend>
			vPortFree(user_name);
 8004298:	69b8      	ldr	r0, [r7, #24]
 800429a:	f00d f8d5 	bl	8011448 <vPortFree>
			continue;
 800429e:	e054      	b.n	800434a <sd_task+0x17e>
		}

		//Indico que se encontro el usuario
		message = DISPLAY_USER_FOUND;
 80042a0:	2304      	movs	r3, #4
 80042a2:	74fb      	strb	r3, [r7, #19]
		xQueueSend(display_queue, &message, portMAX_DELAY);
 80042a4:	4b29      	ldr	r3, [pc, #164]	@ (800434c <sd_task+0x180>)
 80042a6:	6818      	ldr	r0, [r3, #0]
 80042a8:	f107 0113 	add.w	r1, r7, #19
 80042ac:	2300      	movs	r3, #0
 80042ae:	f04f 32ff 	mov.w	r2, #4294967295
 80042b2:	f00b f81b 	bl	800f2ec <xQueueGenericSend>

		//Reservo memoria para armar el template path
		template_path = pvPortMalloc(TEMPLATE_STR_SIZE * sizeof(char));
 80042b6:	2032      	movs	r0, #50	@ 0x32
 80042b8:	f00c fff8 	bl	80112ac <pvPortMalloc>
 80042bc:	6178      	str	r0, [r7, #20]
		if(template_path == NULL){
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d10e      	bne.n	80042e2 <sd_task+0x116>
			message = DISPLAY_ERROR_MEMORY;
 80042c4:	2312      	movs	r3, #18
 80042c6:	74fb      	strb	r3, [r7, #19]
			xQueueSend(display_queue, &message, portMAX_DELAY);
 80042c8:	4b20      	ldr	r3, [pc, #128]	@ (800434c <sd_task+0x180>)
 80042ca:	6818      	ldr	r0, [r3, #0]
 80042cc:	f107 0113 	add.w	r1, r7, #19
 80042d0:	2300      	movs	r3, #0
 80042d2:	f04f 32ff 	mov.w	r2, #4294967295
 80042d6:	f00b f809 	bl	800f2ec <xQueueGenericSend>
			vPortFree(user_name);
 80042da:	69b8      	ldr	r0, [r7, #24]
 80042dc:	f00d f8b4 	bl	8011448 <vPortFree>
			continue;
 80042e0:	e033      	b.n	800434a <sd_task+0x17e>
		}

		//Verifico la existencia del template
		snprintf(template_path, TEMPLATE_STR_SIZE, "%s.bin", user_name);
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	4a1c      	ldr	r2, [pc, #112]	@ (8004358 <sd_task+0x18c>)
 80042e6:	2132      	movs	r1, #50	@ 0x32
 80042e8:	6978      	ldr	r0, [r7, #20]
 80042ea:	f00e ff4d 	bl	8013188 <sniprintf>
		if(check_if_file_exists(template_path) != FR_OK){
 80042ee:	6978      	ldr	r0, [r7, #20]
 80042f0:	f7ff faa4 	bl	800383c <check_if_file_exists>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d011      	beq.n	800431e <sd_task+0x152>
			message = DISPLAY_TEMPLATE_NOT_FOUND;
 80042fa:	230e      	movs	r3, #14
 80042fc:	74fb      	strb	r3, [r7, #19]
			xQueueSend(display_queue, &message, portMAX_DELAY);
 80042fe:	4b13      	ldr	r3, [pc, #76]	@ (800434c <sd_task+0x180>)
 8004300:	6818      	ldr	r0, [r3, #0]
 8004302:	f107 0113 	add.w	r1, r7, #19
 8004306:	2300      	movs	r3, #0
 8004308:	f04f 32ff 	mov.w	r2, #4294967295
 800430c:	f00a ffee 	bl	800f2ec <xQueueGenericSend>
			vPortFree(user_name);
 8004310:	69b8      	ldr	r0, [r7, #24]
 8004312:	f00d f899 	bl	8011448 <vPortFree>
			vPortFree(template_path);
 8004316:	6978      	ldr	r0, [r7, #20]
 8004318:	f00d f896 	bl	8011448 <vPortFree>
			continue;
 800431c:	e015      	b.n	800434a <sd_task+0x17e>
		}

		//Realizo reconocimiento de voz
		if(recognize_user_voice(template_path, user_name, &message)){
 800431e:	f107 0313 	add.w	r3, r7, #19
 8004322:	461a      	mov	r2, r3
 8004324:	69b9      	ldr	r1, [r7, #24]
 8004326:	6978      	ldr	r0, [r7, #20]
 8004328:	f7ff fdca 	bl	8003ec0 <recognize_user_voice>
			//Activo cerradura

		}

		//Libero memoria y envio mensaje el mensaje que corresponda al display
		vPortFree(user_name);
 800432c:	69b8      	ldr	r0, [r7, #24]
 800432e:	f00d f88b 	bl	8011448 <vPortFree>
		vPortFree(template_path);
 8004332:	6978      	ldr	r0, [r7, #20]
 8004334:	f00d f888 	bl	8011448 <vPortFree>
		xQueueSend(display_queue, &message, portMAX_DELAY);
 8004338:	4b04      	ldr	r3, [pc, #16]	@ (800434c <sd_task+0x180>)
 800433a:	6818      	ldr	r0, [r3, #0]
 800433c:	f107 0113 	add.w	r1, r7, #19
 8004340:	2300      	movs	r3, #0
 8004342:	f04f 32ff 	mov.w	r2, #4294967295
 8004346:	f00a ffd1 	bl	800f2ec <xQueueGenericSend>
		xSemaphoreGive(keypad_sd_sync);																//Doy el semaforo para que la tarea keypad pueda ejecutarse
 800434a:	e759      	b.n	8004200 <sd_task+0x34>
 800434c:	2000050c 	.word	0x2000050c
 8004350:	20000510 	.word	0x20000510
 8004354:	20000508 	.word	0x20000508
 8004358:	08014700 	.word	0x08014700

0800435c <clear_buffer>:
#include "common_utils.h"
//Funciones utiles
void clear_buffer(char *buffer, size_t length) {
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
    if (buffer == NULL) {
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00f      	beq.n	800438c <clear_buffer+0x30>
        return; // Verifica que el puntero no sea nulo
    }
    for (size_t i = 0; i < length; i++) {
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]
 8004370:	e007      	b.n	8004382 <clear_buffer+0x26>
        buffer[i] = '\0'; // Llena el buffer con caracteres nulos
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	4413      	add	r3, r2
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < length; i++) {
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	3301      	adds	r3, #1
 8004380:	60fb      	str	r3, [r7, #12]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d3f3      	bcc.n	8004372 <clear_buffer+0x16>
 800438a:	e000      	b.n	800438e <clear_buffer+0x32>
        return; // Verifica que el puntero no sea nulo
 800438c:	bf00      	nop
    }
}
 800438e:	3714      	adds	r7, #20
 8004390:	46bd      	mov	sp, r7
 8004392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004396:	4770      	bx	lr

08004398 <clear_char>:

void clear_char(char *buffer, char character){
 8004398:	b480      	push	{r7}
 800439a:	b085      	sub	sp, #20
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	460b      	mov	r3, r1
 80043a2:	70fb      	strb	r3, [r7, #3]
	char *ptr = buffer;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	60fb      	str	r3, [r7, #12]
	while(*ptr != character){
 80043a8:	e006      	b.n	80043b8 <clear_char+0x20>
		if(*ptr == 0){
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d008      	beq.n	80043c4 <clear_char+0x2c>
			break;
		}
		ptr++;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	3301      	adds	r3, #1
 80043b6:	60fb      	str	r3, [r7, #12]
	while(*ptr != character){
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	78fa      	ldrb	r2, [r7, #3]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d1f3      	bne.n	80043aa <clear_char+0x12>
 80043c2:	e000      	b.n	80043c6 <clear_char+0x2e>
			break;
 80043c4:	bf00      	nop
	}
	*ptr = 0;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2200      	movs	r2, #0
 80043ca:	701a      	strb	r2, [r3, #0]
	return;
 80043cc:	bf00      	nop
}
 80043ce:	3714      	adds	r7, #20
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004418 <HAL_Init+0x40>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a0d      	ldr	r2, [pc, #52]	@ (8004418 <HAL_Init+0x40>)
 80043e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80043e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80043e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004418 <HAL_Init+0x40>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a0a      	ldr	r2, [pc, #40]	@ (8004418 <HAL_Init+0x40>)
 80043ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043f4:	4b08      	ldr	r3, [pc, #32]	@ (8004418 <HAL_Init+0x40>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a07      	ldr	r2, [pc, #28]	@ (8004418 <HAL_Init+0x40>)
 80043fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004400:	2003      	movs	r0, #3
 8004402:	f000 fe3e 	bl	8005082 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004406:	200f      	movs	r0, #15
 8004408:	f7fd ff8e 	bl	8002328 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800440c:	f7fd fda4 	bl	8001f58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004410:	2300      	movs	r3, #0
}
 8004412:	4618      	mov	r0, r3
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	40023c00 	.word	0x40023c00

0800441c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800441c:	b480      	push	{r7}
 800441e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004420:	4b06      	ldr	r3, [pc, #24]	@ (800443c <HAL_IncTick+0x20>)
 8004422:	781b      	ldrb	r3, [r3, #0]
 8004424:	461a      	mov	r2, r3
 8004426:	4b06      	ldr	r3, [pc, #24]	@ (8004440 <HAL_IncTick+0x24>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4413      	add	r3, r2
 800442c:	4a04      	ldr	r2, [pc, #16]	@ (8004440 <HAL_IncTick+0x24>)
 800442e:	6013      	str	r3, [r2, #0]
}
 8004430:	bf00      	nop
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	20000018 	.word	0x20000018
 8004440:	20002b64 	.word	0x20002b64

08004444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
  return uwTick;
 8004448:	4b03      	ldr	r3, [pc, #12]	@ (8004458 <HAL_GetTick+0x14>)
 800444a:	681b      	ldr	r3, [r3, #0]
}
 800444c:	4618      	mov	r0, r3
 800444e:	46bd      	mov	sp, r7
 8004450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004454:	4770      	bx	lr
 8004456:	bf00      	nop
 8004458:	20002b64 	.word	0x20002b64

0800445c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004464:	2300      	movs	r3, #0
 8004466:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e033      	b.n	80044da <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004476:	2b00      	cmp	r3, #0
 8004478:	d109      	bne.n	800448e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f7fd fd98 	bl	8001fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004492:	f003 0310 	and.w	r3, r3, #16
 8004496:	2b00      	cmp	r3, #0
 8004498:	d118      	bne.n	80044cc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800449e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80044a2:	f023 0302 	bic.w	r3, r3, #2
 80044a6:	f043 0202 	orr.w	r2, r3, #2
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 fbb2 	bl	8004c18 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	f023 0303 	bic.w	r3, r3, #3
 80044c2:	f043 0201 	orr.w	r2, r3, #1
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80044ca:	e001      	b.n	80044d0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b086      	sub	sp, #24
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]
 80044ee:	2300      	movs	r3, #0
 80044f0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f003 0302 	and.w	r3, r3, #2
 8004508:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	f003 0320 	and.w	r3, r3, #32
 8004510:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d049      	beq.n	80045ac <HAL_ADC_IRQHandler+0xca>
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d046      	beq.n	80045ac <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	f003 0310 	and.w	r3, r3, #16
 8004526:	2b00      	cmp	r3, #0
 8004528:	d105      	bne.n	8004536 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d12b      	bne.n	800459c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004548:	2b00      	cmp	r3, #0
 800454a:	d127      	bne.n	800459c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004552:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004556:	2b00      	cmp	r3, #0
 8004558:	d006      	beq.n	8004568 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004564:	2b00      	cmp	r3, #0
 8004566:	d119      	bne.n	800459c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	685a      	ldr	r2, [r3, #4]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 0220 	bic.w	r2, r2, #32
 8004576:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004588:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800458c:	2b00      	cmp	r3, #0
 800458e:	d105      	bne.n	800459c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004594:	f043 0201 	orr.w	r2, r3, #1
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f7fd fcad 	bl	8001efc <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f06f 0212 	mvn.w	r2, #18
 80045aa:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f003 0304 	and.w	r3, r3, #4
 80045b2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ba:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d057      	beq.n	8004672 <HAL_ADC_IRQHandler+0x190>
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d054      	beq.n	8004672 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045cc:	f003 0310 	and.w	r3, r3, #16
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d105      	bne.n	80045e0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d139      	bne.n	8004662 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d006      	beq.n	800460a <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004606:	2b00      	cmp	r3, #0
 8004608:	d12b      	bne.n	8004662 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004614:	2b00      	cmp	r3, #0
 8004616:	d124      	bne.n	8004662 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004622:	2b00      	cmp	r3, #0
 8004624:	d11d      	bne.n	8004662 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800462a:	2b00      	cmp	r3, #0
 800462c:	d119      	bne.n	8004662 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800463c:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004642:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004652:	2b00      	cmp	r3, #0
 8004654:	d105      	bne.n	8004662 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465a:	f043 0201 	orr.w	r2, r3, #1
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fc56 	bl	8004f14 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 020c 	mvn.w	r2, #12
 8004670:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004680:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d017      	beq.n	80046b8 <HAL_ADC_IRQHandler+0x1d6>
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d014      	beq.n	80046b8 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0301 	and.w	r3, r3, #1
 8004698:	2b01      	cmp	r3, #1
 800469a:	d10d      	bne.n	80046b8 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f97f 	bl	80049ac <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f06f 0201 	mvn.w	r2, #1
 80046b6:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f003 0320 	and.w	r3, r3, #32
 80046be:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80046c6:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d015      	beq.n	80046fa <HAL_ADC_IRQHandler+0x218>
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d012      	beq.n	80046fa <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d8:	f043 0202 	orr.w	r2, r3, #2
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f06f 0220 	mvn.w	r2, #32
 80046e8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f968 	bl	80049c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f06f 0220 	mvn.w	r2, #32
 80046f8:	601a      	str	r2, [r3, #0]
  }
}
 80046fa:	bf00      	nop
 80046fc:	3718      	adds	r7, #24
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
	...

08004704 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b086      	sub	sp, #24
 8004708:	af00      	add	r7, sp, #0
 800470a:	60f8      	str	r0, [r7, #12]
 800470c:	60b9      	str	r1, [r7, #8]
 800470e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004710:	2300      	movs	r3, #0
 8004712:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <HAL_ADC_Start_DMA+0x1e>
 800471e:	2302      	movs	r3, #2
 8004720:	e0ce      	b.n	80048c0 <HAL_ADC_Start_DMA+0x1bc>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b01      	cmp	r3, #1
 8004736:	d018      	beq.n	800476a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	689a      	ldr	r2, [r3, #8]
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f042 0201 	orr.w	r2, r2, #1
 8004746:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004748:	4b5f      	ldr	r3, [pc, #380]	@ (80048c8 <HAL_ADC_Start_DMA+0x1c4>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a5f      	ldr	r2, [pc, #380]	@ (80048cc <HAL_ADC_Start_DMA+0x1c8>)
 800474e:	fba2 2303 	umull	r2, r3, r2, r3
 8004752:	0c9a      	lsrs	r2, r3, #18
 8004754:	4613      	mov	r3, r2
 8004756:	005b      	lsls	r3, r3, #1
 8004758:	4413      	add	r3, r2
 800475a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800475c:	e002      	b.n	8004764 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	3b01      	subs	r3, #1
 8004762:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f9      	bne.n	800475e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004778:	d107      	bne.n	800478a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004788:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b01      	cmp	r3, #1
 8004796:	f040 8086 	bne.w	80048a6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800479e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80047a2:	f023 0301 	bic.w	r3, r3, #1
 80047a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d007      	beq.n	80047cc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80047c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047d8:	d106      	bne.n	80047e8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047de:	f023 0206 	bic.w	r2, r3, #6
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	645a      	str	r2, [r3, #68]	@ 0x44
 80047e6:	e002      	b.n	80047ee <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047f6:	4b36      	ldr	r3, [pc, #216]	@ (80048d0 <HAL_ADC_Start_DMA+0x1cc>)
 80047f8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047fe:	4a35      	ldr	r2, [pc, #212]	@ (80048d4 <HAL_ADC_Start_DMA+0x1d0>)
 8004800:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004806:	4a34      	ldr	r2, [pc, #208]	@ (80048d8 <HAL_ADC_Start_DMA+0x1d4>)
 8004808:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800480e:	4a33      	ldr	r2, [pc, #204]	@ (80048dc <HAL_ADC_Start_DMA+0x1d8>)
 8004810:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800481a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800482a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689a      	ldr	r2, [r3, #8]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800483a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	334c      	adds	r3, #76	@ 0x4c
 8004846:	4619      	mov	r1, r3
 8004848:	68ba      	ldr	r2, [r7, #8]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f000 fcfc 	bl	8005248 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f003 031f 	and.w	r3, r3, #31
 8004858:	2b00      	cmp	r3, #0
 800485a:	d10f      	bne.n	800487c <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d129      	bne.n	80048be <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	689a      	ldr	r2, [r3, #8]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8004878:	609a      	str	r2, [r3, #8]
 800487a:	e020      	b.n	80048be <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a17      	ldr	r2, [pc, #92]	@ (80048e0 <HAL_ADC_Start_DMA+0x1dc>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d11b      	bne.n	80048be <HAL_ADC_Start_DMA+0x1ba>
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d114      	bne.n	80048be <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80048a2:	609a      	str	r2, [r3, #8]
 80048a4:	e00b      	b.n	80048be <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	f043 0210 	orr.w	r2, r3, #16
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b6:	f043 0201 	orr.w	r2, r3, #1
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	3718      	adds	r7, #24
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	20000004 	.word	0x20000004
 80048cc:	431bde83 	.word	0x431bde83
 80048d0:	40012300 	.word	0x40012300
 80048d4:	08004e11 	.word	0x08004e11
 80048d8:	08004ecb 	.word	0x08004ecb
 80048dc:	08004ee7 	.word	0x08004ee7
 80048e0:	40012000 	.word	0x40012000

080048e4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048ec:	2300      	movs	r3, #0
 80048ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d101      	bne.n	80048fe <HAL_ADC_Stop_DMA+0x1a>
 80048fa:	2302      	movs	r3, #2
 80048fc:	e048      	b.n	8004990 <HAL_ADC_Stop_DMA+0xac>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f022 0201 	bic.w	r2, r2, #1
 8004914:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f003 0301 	and.w	r3, r3, #1
 8004920:	2b00      	cmp	r3, #0
 8004922:	d130      	bne.n	8004986 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	689a      	ldr	r2, [r3, #8]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004932:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004938:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b02      	cmp	r3, #2
 8004940:	d10f      	bne.n	8004962 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fcd6 	bl	80052f8 <HAL_DMA_Abort>
 800494c:	4603      	mov	r3, r0
 800494e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004950:	7bfb      	ldrb	r3, [r7, #15]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d005      	beq.n	8004962 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685a      	ldr	r2, [r3, #4]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8004970:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800497a:	f023 0301 	bic.w	r3, r3, #1
 800497e:	f043 0201 	orr.w	r2, r3, #1
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800498e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004998:	b480      	push	{r7}
 800499a:	b083      	sub	sp, #12
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80049a0:	bf00      	nop
 80049a2:	370c      	adds	r7, #12
 80049a4:	46bd      	mov	sp, r7
 80049a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049aa:	4770      	bx	lr

080049ac <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80049b4:	bf00      	nop
 80049b6:	370c      	adds	r7, #12
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr

080049c0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80049de:	2300      	movs	r3, #0
 80049e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d101      	bne.n	80049f0 <HAL_ADC_ConfigChannel+0x1c>
 80049ec:	2302      	movs	r3, #2
 80049ee:	e105      	b.n	8004bfc <HAL_ADC_ConfigChannel+0x228>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2b09      	cmp	r3, #9
 80049fe:	d925      	bls.n	8004a4c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68d9      	ldr	r1, [r3, #12]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	4613      	mov	r3, r2
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	4413      	add	r3, r2
 8004a14:	3b1e      	subs	r3, #30
 8004a16:	2207      	movs	r2, #7
 8004a18:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1c:	43da      	mvns	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	400a      	ands	r2, r1
 8004a24:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	68d9      	ldr	r1, [r3, #12]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	689a      	ldr	r2, [r3, #8]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	4618      	mov	r0, r3
 8004a38:	4603      	mov	r3, r0
 8004a3a:	005b      	lsls	r3, r3, #1
 8004a3c:	4403      	add	r3, r0
 8004a3e:	3b1e      	subs	r3, #30
 8004a40:	409a      	lsls	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	430a      	orrs	r2, r1
 8004a48:	60da      	str	r2, [r3, #12]
 8004a4a:	e022      	b.n	8004a92 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	6919      	ldr	r1, [r3, #16]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	461a      	mov	r2, r3
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	4413      	add	r3, r2
 8004a60:	2207      	movs	r2, #7
 8004a62:	fa02 f303 	lsl.w	r3, r2, r3
 8004a66:	43da      	mvns	r2, r3
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	400a      	ands	r2, r1
 8004a6e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6919      	ldr	r1, [r3, #16]
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	689a      	ldr	r2, [r3, #8]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	4618      	mov	r0, r3
 8004a82:	4603      	mov	r3, r0
 8004a84:	005b      	lsls	r3, r3, #1
 8004a86:	4403      	add	r3, r0
 8004a88:	409a      	lsls	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	430a      	orrs	r2, r1
 8004a90:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	2b06      	cmp	r3, #6
 8004a98:	d824      	bhi.n	8004ae4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	685a      	ldr	r2, [r3, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3b05      	subs	r3, #5
 8004aac:	221f      	movs	r2, #31
 8004aae:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab2:	43da      	mvns	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	400a      	ands	r2, r1
 8004aba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	4618      	mov	r0, r3
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	009b      	lsls	r3, r3, #2
 8004ad2:	4413      	add	r3, r2
 8004ad4:	3b05      	subs	r3, #5
 8004ad6:	fa00 f203 	lsl.w	r2, r0, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ae2:	e04c      	b.n	8004b7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	2b0c      	cmp	r3, #12
 8004aea:	d824      	bhi.n	8004b36 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	4413      	add	r3, r2
 8004afc:	3b23      	subs	r3, #35	@ 0x23
 8004afe:	221f      	movs	r2, #31
 8004b00:	fa02 f303 	lsl.w	r3, r2, r3
 8004b04:	43da      	mvns	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	400a      	ands	r2, r1
 8004b0c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	b29b      	uxth	r3, r3
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	685a      	ldr	r2, [r3, #4]
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	3b23      	subs	r3, #35	@ 0x23
 8004b28:	fa00 f203 	lsl.w	r2, r0, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b34:	e023      	b.n	8004b7e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	4613      	mov	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4413      	add	r3, r2
 8004b46:	3b41      	subs	r3, #65	@ 0x41
 8004b48:	221f      	movs	r2, #31
 8004b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4e:	43da      	mvns	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	400a      	ands	r2, r1
 8004b56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	4618      	mov	r0, r3
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	009b      	lsls	r3, r3, #2
 8004b6e:	4413      	add	r3, r2
 8004b70:	3b41      	subs	r3, #65	@ 0x41
 8004b72:	fa00 f203 	lsl.w	r2, r0, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b7e:	4b22      	ldr	r3, [pc, #136]	@ (8004c08 <HAL_ADC_ConfigChannel+0x234>)
 8004b80:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a21      	ldr	r2, [pc, #132]	@ (8004c0c <HAL_ADC_ConfigChannel+0x238>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d109      	bne.n	8004ba0 <HAL_ADC_ConfigChannel+0x1cc>
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b12      	cmp	r3, #18
 8004b92:	d105      	bne.n	8004ba0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a19      	ldr	r2, [pc, #100]	@ (8004c0c <HAL_ADC_ConfigChannel+0x238>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d123      	bne.n	8004bf2 <HAL_ADC_ConfigChannel+0x21e>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2b10      	cmp	r3, #16
 8004bb0:	d003      	beq.n	8004bba <HAL_ADC_ConfigChannel+0x1e6>
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b11      	cmp	r3, #17
 8004bb8:	d11b      	bne.n	8004bf2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	2b10      	cmp	r3, #16
 8004bcc:	d111      	bne.n	8004bf2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004bce:	4b10      	ldr	r3, [pc, #64]	@ (8004c10 <HAL_ADC_ConfigChannel+0x23c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a10      	ldr	r2, [pc, #64]	@ (8004c14 <HAL_ADC_ConfigChannel+0x240>)
 8004bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8004bd8:	0c9a      	lsrs	r2, r3, #18
 8004bda:	4613      	mov	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	005b      	lsls	r3, r3, #1
 8004be2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004be4:	e002      	b.n	8004bec <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	3b01      	subs	r3, #1
 8004bea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1f9      	bne.n	8004be6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3714      	adds	r7, #20
 8004c00:	46bd      	mov	sp, r7
 8004c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c06:	4770      	bx	lr
 8004c08:	40012300 	.word	0x40012300
 8004c0c:	40012000 	.word	0x40012000
 8004c10:	20000004 	.word	0x20000004
 8004c14:	431bde83 	.word	0x431bde83

08004c18 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b085      	sub	sp, #20
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c20:	4b79      	ldr	r3, [pc, #484]	@ (8004e08 <ADC_Init+0x1f0>)
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	685a      	ldr	r2, [r3, #4]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	431a      	orrs	r2, r3
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	685a      	ldr	r2, [r3, #4]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6859      	ldr	r1, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	021a      	lsls	r2, r3, #8
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004c70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6859      	ldr	r1, [r3, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	689a      	ldr	r2, [r3, #8]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	430a      	orrs	r2, r1
 8004c82:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689a      	ldr	r2, [r3, #8]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c92:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	6899      	ldr	r1, [r3, #8]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004caa:	4a58      	ldr	r2, [pc, #352]	@ (8004e0c <ADC_Init+0x1f4>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d022      	beq.n	8004cf6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689a      	ldr	r2, [r3, #8]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004cbe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6899      	ldr	r1, [r3, #8]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	430a      	orrs	r2, r1
 8004cd0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004ce0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6899      	ldr	r1, [r3, #8]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	430a      	orrs	r2, r1
 8004cf2:	609a      	str	r2, [r3, #8]
 8004cf4:	e00f      	b.n	8004d16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	689a      	ldr	r2, [r3, #8]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004d04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689a      	ldr	r2, [r3, #8]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004d14:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f022 0202 	bic.w	r2, r2, #2
 8004d24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	6899      	ldr	r1, [r3, #8]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	7e1b      	ldrb	r3, [r3, #24]
 8004d30:	005a      	lsls	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	430a      	orrs	r2, r1
 8004d38:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d01b      	beq.n	8004d7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d52:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	685a      	ldr	r2, [r3, #4]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8004d62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6859      	ldr	r1, [r3, #4]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6e:	3b01      	subs	r3, #1
 8004d70:	035a      	lsls	r2, r3, #13
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	430a      	orrs	r2, r1
 8004d78:	605a      	str	r2, [r3, #4]
 8004d7a:	e007      	b.n	8004d8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d8a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8004d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	3b01      	subs	r3, #1
 8004da8:	051a      	lsls	r2, r3, #20
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	689a      	ldr	r2, [r3, #8]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004dc0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	6899      	ldr	r1, [r3, #8]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004dce:	025a      	lsls	r2, r3, #9
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004de6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6899      	ldr	r1, [r3, #8]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	029a      	lsls	r2, r3, #10
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	609a      	str	r2, [r3, #8]
}
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr
 8004e08:	40012300 	.word	0x40012300
 8004e0c:	0f000001 	.word	0x0f000001

08004e10 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e1c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e22:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d13c      	bne.n	8004ea4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d12b      	bne.n	8004e9c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d127      	bne.n	8004e9c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e52:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d006      	beq.n	8004e68 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	689b      	ldr	r3, [r3, #8]
 8004e60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d119      	bne.n	8004e9c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0220 	bic.w	r2, r2, #32
 8004e76:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d105      	bne.n	8004e9c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	f043 0201 	orr.w	r2, r3, #1
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f7fd f82d 	bl	8001efc <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004ea2:	e00e      	b.n	8004ec2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea8:	f003 0310 	and.w	r3, r3, #16
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7ff fd85 	bl	80049c0 <HAL_ADC_ErrorCallback>
}
 8004eb6:	e004      	b.n	8004ec2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	4798      	blx	r3
}
 8004ec2:	bf00      	nop
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}

08004eca <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b084      	sub	sp, #16
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f7ff fd5d 	bl	8004998 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004ede:	bf00      	nop
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}

08004ee6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ee6:	b580      	push	{r7, lr}
 8004ee8:	b084      	sub	sp, #16
 8004eea:	af00      	add	r7, sp, #0
 8004eec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	2240      	movs	r2, #64	@ 0x40
 8004ef8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004efe:	f043 0204 	orr.w	r2, r3, #4
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f7ff fd5a 	bl	80049c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f0c:	bf00      	nop
 8004f0e:	3710      	adds	r7, #16
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f003 0307 	and.w	r3, r3, #7
 8004f36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f38:	4b0c      	ldr	r3, [pc, #48]	@ (8004f6c <__NVIC_SetPriorityGrouping+0x44>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f44:	4013      	ands	r3, r2
 8004f46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f5a:	4a04      	ldr	r2, [pc, #16]	@ (8004f6c <__NVIC_SetPriorityGrouping+0x44>)
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	60d3      	str	r3, [r2, #12]
}
 8004f60:	bf00      	nop
 8004f62:	3714      	adds	r7, #20
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr
 8004f6c:	e000ed00 	.word	0xe000ed00

08004f70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f74:	4b04      	ldr	r3, [pc, #16]	@ (8004f88 <__NVIC_GetPriorityGrouping+0x18>)
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	0a1b      	lsrs	r3, r3, #8
 8004f7a:	f003 0307 	and.w	r3, r3, #7
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr
 8004f88:	e000ed00 	.word	0xe000ed00

08004f8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	4603      	mov	r3, r0
 8004f94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	db0b      	blt.n	8004fb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f9e:	79fb      	ldrb	r3, [r7, #7]
 8004fa0:	f003 021f 	and.w	r2, r3, #31
 8004fa4:	4907      	ldr	r1, [pc, #28]	@ (8004fc4 <__NVIC_EnableIRQ+0x38>)
 8004fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004faa:	095b      	lsrs	r3, r3, #5
 8004fac:	2001      	movs	r0, #1
 8004fae:	fa00 f202 	lsl.w	r2, r0, r2
 8004fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004fb6:	bf00      	nop
 8004fb8:	370c      	adds	r7, #12
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	e000e100 	.word	0xe000e100

08004fc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	4603      	mov	r3, r0
 8004fd0:	6039      	str	r1, [r7, #0]
 8004fd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	db0a      	blt.n	8004ff2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	490c      	ldr	r1, [pc, #48]	@ (8005014 <__NVIC_SetPriority+0x4c>)
 8004fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe6:	0112      	lsls	r2, r2, #4
 8004fe8:	b2d2      	uxtb	r2, r2
 8004fea:	440b      	add	r3, r1
 8004fec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ff0:	e00a      	b.n	8005008 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	b2da      	uxtb	r2, r3
 8004ff6:	4908      	ldr	r1, [pc, #32]	@ (8005018 <__NVIC_SetPriority+0x50>)
 8004ff8:	79fb      	ldrb	r3, [r7, #7]
 8004ffa:	f003 030f 	and.w	r3, r3, #15
 8004ffe:	3b04      	subs	r3, #4
 8005000:	0112      	lsls	r2, r2, #4
 8005002:	b2d2      	uxtb	r2, r2
 8005004:	440b      	add	r3, r1
 8005006:	761a      	strb	r2, [r3, #24]
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	e000e100 	.word	0xe000e100
 8005018:	e000ed00 	.word	0xe000ed00

0800501c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800501c:	b480      	push	{r7}
 800501e:	b089      	sub	sp, #36	@ 0x24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	f1c3 0307 	rsb	r3, r3, #7
 8005036:	2b04      	cmp	r3, #4
 8005038:	bf28      	it	cs
 800503a:	2304      	movcs	r3, #4
 800503c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	3304      	adds	r3, #4
 8005042:	2b06      	cmp	r3, #6
 8005044:	d902      	bls.n	800504c <NVIC_EncodePriority+0x30>
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	3b03      	subs	r3, #3
 800504a:	e000      	b.n	800504e <NVIC_EncodePriority+0x32>
 800504c:	2300      	movs	r3, #0
 800504e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005050:	f04f 32ff 	mov.w	r2, #4294967295
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	43da      	mvns	r2, r3
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	401a      	ands	r2, r3
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005064:	f04f 31ff 	mov.w	r1, #4294967295
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	fa01 f303 	lsl.w	r3, r1, r3
 800506e:	43d9      	mvns	r1, r3
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005074:	4313      	orrs	r3, r2
         );
}
 8005076:	4618      	mov	r0, r3
 8005078:	3724      	adds	r7, #36	@ 0x24
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr

08005082 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005082:	b580      	push	{r7, lr}
 8005084:	b082      	sub	sp, #8
 8005086:	af00      	add	r7, sp, #0
 8005088:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7ff ff4c 	bl	8004f28 <__NVIC_SetPriorityGrouping>
}
 8005090:	bf00      	nop
 8005092:	3708      	adds	r7, #8
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	4603      	mov	r3, r0
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050a6:	2300      	movs	r3, #0
 80050a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050aa:	f7ff ff61 	bl	8004f70 <__NVIC_GetPriorityGrouping>
 80050ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	6978      	ldr	r0, [r7, #20]
 80050b6:	f7ff ffb1 	bl	800501c <NVIC_EncodePriority>
 80050ba:	4602      	mov	r2, r0
 80050bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c0:	4611      	mov	r1, r2
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff ff80 	bl	8004fc8 <__NVIC_SetPriority>
}
 80050c8:	bf00      	nop
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}

080050d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	4603      	mov	r3, r0
 80050d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050de:	4618      	mov	r0, r3
 80050e0:	f7ff ff54 	bl	8004f8c <__NVIC_EnableIRQ>
}
 80050e4:	bf00      	nop
 80050e6:	3708      	adds	r7, #8
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}

080050ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80050f8:	f7ff f9a4 	bl	8004444 <HAL_GetTick>
 80050fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e099      	b.n	800523c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0201 	bic.w	r2, r2, #1
 8005126:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005128:	e00f      	b.n	800514a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800512a:	f7ff f98b 	bl	8004444 <HAL_GetTick>
 800512e:	4602      	mov	r2, r0
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b05      	cmp	r3, #5
 8005136:	d908      	bls.n	800514a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2220      	movs	r2, #32
 800513c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2203      	movs	r2, #3
 8005142:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	e078      	b.n	800523c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1e8      	bne.n	800512a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	4b38      	ldr	r3, [pc, #224]	@ (8005244 <HAL_DMA_Init+0x158>)
 8005164:	4013      	ands	r3, r2
 8005166:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005176:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005182:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	699b      	ldr	r3, [r3, #24]
 8005188:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800518e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a1b      	ldr	r3, [r3, #32]
 8005194:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	4313      	orrs	r3, r2
 800519a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	2b04      	cmp	r3, #4
 80051a2:	d107      	bne.n	80051b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ac:	4313      	orrs	r3, r2
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	697a      	ldr	r2, [r7, #20]
 80051ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695b      	ldr	r3, [r3, #20]
 80051c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	f023 0307 	bic.w	r3, r3, #7
 80051ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d0:	697a      	ldr	r2, [r7, #20]
 80051d2:	4313      	orrs	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051da:	2b04      	cmp	r3, #4
 80051dc:	d117      	bne.n	800520e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d00e      	beq.n	800520e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 fadf 	bl	80057b4 <DMA_CheckFifoParam>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d008      	beq.n	800520e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2240      	movs	r2, #64	@ 0x40
 8005200:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2201      	movs	r2, #1
 8005206:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800520a:	2301      	movs	r3, #1
 800520c:	e016      	b.n	800523c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 fa96 	bl	8005748 <DMA_CalcBaseAndBitshift>
 800521c:	4603      	mov	r3, r0
 800521e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005224:	223f      	movs	r2, #63	@ 0x3f
 8005226:	409a      	lsls	r2, r3
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	3718      	adds	r7, #24
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}
 8005244:	f010803f 	.word	0xf010803f

08005248 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b086      	sub	sp, #24
 800524c:	af00      	add	r7, sp, #0
 800524e:	60f8      	str	r0, [r7, #12]
 8005250:	60b9      	str	r1, [r7, #8]
 8005252:	607a      	str	r2, [r7, #4]
 8005254:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005256:	2300      	movs	r3, #0
 8005258:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800525e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005266:	2b01      	cmp	r3, #1
 8005268:	d101      	bne.n	800526e <HAL_DMA_Start_IT+0x26>
 800526a:	2302      	movs	r3, #2
 800526c:	e040      	b.n	80052f0 <HAL_DMA_Start_IT+0xa8>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b01      	cmp	r3, #1
 8005280:	d12f      	bne.n	80052e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2202      	movs	r2, #2
 8005286:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	68b9      	ldr	r1, [r7, #8]
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 fa28 	bl	80056ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a0:	223f      	movs	r2, #63	@ 0x3f
 80052a2:	409a      	lsls	r2, r3
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0216 	orr.w	r2, r2, #22
 80052b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d007      	beq.n	80052d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0208 	orr.w	r2, r2, #8
 80052ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0201 	orr.w	r2, r2, #1
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	e005      	b.n	80052ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80052ea:	2302      	movs	r3, #2
 80052ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80052ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3718      	adds	r7, #24
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}

080052f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005304:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005306:	f7ff f89d 	bl	8004444 <HAL_GetTick>
 800530a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005312:	b2db      	uxtb	r3, r3
 8005314:	2b02      	cmp	r3, #2
 8005316:	d008      	beq.n	800532a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2280      	movs	r2, #128	@ 0x80
 800531c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	e052      	b.n	80053d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f022 0216 	bic.w	r2, r2, #22
 8005338:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	695a      	ldr	r2, [r3, #20]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005348:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534e:	2b00      	cmp	r3, #0
 8005350:	d103      	bne.n	800535a <HAL_DMA_Abort+0x62>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005356:	2b00      	cmp	r3, #0
 8005358:	d007      	beq.n	800536a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f022 0208 	bic.w	r2, r2, #8
 8005368:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 0201 	bic.w	r2, r2, #1
 8005378:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800537a:	e013      	b.n	80053a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800537c:	f7ff f862 	bl	8004444 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b05      	cmp	r3, #5
 8005388:	d90c      	bls.n	80053a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2220      	movs	r2, #32
 800538e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2203      	movs	r2, #3
 8005394:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e015      	b.n	80053d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1e4      	bne.n	800537c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b6:	223f      	movs	r2, #63	@ 0x3f
 80053b8:	409a      	lsls	r2, r3
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80053e0:	2300      	movs	r3, #0
 80053e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80053e4:	4b8e      	ldr	r3, [pc, #568]	@ (8005620 <HAL_DMA_IRQHandler+0x248>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a8e      	ldr	r2, [pc, #568]	@ (8005624 <HAL_DMA_IRQHandler+0x24c>)
 80053ea:	fba2 2303 	umull	r2, r3, r2, r3
 80053ee:	0a9b      	lsrs	r3, r3, #10
 80053f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005402:	2208      	movs	r2, #8
 8005404:	409a      	lsls	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	4013      	ands	r3, r2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d01a      	beq.n	8005444 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0304 	and.w	r3, r3, #4
 8005418:	2b00      	cmp	r3, #0
 800541a:	d013      	beq.n	8005444 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f022 0204 	bic.w	r2, r2, #4
 800542a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005430:	2208      	movs	r2, #8
 8005432:	409a      	lsls	r2, r3
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543c:	f043 0201 	orr.w	r2, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005448:	2201      	movs	r2, #1
 800544a:	409a      	lsls	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	4013      	ands	r3, r2
 8005450:	2b00      	cmp	r3, #0
 8005452:	d012      	beq.n	800547a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00b      	beq.n	800547a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005466:	2201      	movs	r2, #1
 8005468:	409a      	lsls	r2, r3
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005472:	f043 0202 	orr.w	r2, r3, #2
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800547e:	2204      	movs	r2, #4
 8005480:	409a      	lsls	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	4013      	ands	r3, r2
 8005486:	2b00      	cmp	r3, #0
 8005488:	d012      	beq.n	80054b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0302 	and.w	r3, r3, #2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00b      	beq.n	80054b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549c:	2204      	movs	r2, #4
 800549e:	409a      	lsls	r2, r3
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054a8:	f043 0204 	orr.w	r2, r3, #4
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054b4:	2210      	movs	r2, #16
 80054b6:	409a      	lsls	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	4013      	ands	r3, r2
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d043      	beq.n	8005548 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0308 	and.w	r3, r3, #8
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d03c      	beq.n	8005548 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054d2:	2210      	movs	r2, #16
 80054d4:	409a      	lsls	r2, r3
 80054d6:	693b      	ldr	r3, [r7, #16]
 80054d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d018      	beq.n	800551a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d108      	bne.n	8005508 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d024      	beq.n	8005548 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	4798      	blx	r3
 8005506:	e01f      	b.n	8005548 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800550c:	2b00      	cmp	r3, #0
 800550e:	d01b      	beq.n	8005548 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	4798      	blx	r3
 8005518:	e016      	b.n	8005548 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005524:	2b00      	cmp	r3, #0
 8005526:	d107      	bne.n	8005538 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0208 	bic.w	r2, r2, #8
 8005536:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553c:	2b00      	cmp	r3, #0
 800553e:	d003      	beq.n	8005548 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005544:	6878      	ldr	r0, [r7, #4]
 8005546:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800554c:	2220      	movs	r2, #32
 800554e:	409a      	lsls	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4013      	ands	r3, r2
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 808f 	beq.w	8005678 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b00      	cmp	r3, #0
 8005566:	f000 8087 	beq.w	8005678 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800556e:	2220      	movs	r2, #32
 8005570:	409a      	lsls	r2, r3
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b05      	cmp	r3, #5
 8005580:	d136      	bne.n	80055f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0216 	bic.w	r2, r2, #22
 8005590:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	695a      	ldr	r2, [r3, #20]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d103      	bne.n	80055b2 <HAL_DMA_IRQHandler+0x1da>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d007      	beq.n	80055c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0208 	bic.w	r2, r2, #8
 80055c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055c6:	223f      	movs	r2, #63	@ 0x3f
 80055c8:	409a      	lsls	r2, r3
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d07e      	beq.n	80056e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	4798      	blx	r3
        }
        return;
 80055ee:	e079      	b.n	80056e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d01d      	beq.n	800563a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d10d      	bne.n	8005628 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005610:	2b00      	cmp	r3, #0
 8005612:	d031      	beq.n	8005678 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	4798      	blx	r3
 800561c:	e02c      	b.n	8005678 <HAL_DMA_IRQHandler+0x2a0>
 800561e:	bf00      	nop
 8005620:	20000004 	.word	0x20000004
 8005624:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800562c:	2b00      	cmp	r3, #0
 800562e:	d023      	beq.n	8005678 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005634:	6878      	ldr	r0, [r7, #4]
 8005636:	4798      	blx	r3
 8005638:	e01e      	b.n	8005678 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10f      	bne.n	8005668 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f022 0210 	bic.w	r2, r2, #16
 8005656:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800566c:	2b00      	cmp	r3, #0
 800566e:	d003      	beq.n	8005678 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005674:	6878      	ldr	r0, [r7, #4]
 8005676:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800567c:	2b00      	cmp	r3, #0
 800567e:	d032      	beq.n	80056e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005684:	f003 0301 	and.w	r3, r3, #1
 8005688:	2b00      	cmp	r3, #0
 800568a:	d022      	beq.n	80056d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2205      	movs	r2, #5
 8005690:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f022 0201 	bic.w	r2, r2, #1
 80056a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	3301      	adds	r3, #1
 80056a8:	60bb      	str	r3, [r7, #8]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d307      	bcc.n	80056c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d1f2      	bne.n	80056a4 <HAL_DMA_IRQHandler+0x2cc>
 80056be:	e000      	b.n	80056c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80056c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d005      	beq.n	80056e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056de:	6878      	ldr	r0, [r7, #4]
 80056e0:	4798      	blx	r3
 80056e2:	e000      	b.n	80056e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80056e4:	bf00      	nop
    }
  }
}
 80056e6:	3718      	adds	r7, #24
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80056ec:	b480      	push	{r7}
 80056ee:	b085      	sub	sp, #20
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	607a      	str	r2, [r7, #4]
 80056f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005708:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	2b40      	cmp	r3, #64	@ 0x40
 8005718:	d108      	bne.n	800572c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800572a:	e007      	b.n	800573c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68ba      	ldr	r2, [r7, #8]
 8005732:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	687a      	ldr	r2, [r7, #4]
 800573a:	60da      	str	r2, [r3, #12]
}
 800573c:	bf00      	nop
 800573e:	3714      	adds	r7, #20
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	b2db      	uxtb	r3, r3
 8005756:	3b10      	subs	r3, #16
 8005758:	4a14      	ldr	r2, [pc, #80]	@ (80057ac <DMA_CalcBaseAndBitshift+0x64>)
 800575a:	fba2 2303 	umull	r2, r3, r2, r3
 800575e:	091b      	lsrs	r3, r3, #4
 8005760:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005762:	4a13      	ldr	r2, [pc, #76]	@ (80057b0 <DMA_CalcBaseAndBitshift+0x68>)
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4413      	add	r3, r2
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	461a      	mov	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2b03      	cmp	r3, #3
 8005774:	d909      	bls.n	800578a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800577e:	f023 0303 	bic.w	r3, r3, #3
 8005782:	1d1a      	adds	r2, r3, #4
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	659a      	str	r2, [r3, #88]	@ 0x58
 8005788:	e007      	b.n	800579a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005792:	f023 0303 	bic.w	r3, r3, #3
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3714      	adds	r7, #20
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	aaaaaaab 	.word	0xaaaaaaab
 80057b0:	08018268 	.word	0x08018268

080057b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057bc:	2300      	movs	r3, #0
 80057be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d11f      	bne.n	800580e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	2b03      	cmp	r3, #3
 80057d2:	d856      	bhi.n	8005882 <DMA_CheckFifoParam+0xce>
 80057d4:	a201      	add	r2, pc, #4	@ (adr r2, 80057dc <DMA_CheckFifoParam+0x28>)
 80057d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057da:	bf00      	nop
 80057dc:	080057ed 	.word	0x080057ed
 80057e0:	080057ff 	.word	0x080057ff
 80057e4:	080057ed 	.word	0x080057ed
 80057e8:	08005883 	.word	0x08005883
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d046      	beq.n	8005886 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057fc:	e043      	b.n	8005886 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005802:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005806:	d140      	bne.n	800588a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800580c:	e03d      	b.n	800588a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005816:	d121      	bne.n	800585c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	2b03      	cmp	r3, #3
 800581c:	d837      	bhi.n	800588e <DMA_CheckFifoParam+0xda>
 800581e:	a201      	add	r2, pc, #4	@ (adr r2, 8005824 <DMA_CheckFifoParam+0x70>)
 8005820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005824:	08005835 	.word	0x08005835
 8005828:	0800583b 	.word	0x0800583b
 800582c:	08005835 	.word	0x08005835
 8005830:	0800584d 	.word	0x0800584d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	73fb      	strb	r3, [r7, #15]
      break;
 8005838:	e030      	b.n	800589c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800583e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005842:	2b00      	cmp	r3, #0
 8005844:	d025      	beq.n	8005892 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005846:	2301      	movs	r3, #1
 8005848:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800584a:	e022      	b.n	8005892 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005850:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005854:	d11f      	bne.n	8005896 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800585a:	e01c      	b.n	8005896 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2b02      	cmp	r3, #2
 8005860:	d903      	bls.n	800586a <DMA_CheckFifoParam+0xb6>
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2b03      	cmp	r3, #3
 8005866:	d003      	beq.n	8005870 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005868:	e018      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	73fb      	strb	r3, [r7, #15]
      break;
 800586e:	e015      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005874:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00e      	beq.n	800589a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	73fb      	strb	r3, [r7, #15]
      break;
 8005880:	e00b      	b.n	800589a <DMA_CheckFifoParam+0xe6>
      break;
 8005882:	bf00      	nop
 8005884:	e00a      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      break;
 8005886:	bf00      	nop
 8005888:	e008      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      break;
 800588a:	bf00      	nop
 800588c:	e006      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      break;
 800588e:	bf00      	nop
 8005890:	e004      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      break;
 8005892:	bf00      	nop
 8005894:	e002      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      break;   
 8005896:	bf00      	nop
 8005898:	e000      	b.n	800589c <DMA_CheckFifoParam+0xe8>
      break;
 800589a:	bf00      	nop
    }
  } 
  
  return status; 
 800589c:	7bfb      	ldrb	r3, [r7, #15]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3714      	adds	r7, #20
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr
 80058aa:	bf00      	nop

080058ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b089      	sub	sp, #36	@ 0x24
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80058b6:	2300      	movs	r3, #0
 80058b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80058ba:	2300      	movs	r3, #0
 80058bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80058be:	2300      	movs	r3, #0
 80058c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80058c2:	2300      	movs	r3, #0
 80058c4:	61fb      	str	r3, [r7, #28]
 80058c6:	e159      	b.n	8005b7c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80058c8:	2201      	movs	r2, #1
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	fa02 f303 	lsl.w	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	697a      	ldr	r2, [r7, #20]
 80058d8:	4013      	ands	r3, r2
 80058da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	429a      	cmp	r2, r3
 80058e2:	f040 8148 	bne.w	8005b76 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f003 0303 	and.w	r3, r3, #3
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d005      	beq.n	80058fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d130      	bne.n	8005960 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	2203      	movs	r2, #3
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43db      	mvns	r3, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4013      	ands	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	68da      	ldr	r2, [r3, #12]
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	69ba      	ldr	r2, [r7, #24]
 8005924:	4313      	orrs	r3, r2
 8005926:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	69ba      	ldr	r2, [r7, #24]
 800592c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005934:	2201      	movs	r2, #1
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	fa02 f303 	lsl.w	r3, r2, r3
 800593c:	43db      	mvns	r3, r3
 800593e:	69ba      	ldr	r2, [r7, #24]
 8005940:	4013      	ands	r3, r2
 8005942:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	091b      	lsrs	r3, r3, #4
 800594a:	f003 0201 	and.w	r2, r3, #1
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	fa02 f303 	lsl.w	r3, r2, r3
 8005954:	69ba      	ldr	r2, [r7, #24]
 8005956:	4313      	orrs	r3, r2
 8005958:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f003 0303 	and.w	r3, r3, #3
 8005968:	2b03      	cmp	r3, #3
 800596a:	d017      	beq.n	800599c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	005b      	lsls	r3, r3, #1
 8005976:	2203      	movs	r2, #3
 8005978:	fa02 f303 	lsl.w	r3, r2, r3
 800597c:	43db      	mvns	r3, r3
 800597e:	69ba      	ldr	r2, [r7, #24]
 8005980:	4013      	ands	r3, r2
 8005982:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	69fb      	ldr	r3, [r7, #28]
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	fa02 f303 	lsl.w	r3, r2, r3
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	4313      	orrs	r3, r2
 8005994:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	69ba      	ldr	r2, [r7, #24]
 800599a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f003 0303 	and.w	r3, r3, #3
 80059a4:	2b02      	cmp	r3, #2
 80059a6:	d123      	bne.n	80059f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	08da      	lsrs	r2, r3, #3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3208      	adds	r2, #8
 80059b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f003 0307 	and.w	r3, r3, #7
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	220f      	movs	r2, #15
 80059c0:	fa02 f303 	lsl.w	r3, r2, r3
 80059c4:	43db      	mvns	r3, r3
 80059c6:	69ba      	ldr	r2, [r7, #24]
 80059c8:	4013      	ands	r3, r2
 80059ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	691a      	ldr	r2, [r3, #16]
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	f003 0307 	and.w	r3, r3, #7
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	69ba      	ldr	r2, [r7, #24]
 80059de:	4313      	orrs	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	08da      	lsrs	r2, r3, #3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	3208      	adds	r2, #8
 80059ea:	69b9      	ldr	r1, [r7, #24]
 80059ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	2203      	movs	r2, #3
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43db      	mvns	r3, r3
 8005a02:	69ba      	ldr	r2, [r7, #24]
 8005a04:	4013      	ands	r3, r2
 8005a06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f003 0203 	and.w	r2, r3, #3
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	005b      	lsls	r3, r3, #1
 8005a14:	fa02 f303 	lsl.w	r3, r2, r3
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69ba      	ldr	r2, [r7, #24]
 8005a22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 80a2 	beq.w	8005b76 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a32:	2300      	movs	r3, #0
 8005a34:	60fb      	str	r3, [r7, #12]
 8005a36:	4b57      	ldr	r3, [pc, #348]	@ (8005b94 <HAL_GPIO_Init+0x2e8>)
 8005a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3a:	4a56      	ldr	r2, [pc, #344]	@ (8005b94 <HAL_GPIO_Init+0x2e8>)
 8005a3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a42:	4b54      	ldr	r3, [pc, #336]	@ (8005b94 <HAL_GPIO_Init+0x2e8>)
 8005a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a4a:	60fb      	str	r3, [r7, #12]
 8005a4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005a4e:	4a52      	ldr	r2, [pc, #328]	@ (8005b98 <HAL_GPIO_Init+0x2ec>)
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	089b      	lsrs	r3, r3, #2
 8005a54:	3302      	adds	r3, #2
 8005a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	f003 0303 	and.w	r3, r3, #3
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	220f      	movs	r2, #15
 8005a66:	fa02 f303 	lsl.w	r3, r2, r3
 8005a6a:	43db      	mvns	r3, r3
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	4a49      	ldr	r2, [pc, #292]	@ (8005b9c <HAL_GPIO_Init+0x2f0>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d019      	beq.n	8005aae <HAL_GPIO_Init+0x202>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a48      	ldr	r2, [pc, #288]	@ (8005ba0 <HAL_GPIO_Init+0x2f4>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d013      	beq.n	8005aaa <HAL_GPIO_Init+0x1fe>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a47      	ldr	r2, [pc, #284]	@ (8005ba4 <HAL_GPIO_Init+0x2f8>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d00d      	beq.n	8005aa6 <HAL_GPIO_Init+0x1fa>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	4a46      	ldr	r2, [pc, #280]	@ (8005ba8 <HAL_GPIO_Init+0x2fc>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d007      	beq.n	8005aa2 <HAL_GPIO_Init+0x1f6>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	4a45      	ldr	r2, [pc, #276]	@ (8005bac <HAL_GPIO_Init+0x300>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d101      	bne.n	8005a9e <HAL_GPIO_Init+0x1f2>
 8005a9a:	2304      	movs	r3, #4
 8005a9c:	e008      	b.n	8005ab0 <HAL_GPIO_Init+0x204>
 8005a9e:	2307      	movs	r3, #7
 8005aa0:	e006      	b.n	8005ab0 <HAL_GPIO_Init+0x204>
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e004      	b.n	8005ab0 <HAL_GPIO_Init+0x204>
 8005aa6:	2302      	movs	r3, #2
 8005aa8:	e002      	b.n	8005ab0 <HAL_GPIO_Init+0x204>
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e000      	b.n	8005ab0 <HAL_GPIO_Init+0x204>
 8005aae:	2300      	movs	r3, #0
 8005ab0:	69fa      	ldr	r2, [r7, #28]
 8005ab2:	f002 0203 	and.w	r2, r2, #3
 8005ab6:	0092      	lsls	r2, r2, #2
 8005ab8:	4093      	lsls	r3, r2
 8005aba:	69ba      	ldr	r2, [r7, #24]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005ac0:	4935      	ldr	r1, [pc, #212]	@ (8005b98 <HAL_GPIO_Init+0x2ec>)
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	089b      	lsrs	r3, r3, #2
 8005ac6:	3302      	adds	r3, #2
 8005ac8:	69ba      	ldr	r2, [r7, #24]
 8005aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ace:	4b38      	ldr	r3, [pc, #224]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	43db      	mvns	r3, r3
 8005ad8:	69ba      	ldr	r2, [r7, #24]
 8005ada:	4013      	ands	r3, r2
 8005adc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	685b      	ldr	r3, [r3, #4]
 8005ae2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d003      	beq.n	8005af2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	693b      	ldr	r3, [r7, #16]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005af2:	4a2f      	ldr	r2, [pc, #188]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005af8:	4b2d      	ldr	r3, [pc, #180]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	43db      	mvns	r3, r3
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	4013      	ands	r3, r2
 8005b06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005b14:	69ba      	ldr	r2, [r7, #24]
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	4313      	orrs	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b1c:	4a24      	ldr	r2, [pc, #144]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005b22:	4b23      	ldr	r3, [pc, #140]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005b3e:	69ba      	ldr	r2, [r7, #24]
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005b46:	4a1a      	ldr	r2, [pc, #104]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005b4c:	4b18      	ldr	r3, [pc, #96]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	43db      	mvns	r3, r3
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005b70:	4a0f      	ldr	r2, [pc, #60]	@ (8005bb0 <HAL_GPIO_Init+0x304>)
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	61fb      	str	r3, [r7, #28]
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	2b0f      	cmp	r3, #15
 8005b80:	f67f aea2 	bls.w	80058c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005b84:	bf00      	nop
 8005b86:	bf00      	nop
 8005b88:	3724      	adds	r7, #36	@ 0x24
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	40023800 	.word	0x40023800
 8005b98:	40013800 	.word	0x40013800
 8005b9c:	40020000 	.word	0x40020000
 8005ba0:	40020400 	.word	0x40020400
 8005ba4:	40020800 	.word	0x40020800
 8005ba8:	40020c00 	.word	0x40020c00
 8005bac:	40021000 	.word	0x40021000
 8005bb0:	40013c00 	.word	0x40013c00

08005bb4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	691a      	ldr	r2, [r3, #16]
 8005bc4:	887b      	ldrh	r3, [r7, #2]
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d002      	beq.n	8005bd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	73fb      	strb	r3, [r7, #15]
 8005bd0:	e001      	b.n	8005bd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005bd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	460b      	mov	r3, r1
 8005bee:	807b      	strh	r3, [r7, #2]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005bf4:	787b      	ldrb	r3, [r7, #1]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d003      	beq.n	8005c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005bfa:	887a      	ldrh	r2, [r7, #2]
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005c00:	e003      	b.n	8005c0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005c02:	887b      	ldrh	r3, [r7, #2]
 8005c04:	041a      	lsls	r2, r3, #16
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	619a      	str	r2, [r3, #24]
}
 8005c0a:	bf00      	nop
 8005c0c:	370c      	adds	r7, #12
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
	...

08005c18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e12b      	b.n	8005e82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d106      	bne.n	8005c44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f7fc fa34 	bl	80020ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2224      	movs	r2, #36	@ 0x24
 8005c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0201 	bic.w	r2, r2, #1
 8005c5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c7c:	f001 f8ea 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 8005c80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	4a81      	ldr	r2, [pc, #516]	@ (8005e8c <HAL_I2C_Init+0x274>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d807      	bhi.n	8005c9c <HAL_I2C_Init+0x84>
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	4a80      	ldr	r2, [pc, #512]	@ (8005e90 <HAL_I2C_Init+0x278>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	bf94      	ite	ls
 8005c94:	2301      	movls	r3, #1
 8005c96:	2300      	movhi	r3, #0
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	e006      	b.n	8005caa <HAL_I2C_Init+0x92>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	4a7d      	ldr	r2, [pc, #500]	@ (8005e94 <HAL_I2C_Init+0x27c>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	bf94      	ite	ls
 8005ca4:	2301      	movls	r3, #1
 8005ca6:	2300      	movhi	r3, #0
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e0e7      	b.n	8005e82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	4a78      	ldr	r2, [pc, #480]	@ (8005e98 <HAL_I2C_Init+0x280>)
 8005cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cba:	0c9b      	lsrs	r3, r3, #18
 8005cbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	68ba      	ldr	r2, [r7, #8]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	6a1b      	ldr	r3, [r3, #32]
 8005cd8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	4a6a      	ldr	r2, [pc, #424]	@ (8005e8c <HAL_I2C_Init+0x274>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d802      	bhi.n	8005cec <HAL_I2C_Init+0xd4>
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	3301      	adds	r3, #1
 8005cea:	e009      	b.n	8005d00 <HAL_I2C_Init+0xe8>
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005cf2:	fb02 f303 	mul.w	r3, r2, r3
 8005cf6:	4a69      	ldr	r2, [pc, #420]	@ (8005e9c <HAL_I2C_Init+0x284>)
 8005cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfc:	099b      	lsrs	r3, r3, #6
 8005cfe:	3301      	adds	r3, #1
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	6812      	ldr	r2, [r2, #0]
 8005d04:	430b      	orrs	r3, r1
 8005d06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	69db      	ldr	r3, [r3, #28]
 8005d0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005d12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	495c      	ldr	r1, [pc, #368]	@ (8005e8c <HAL_I2C_Init+0x274>)
 8005d1c:	428b      	cmp	r3, r1
 8005d1e:	d819      	bhi.n	8005d54 <HAL_I2C_Init+0x13c>
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	1e59      	subs	r1, r3, #1
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	005b      	lsls	r3, r3, #1
 8005d2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d2e:	1c59      	adds	r1, r3, #1
 8005d30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005d34:	400b      	ands	r3, r1
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d00a      	beq.n	8005d50 <HAL_I2C_Init+0x138>
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	1e59      	subs	r1, r3, #1
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	005b      	lsls	r3, r3, #1
 8005d44:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d48:	3301      	adds	r3, #1
 8005d4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d4e:	e051      	b.n	8005df4 <HAL_I2C_Init+0x1dc>
 8005d50:	2304      	movs	r3, #4
 8005d52:	e04f      	b.n	8005df4 <HAL_I2C_Init+0x1dc>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d111      	bne.n	8005d80 <HAL_I2C_Init+0x168>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	1e58      	subs	r0, r3, #1
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6859      	ldr	r1, [r3, #4]
 8005d64:	460b      	mov	r3, r1
 8005d66:	005b      	lsls	r3, r3, #1
 8005d68:	440b      	add	r3, r1
 8005d6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d6e:	3301      	adds	r3, #1
 8005d70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	bf0c      	ite	eq
 8005d78:	2301      	moveq	r3, #1
 8005d7a:	2300      	movne	r3, #0
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	e012      	b.n	8005da6 <HAL_I2C_Init+0x18e>
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	1e58      	subs	r0, r3, #1
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6859      	ldr	r1, [r3, #4]
 8005d88:	460b      	mov	r3, r1
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	440b      	add	r3, r1
 8005d8e:	0099      	lsls	r1, r3, #2
 8005d90:	440b      	add	r3, r1
 8005d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d96:	3301      	adds	r3, #1
 8005d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bf0c      	ite	eq
 8005da0:	2301      	moveq	r3, #1
 8005da2:	2300      	movne	r3, #0
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d001      	beq.n	8005dae <HAL_I2C_Init+0x196>
 8005daa:	2301      	movs	r3, #1
 8005dac:	e022      	b.n	8005df4 <HAL_I2C_Init+0x1dc>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10e      	bne.n	8005dd4 <HAL_I2C_Init+0x1bc>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	1e58      	subs	r0, r3, #1
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6859      	ldr	r1, [r3, #4]
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	440b      	add	r3, r1
 8005dc4:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dc8:	3301      	adds	r3, #1
 8005dca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005dce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dd2:	e00f      	b.n	8005df4 <HAL_I2C_Init+0x1dc>
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	1e58      	subs	r0, r3, #1
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6859      	ldr	r1, [r3, #4]
 8005ddc:	460b      	mov	r3, r1
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	440b      	add	r3, r1
 8005de2:	0099      	lsls	r1, r3, #2
 8005de4:	440b      	add	r3, r1
 8005de6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005dea:	3301      	adds	r3, #1
 8005dec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005df4:	6879      	ldr	r1, [r7, #4]
 8005df6:	6809      	ldr	r1, [r1, #0]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	69da      	ldr	r2, [r3, #28]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005e22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005e26:	687a      	ldr	r2, [r7, #4]
 8005e28:	6911      	ldr	r1, [r2, #16]
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	68d2      	ldr	r2, [r2, #12]
 8005e2e:	4311      	orrs	r1, r2
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	6812      	ldr	r2, [r2, #0]
 8005e34:	430b      	orrs	r3, r1
 8005e36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	695a      	ldr	r2, [r3, #20]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	431a      	orrs	r2, r3
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	430a      	orrs	r2, r1
 8005e52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f042 0201 	orr.w	r2, r2, #1
 8005e62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2200      	movs	r2, #0
 8005e68:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2220      	movs	r2, #32
 8005e6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2200      	movs	r2, #0
 8005e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}
 8005e8a:	bf00      	nop
 8005e8c:	000186a0 	.word	0x000186a0
 8005e90:	001e847f 	.word	0x001e847f
 8005e94:	003d08ff 	.word	0x003d08ff
 8005e98:	431bde83 	.word	0x431bde83
 8005e9c:	10624dd3 	.word	0x10624dd3

08005ea0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b088      	sub	sp, #32
 8005ea4:	af02      	add	r7, sp, #8
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	4608      	mov	r0, r1
 8005eaa:	4611      	mov	r1, r2
 8005eac:	461a      	mov	r2, r3
 8005eae:	4603      	mov	r3, r0
 8005eb0:	817b      	strh	r3, [r7, #10]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	813b      	strh	r3, [r7, #8]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005eba:	f7fe fac3 	bl	8004444 <HAL_GetTick>
 8005ebe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b20      	cmp	r3, #32
 8005eca:	f040 80d9 	bne.w	8006080 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	2319      	movs	r3, #25
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	496d      	ldr	r1, [pc, #436]	@ (800608c <HAL_I2C_Mem_Write+0x1ec>)
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f971 	bl	80061c0 <I2C_WaitOnFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	e0cc      	b.n	8006082 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d101      	bne.n	8005ef6 <HAL_I2C_Mem_Write+0x56>
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	e0c5      	b.n	8006082 <HAL_I2C_Mem_Write+0x1e2>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d007      	beq.n	8005f1c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0201 	orr.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005f2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2221      	movs	r2, #33	@ 0x21
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2240      	movs	r2, #64	@ 0x40
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6a3a      	ldr	r2, [r7, #32]
 8005f46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005f4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	4a4d      	ldr	r2, [pc, #308]	@ (8006090 <HAL_I2C_Mem_Write+0x1f0>)
 8005f5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f5e:	88f8      	ldrh	r0, [r7, #6]
 8005f60:	893a      	ldrh	r2, [r7, #8]
 8005f62:	8979      	ldrh	r1, [r7, #10]
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	9301      	str	r3, [sp, #4]
 8005f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 f890 	bl	8006094 <I2C_RequestMemoryWrite>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d052      	beq.n	8006020 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e081      	b.n	8006082 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f7e:	697a      	ldr	r2, [r7, #20]
 8005f80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 fa36 	bl	80063f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d00d      	beq.n	8005faa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f92:	2b04      	cmp	r3, #4
 8005f94:	d107      	bne.n	8005fa6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e06b      	b.n	8006082 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fae:	781a      	ldrb	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fba:	1c5a      	adds	r2, r3, #1
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fc4:	3b01      	subs	r3, #1
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695b      	ldr	r3, [r3, #20]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b04      	cmp	r3, #4
 8005fe6:	d11b      	bne.n	8006020 <HAL_I2C_Mem_Write+0x180>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d017      	beq.n	8006020 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff4:	781a      	ldrb	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006000:	1c5a      	adds	r2, r3, #1
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800600a:	3b01      	subs	r3, #1
 800600c:	b29a      	uxth	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006016:	b29b      	uxth	r3, r3
 8006018:	3b01      	subs	r3, #1
 800601a:	b29a      	uxth	r2, r3
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1aa      	bne.n	8005f7e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006028:	697a      	ldr	r2, [r7, #20]
 800602a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f000 fa29 	bl	8006484 <I2C_WaitOnBTFFlagUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d00d      	beq.n	8006054 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800603c:	2b04      	cmp	r3, #4
 800603e:	d107      	bne.n	8006050 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800604e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e016      	b.n	8006082 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800607c:	2300      	movs	r3, #0
 800607e:	e000      	b.n	8006082 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006080:	2302      	movs	r3, #2
  }
}
 8006082:	4618      	mov	r0, r3
 8006084:	3718      	adds	r7, #24
 8006086:	46bd      	mov	sp, r7
 8006088:	bd80      	pop	{r7, pc}
 800608a:	bf00      	nop
 800608c:	00100002 	.word	0x00100002
 8006090:	ffff0000 	.word	0xffff0000

08006094 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b088      	sub	sp, #32
 8006098:	af02      	add	r7, sp, #8
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	4608      	mov	r0, r1
 800609e:	4611      	mov	r1, r2
 80060a0:	461a      	mov	r2, r3
 80060a2:	4603      	mov	r3, r0
 80060a4:	817b      	strh	r3, [r7, #10]
 80060a6:	460b      	mov	r3, r1
 80060a8:	813b      	strh	r3, [r7, #8]
 80060aa:	4613      	mov	r3, r2
 80060ac:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060bc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c0:	9300      	str	r3, [sp, #0]
 80060c2:	6a3b      	ldr	r3, [r7, #32]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 f878 	bl	80061c0 <I2C_WaitOnFlagUntilTimeout>
 80060d0:	4603      	mov	r3, r0
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00d      	beq.n	80060f2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060e4:	d103      	bne.n	80060ee <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80060ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e05f      	b.n	80061b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80060f2:	897b      	ldrh	r3, [r7, #10]
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	461a      	mov	r2, r3
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006100:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006104:	6a3a      	ldr	r2, [r7, #32]
 8006106:	492d      	ldr	r1, [pc, #180]	@ (80061bc <I2C_RequestMemoryWrite+0x128>)
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 f8d3 	bl	80062b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e04c      	b.n	80061b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	695b      	ldr	r3, [r3, #20]
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	617b      	str	r3, [r7, #20]
 800612c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800612e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006130:	6a39      	ldr	r1, [r7, #32]
 8006132:	68f8      	ldr	r0, [r7, #12]
 8006134:	f000 f95e 	bl	80063f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006138:	4603      	mov	r3, r0
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00d      	beq.n	800615a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006142:	2b04      	cmp	r3, #4
 8006144:	d107      	bne.n	8006156 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006154:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e02b      	b.n	80061b2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800615a:	88fb      	ldrh	r3, [r7, #6]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d105      	bne.n	800616c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006160:	893b      	ldrh	r3, [r7, #8]
 8006162:	b2da      	uxtb	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	611a      	str	r2, [r3, #16]
 800616a:	e021      	b.n	80061b0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800616c:	893b      	ldrh	r3, [r7, #8]
 800616e:	0a1b      	lsrs	r3, r3, #8
 8006170:	b29b      	uxth	r3, r3
 8006172:	b2da      	uxtb	r2, r3
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800617a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800617c:	6a39      	ldr	r1, [r7, #32]
 800617e:	68f8      	ldr	r0, [r7, #12]
 8006180:	f000 f938 	bl	80063f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00d      	beq.n	80061a6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618e:	2b04      	cmp	r3, #4
 8006190:	d107      	bne.n	80061a2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061a0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e005      	b.n	80061b2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80061a6:	893b      	ldrh	r3, [r7, #8]
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80061b0:	2300      	movs	r3, #0
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3718      	adds	r7, #24
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	00010002 	.word	0x00010002

080061c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	603b      	str	r3, [r7, #0]
 80061cc:	4613      	mov	r3, r2
 80061ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061d0:	e048      	b.n	8006264 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061d8:	d044      	beq.n	8006264 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061da:	f7fe f933 	bl	8004444 <HAL_GetTick>
 80061de:	4602      	mov	r2, r0
 80061e0:	69bb      	ldr	r3, [r7, #24]
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	683a      	ldr	r2, [r7, #0]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d302      	bcc.n	80061f0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d139      	bne.n	8006264 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	0c1b      	lsrs	r3, r3, #16
 80061f4:	b2db      	uxtb	r3, r3
 80061f6:	2b01      	cmp	r3, #1
 80061f8:	d10d      	bne.n	8006216 <I2C_WaitOnFlagUntilTimeout+0x56>
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	43da      	mvns	r2, r3
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	4013      	ands	r3, r2
 8006206:	b29b      	uxth	r3, r3
 8006208:	2b00      	cmp	r3, #0
 800620a:	bf0c      	ite	eq
 800620c:	2301      	moveq	r3, #1
 800620e:	2300      	movne	r3, #0
 8006210:	b2db      	uxtb	r3, r3
 8006212:	461a      	mov	r2, r3
 8006214:	e00c      	b.n	8006230 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	699b      	ldr	r3, [r3, #24]
 800621c:	43da      	mvns	r2, r3
 800621e:	68bb      	ldr	r3, [r7, #8]
 8006220:	4013      	ands	r3, r2
 8006222:	b29b      	uxth	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	bf0c      	ite	eq
 8006228:	2301      	moveq	r3, #1
 800622a:	2300      	movne	r3, #0
 800622c:	b2db      	uxtb	r3, r3
 800622e:	461a      	mov	r2, r3
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	429a      	cmp	r2, r3
 8006234:	d116      	bne.n	8006264 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	2200      	movs	r2, #0
 800623a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2220      	movs	r2, #32
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2200      	movs	r2, #0
 8006248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006250:	f043 0220 	orr.w	r2, r3, #32
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2200      	movs	r2, #0
 800625c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e023      	b.n	80062ac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	0c1b      	lsrs	r3, r3, #16
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b01      	cmp	r3, #1
 800626c:	d10d      	bne.n	800628a <I2C_WaitOnFlagUntilTimeout+0xca>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	43da      	mvns	r2, r3
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	4013      	ands	r3, r2
 800627a:	b29b      	uxth	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	bf0c      	ite	eq
 8006280:	2301      	moveq	r3, #1
 8006282:	2300      	movne	r3, #0
 8006284:	b2db      	uxtb	r3, r3
 8006286:	461a      	mov	r2, r3
 8006288:	e00c      	b.n	80062a4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	699b      	ldr	r3, [r3, #24]
 8006290:	43da      	mvns	r2, r3
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	4013      	ands	r3, r2
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b00      	cmp	r3, #0
 800629a:	bf0c      	ite	eq
 800629c:	2301      	moveq	r3, #1
 800629e:	2300      	movne	r3, #0
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	461a      	mov	r2, r3
 80062a4:	79fb      	ldrb	r3, [r7, #7]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d093      	beq.n	80061d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3710      	adds	r7, #16
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}

080062b4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b084      	sub	sp, #16
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	60f8      	str	r0, [r7, #12]
 80062bc:	60b9      	str	r1, [r7, #8]
 80062be:	607a      	str	r2, [r7, #4]
 80062c0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80062c2:	e071      	b.n	80063a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062d2:	d123      	bne.n	800631c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80062ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2220      	movs	r2, #32
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006308:	f043 0204 	orr.w	r2, r3, #4
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2200      	movs	r2, #0
 8006314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e067      	b.n	80063ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006322:	d041      	beq.n	80063a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006324:	f7fe f88e 	bl	8004444 <HAL_GetTick>
 8006328:	4602      	mov	r2, r0
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	429a      	cmp	r2, r3
 8006332:	d302      	bcc.n	800633a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d136      	bne.n	80063a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	0c1b      	lsrs	r3, r3, #16
 800633e:	b2db      	uxtb	r3, r3
 8006340:	2b01      	cmp	r3, #1
 8006342:	d10c      	bne.n	800635e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	43da      	mvns	r2, r3
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	4013      	ands	r3, r2
 8006350:	b29b      	uxth	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	bf14      	ite	ne
 8006356:	2301      	movne	r3, #1
 8006358:	2300      	moveq	r3, #0
 800635a:	b2db      	uxtb	r3, r3
 800635c:	e00b      	b.n	8006376 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	699b      	ldr	r3, [r3, #24]
 8006364:	43da      	mvns	r2, r3
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	4013      	ands	r3, r2
 800636a:	b29b      	uxth	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	bf14      	ite	ne
 8006370:	2301      	movne	r3, #1
 8006372:	2300      	moveq	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d016      	beq.n	80063a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2220      	movs	r2, #32
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006394:	f043 0220 	orr.w	r2, r3, #32
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e021      	b.n	80063ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	0c1b      	lsrs	r3, r3, #16
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d10c      	bne.n	80063cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	695b      	ldr	r3, [r3, #20]
 80063b8:	43da      	mvns	r2, r3
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	4013      	ands	r3, r2
 80063be:	b29b      	uxth	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	bf14      	ite	ne
 80063c4:	2301      	movne	r3, #1
 80063c6:	2300      	moveq	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	e00b      	b.n	80063e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	43da      	mvns	r2, r3
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	4013      	ands	r3, r2
 80063d8:	b29b      	uxth	r3, r3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	bf14      	ite	ne
 80063de:	2301      	movne	r3, #1
 80063e0:	2300      	moveq	r3, #0
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f47f af6d 	bne.w	80062c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b084      	sub	sp, #16
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006400:	e034      	b.n	800646c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 f886 	bl	8006514 <I2C_IsAcknowledgeFailed>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d001      	beq.n	8006412 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e034      	b.n	800647c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006418:	d028      	beq.n	800646c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800641a:	f7fe f813 	bl	8004444 <HAL_GetTick>
 800641e:	4602      	mov	r2, r0
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	1ad3      	subs	r3, r2, r3
 8006424:	68ba      	ldr	r2, [r7, #8]
 8006426:	429a      	cmp	r2, r3
 8006428:	d302      	bcc.n	8006430 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d11d      	bne.n	800646c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800643a:	2b80      	cmp	r3, #128	@ 0x80
 800643c:	d016      	beq.n	800646c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	2220      	movs	r2, #32
 8006448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2200      	movs	r2, #0
 8006450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006458:	f043 0220 	orr.w	r2, r3, #32
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e007      	b.n	800647c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006476:	2b80      	cmp	r3, #128	@ 0x80
 8006478:	d1c3      	bne.n	8006402 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800647a:	2300      	movs	r3, #0
}
 800647c:	4618      	mov	r0, r3
 800647e:	3710      	adds	r7, #16
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	60f8      	str	r0, [r7, #12]
 800648c:	60b9      	str	r1, [r7, #8]
 800648e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006490:	e034      	b.n	80064fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f000 f83e 	bl	8006514 <I2C_IsAcknowledgeFailed>
 8006498:	4603      	mov	r3, r0
 800649a:	2b00      	cmp	r3, #0
 800649c:	d001      	beq.n	80064a2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e034      	b.n	800650c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a8:	d028      	beq.n	80064fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064aa:	f7fd ffcb 	bl	8004444 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d302      	bcc.n	80064c0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d11d      	bne.n	80064fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	f003 0304 	and.w	r3, r3, #4
 80064ca:	2b04      	cmp	r3, #4
 80064cc:	d016      	beq.n	80064fc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	2220      	movs	r2, #32
 80064d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2200      	movs	r2, #0
 80064e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064e8:	f043 0220 	orr.w	r2, r3, #32
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e007      	b.n	800650c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	695b      	ldr	r3, [r3, #20]
 8006502:	f003 0304 	and.w	r3, r3, #4
 8006506:	2b04      	cmp	r3, #4
 8006508:	d1c3      	bne.n	8006492 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	695b      	ldr	r3, [r3, #20]
 8006522:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006526:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800652a:	d11b      	bne.n	8006564 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006534:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2220      	movs	r2, #32
 8006540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006550:	f043 0204 	orr.w	r2, r3, #4
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8006560:	2301      	movs	r3, #1
 8006562:	e000      	b.n	8006566 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr
	...

08006574 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b086      	sub	sp, #24
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e267      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b00      	cmp	r3, #0
 8006590:	d075      	beq.n	800667e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006592:	4b88      	ldr	r3, [pc, #544]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f003 030c 	and.w	r3, r3, #12
 800659a:	2b04      	cmp	r3, #4
 800659c:	d00c      	beq.n	80065b8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800659e:	4b85      	ldr	r3, [pc, #532]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80065a6:	2b08      	cmp	r3, #8
 80065a8:	d112      	bne.n	80065d0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065aa:	4b82      	ldr	r3, [pc, #520]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065b2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065b6:	d10b      	bne.n	80065d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b8:	4b7e      	ldr	r3, [pc, #504]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d05b      	beq.n	800667c <HAL_RCC_OscConfig+0x108>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d157      	bne.n	800667c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e242      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065d8:	d106      	bne.n	80065e8 <HAL_RCC_OscConfig+0x74>
 80065da:	4b76      	ldr	r3, [pc, #472]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a75      	ldr	r2, [pc, #468]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065e4:	6013      	str	r3, [r2, #0]
 80065e6:	e01d      	b.n	8006624 <HAL_RCC_OscConfig+0xb0>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065f0:	d10c      	bne.n	800660c <HAL_RCC_OscConfig+0x98>
 80065f2:	4b70      	ldr	r3, [pc, #448]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a6f      	ldr	r2, [pc, #444]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80065f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065fc:	6013      	str	r3, [r2, #0]
 80065fe:	4b6d      	ldr	r3, [pc, #436]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a6c      	ldr	r2, [pc, #432]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006608:	6013      	str	r3, [r2, #0]
 800660a:	e00b      	b.n	8006624 <HAL_RCC_OscConfig+0xb0>
 800660c:	4b69      	ldr	r3, [pc, #420]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a68      	ldr	r2, [pc, #416]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006612:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006616:	6013      	str	r3, [r2, #0]
 8006618:	4b66      	ldr	r3, [pc, #408]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a65      	ldr	r2, [pc, #404]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 800661e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006622:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d013      	beq.n	8006654 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800662c:	f7fd ff0a 	bl	8004444 <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006632:	e008      	b.n	8006646 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006634:	f7fd ff06 	bl	8004444 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	2b64      	cmp	r3, #100	@ 0x64
 8006640:	d901      	bls.n	8006646 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006642:	2303      	movs	r3, #3
 8006644:	e207      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006646:	4b5b      	ldr	r3, [pc, #364]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800664e:	2b00      	cmp	r3, #0
 8006650:	d0f0      	beq.n	8006634 <HAL_RCC_OscConfig+0xc0>
 8006652:	e014      	b.n	800667e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006654:	f7fd fef6 	bl	8004444 <HAL_GetTick>
 8006658:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800665a:	e008      	b.n	800666e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800665c:	f7fd fef2 	bl	8004444 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b64      	cmp	r3, #100	@ 0x64
 8006668:	d901      	bls.n	800666e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e1f3      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800666e:	4b51      	ldr	r3, [pc, #324]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1f0      	bne.n	800665c <HAL_RCC_OscConfig+0xe8>
 800667a:	e000      	b.n	800667e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800667c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d063      	beq.n	8006752 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800668a:	4b4a      	ldr	r3, [pc, #296]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 800668c:	689b      	ldr	r3, [r3, #8]
 800668e:	f003 030c 	and.w	r3, r3, #12
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00b      	beq.n	80066ae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006696:	4b47      	ldr	r3, [pc, #284]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800669e:	2b08      	cmp	r3, #8
 80066a0:	d11c      	bne.n	80066dc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066a2:	4b44      	ldr	r3, [pc, #272]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d116      	bne.n	80066dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066ae:	4b41      	ldr	r3, [pc, #260]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0302 	and.w	r3, r3, #2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d005      	beq.n	80066c6 <HAL_RCC_OscConfig+0x152>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d001      	beq.n	80066c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e1c7      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066c6:	4b3b      	ldr	r3, [pc, #236]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	4937      	ldr	r1, [pc, #220]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066da:	e03a      	b.n	8006752 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d020      	beq.n	8006726 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066e4:	4b34      	ldr	r3, [pc, #208]	@ (80067b8 <HAL_RCC_OscConfig+0x244>)
 80066e6:	2201      	movs	r2, #1
 80066e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ea:	f7fd feab 	bl	8004444 <HAL_GetTick>
 80066ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066f0:	e008      	b.n	8006704 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066f2:	f7fd fea7 	bl	8004444 <HAL_GetTick>
 80066f6:	4602      	mov	r2, r0
 80066f8:	693b      	ldr	r3, [r7, #16]
 80066fa:	1ad3      	subs	r3, r2, r3
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d901      	bls.n	8006704 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e1a8      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006704:	4b2b      	ldr	r3, [pc, #172]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d0f0      	beq.n	80066f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006710:	4b28      	ldr	r3, [pc, #160]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	691b      	ldr	r3, [r3, #16]
 800671c:	00db      	lsls	r3, r3, #3
 800671e:	4925      	ldr	r1, [pc, #148]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006720:	4313      	orrs	r3, r2
 8006722:	600b      	str	r3, [r1, #0]
 8006724:	e015      	b.n	8006752 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006726:	4b24      	ldr	r3, [pc, #144]	@ (80067b8 <HAL_RCC_OscConfig+0x244>)
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800672c:	f7fd fe8a 	bl	8004444 <HAL_GetTick>
 8006730:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006732:	e008      	b.n	8006746 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006734:	f7fd fe86 	bl	8004444 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	2b02      	cmp	r3, #2
 8006740:	d901      	bls.n	8006746 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e187      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006746:	4b1b      	ldr	r3, [pc, #108]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0302 	and.w	r3, r3, #2
 800674e:	2b00      	cmp	r3, #0
 8006750:	d1f0      	bne.n	8006734 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0308 	and.w	r3, r3, #8
 800675a:	2b00      	cmp	r3, #0
 800675c:	d036      	beq.n	80067cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d016      	beq.n	8006794 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006766:	4b15      	ldr	r3, [pc, #84]	@ (80067bc <HAL_RCC_OscConfig+0x248>)
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800676c:	f7fd fe6a 	bl	8004444 <HAL_GetTick>
 8006770:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006772:	e008      	b.n	8006786 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006774:	f7fd fe66 	bl	8004444 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d901      	bls.n	8006786 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e167      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006786:	4b0b      	ldr	r3, [pc, #44]	@ (80067b4 <HAL_RCC_OscConfig+0x240>)
 8006788:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d0f0      	beq.n	8006774 <HAL_RCC_OscConfig+0x200>
 8006792:	e01b      	b.n	80067cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006794:	4b09      	ldr	r3, [pc, #36]	@ (80067bc <HAL_RCC_OscConfig+0x248>)
 8006796:	2200      	movs	r2, #0
 8006798:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800679a:	f7fd fe53 	bl	8004444 <HAL_GetTick>
 800679e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067a0:	e00e      	b.n	80067c0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067a2:	f7fd fe4f 	bl	8004444 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d907      	bls.n	80067c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	e150      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
 80067b4:	40023800 	.word	0x40023800
 80067b8:	42470000 	.word	0x42470000
 80067bc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067c0:	4b88      	ldr	r3, [pc, #544]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80067c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067c4:	f003 0302 	and.w	r3, r3, #2
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1ea      	bne.n	80067a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f003 0304 	and.w	r3, r3, #4
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	f000 8097 	beq.w	8006908 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067da:	2300      	movs	r3, #0
 80067dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067de:	4b81      	ldr	r3, [pc, #516]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80067e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d10f      	bne.n	800680a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ea:	2300      	movs	r3, #0
 80067ec:	60bb      	str	r3, [r7, #8]
 80067ee:	4b7d      	ldr	r3, [pc, #500]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80067f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f2:	4a7c      	ldr	r2, [pc, #496]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80067f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80067fa:	4b7a      	ldr	r3, [pc, #488]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80067fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006802:	60bb      	str	r3, [r7, #8]
 8006804:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006806:	2301      	movs	r3, #1
 8006808:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800680a:	4b77      	ldr	r3, [pc, #476]	@ (80069e8 <HAL_RCC_OscConfig+0x474>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006812:	2b00      	cmp	r3, #0
 8006814:	d118      	bne.n	8006848 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006816:	4b74      	ldr	r3, [pc, #464]	@ (80069e8 <HAL_RCC_OscConfig+0x474>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a73      	ldr	r2, [pc, #460]	@ (80069e8 <HAL_RCC_OscConfig+0x474>)
 800681c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006820:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006822:	f7fd fe0f 	bl	8004444 <HAL_GetTick>
 8006826:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006828:	e008      	b.n	800683c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800682a:	f7fd fe0b 	bl	8004444 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b02      	cmp	r3, #2
 8006836:	d901      	bls.n	800683c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e10c      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800683c:	4b6a      	ldr	r3, [pc, #424]	@ (80069e8 <HAL_RCC_OscConfig+0x474>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f0      	beq.n	800682a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	689b      	ldr	r3, [r3, #8]
 800684c:	2b01      	cmp	r3, #1
 800684e:	d106      	bne.n	800685e <HAL_RCC_OscConfig+0x2ea>
 8006850:	4b64      	ldr	r3, [pc, #400]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006854:	4a63      	ldr	r2, [pc, #396]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006856:	f043 0301 	orr.w	r3, r3, #1
 800685a:	6713      	str	r3, [r2, #112]	@ 0x70
 800685c:	e01c      	b.n	8006898 <HAL_RCC_OscConfig+0x324>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	2b05      	cmp	r3, #5
 8006864:	d10c      	bne.n	8006880 <HAL_RCC_OscConfig+0x30c>
 8006866:	4b5f      	ldr	r3, [pc, #380]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800686a:	4a5e      	ldr	r2, [pc, #376]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 800686c:	f043 0304 	orr.w	r3, r3, #4
 8006870:	6713      	str	r3, [r2, #112]	@ 0x70
 8006872:	4b5c      	ldr	r3, [pc, #368]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006874:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006876:	4a5b      	ldr	r2, [pc, #364]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006878:	f043 0301 	orr.w	r3, r3, #1
 800687c:	6713      	str	r3, [r2, #112]	@ 0x70
 800687e:	e00b      	b.n	8006898 <HAL_RCC_OscConfig+0x324>
 8006880:	4b58      	ldr	r3, [pc, #352]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006884:	4a57      	ldr	r2, [pc, #348]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006886:	f023 0301 	bic.w	r3, r3, #1
 800688a:	6713      	str	r3, [r2, #112]	@ 0x70
 800688c:	4b55      	ldr	r3, [pc, #340]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 800688e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006890:	4a54      	ldr	r2, [pc, #336]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006892:	f023 0304 	bic.w	r3, r3, #4
 8006896:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	689b      	ldr	r3, [r3, #8]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d015      	beq.n	80068cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a0:	f7fd fdd0 	bl	8004444 <HAL_GetTick>
 80068a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068a6:	e00a      	b.n	80068be <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068a8:	f7fd fdcc 	bl	8004444 <HAL_GetTick>
 80068ac:	4602      	mov	r2, r0
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	1ad3      	subs	r3, r2, r3
 80068b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e0cb      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068be:	4b49      	ldr	r3, [pc, #292]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80068c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d0ee      	beq.n	80068a8 <HAL_RCC_OscConfig+0x334>
 80068ca:	e014      	b.n	80068f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068cc:	f7fd fdba 	bl	8004444 <HAL_GetTick>
 80068d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068d2:	e00a      	b.n	80068ea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d4:	f7fd fdb6 	bl	8004444 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e0b5      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ea:	4b3e      	ldr	r3, [pc, #248]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80068ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1ee      	bne.n	80068d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068f6:	7dfb      	ldrb	r3, [r7, #23]
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d105      	bne.n	8006908 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068fc:	4b39      	ldr	r3, [pc, #228]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80068fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006900:	4a38      	ldr	r2, [pc, #224]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006902:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006906:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	699b      	ldr	r3, [r3, #24]
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 80a1 	beq.w	8006a54 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006912:	4b34      	ldr	r3, [pc, #208]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f003 030c 	and.w	r3, r3, #12
 800691a:	2b08      	cmp	r3, #8
 800691c:	d05c      	beq.n	80069d8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	2b02      	cmp	r3, #2
 8006924:	d141      	bne.n	80069aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006926:	4b31      	ldr	r3, [pc, #196]	@ (80069ec <HAL_RCC_OscConfig+0x478>)
 8006928:	2200      	movs	r2, #0
 800692a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800692c:	f7fd fd8a 	bl	8004444 <HAL_GetTick>
 8006930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006932:	e008      	b.n	8006946 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006934:	f7fd fd86 	bl	8004444 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	2b02      	cmp	r3, #2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e087      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006946:	4b27      	ldr	r3, [pc, #156]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1f0      	bne.n	8006934 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	69da      	ldr	r2, [r3, #28]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	431a      	orrs	r2, r3
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006960:	019b      	lsls	r3, r3, #6
 8006962:	431a      	orrs	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006968:	085b      	lsrs	r3, r3, #1
 800696a:	3b01      	subs	r3, #1
 800696c:	041b      	lsls	r3, r3, #16
 800696e:	431a      	orrs	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006974:	061b      	lsls	r3, r3, #24
 8006976:	491b      	ldr	r1, [pc, #108]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 8006978:	4313      	orrs	r3, r2
 800697a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800697c:	4b1b      	ldr	r3, [pc, #108]	@ (80069ec <HAL_RCC_OscConfig+0x478>)
 800697e:	2201      	movs	r2, #1
 8006980:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006982:	f7fd fd5f 	bl	8004444 <HAL_GetTick>
 8006986:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006988:	e008      	b.n	800699c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800698a:	f7fd fd5b 	bl	8004444 <HAL_GetTick>
 800698e:	4602      	mov	r2, r0
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	1ad3      	subs	r3, r2, r3
 8006994:	2b02      	cmp	r3, #2
 8006996:	d901      	bls.n	800699c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006998:	2303      	movs	r3, #3
 800699a:	e05c      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800699c:	4b11      	ldr	r3, [pc, #68]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d0f0      	beq.n	800698a <HAL_RCC_OscConfig+0x416>
 80069a8:	e054      	b.n	8006a54 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069aa:	4b10      	ldr	r3, [pc, #64]	@ (80069ec <HAL_RCC_OscConfig+0x478>)
 80069ac:	2200      	movs	r2, #0
 80069ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069b0:	f7fd fd48 	bl	8004444 <HAL_GetTick>
 80069b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069b6:	e008      	b.n	80069ca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069b8:	f7fd fd44 	bl	8004444 <HAL_GetTick>
 80069bc:	4602      	mov	r2, r0
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	1ad3      	subs	r3, r2, r3
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d901      	bls.n	80069ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80069c6:	2303      	movs	r3, #3
 80069c8:	e045      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ca:	4b06      	ldr	r3, [pc, #24]	@ (80069e4 <HAL_RCC_OscConfig+0x470>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d1f0      	bne.n	80069b8 <HAL_RCC_OscConfig+0x444>
 80069d6:	e03d      	b.n	8006a54 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	699b      	ldr	r3, [r3, #24]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d107      	bne.n	80069f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e038      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
 80069e4:	40023800 	.word	0x40023800
 80069e8:	40007000 	.word	0x40007000
 80069ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069f0:	4b1b      	ldr	r3, [pc, #108]	@ (8006a60 <HAL_RCC_OscConfig+0x4ec>)
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d028      	beq.n	8006a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	d121      	bne.n	8006a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d11a      	bne.n	8006a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a1a:	68fa      	ldr	r2, [r7, #12]
 8006a1c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a20:	4013      	ands	r3, r2
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a26:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d111      	bne.n	8006a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a36:	085b      	lsrs	r3, r3, #1
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d107      	bne.n	8006a50 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a4a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d001      	beq.n	8006a54 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e000      	b.n	8006a56 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006a54:	2300      	movs	r3, #0
}
 8006a56:	4618      	mov	r0, r3
 8006a58:	3718      	adds	r7, #24
 8006a5a:	46bd      	mov	sp, r7
 8006a5c:	bd80      	pop	{r7, pc}
 8006a5e:	bf00      	nop
 8006a60:	40023800 	.word	0x40023800

08006a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d101      	bne.n	8006a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a74:	2301      	movs	r3, #1
 8006a76:	e0cc      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a78:	4b68      	ldr	r3, [pc, #416]	@ (8006c1c <HAL_RCC_ClockConfig+0x1b8>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0307 	and.w	r3, r3, #7
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d90c      	bls.n	8006aa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a86:	4b65      	ldr	r3, [pc, #404]	@ (8006c1c <HAL_RCC_ClockConfig+0x1b8>)
 8006a88:	683a      	ldr	r2, [r7, #0]
 8006a8a:	b2d2      	uxtb	r2, r2
 8006a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a8e:	4b63      	ldr	r3, [pc, #396]	@ (8006c1c <HAL_RCC_ClockConfig+0x1b8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d001      	beq.n	8006aa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e0b8      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0302 	and.w	r3, r3, #2
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d020      	beq.n	8006aee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f003 0304 	and.w	r3, r3, #4
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d005      	beq.n	8006ac4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006ab8:	4b59      	ldr	r3, [pc, #356]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	4a58      	ldr	r2, [pc, #352]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006abe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006ac2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0308 	and.w	r3, r3, #8
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d005      	beq.n	8006adc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ad0:	4b53      	ldr	r3, [pc, #332]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	4a52      	ldr	r2, [pc, #328]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ad6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006ada:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006adc:	4b50      	ldr	r3, [pc, #320]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	494d      	ldr	r1, [pc, #308]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d044      	beq.n	8006b84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d107      	bne.n	8006b12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b02:	4b47      	ldr	r3, [pc, #284]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d119      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e07f      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d003      	beq.n	8006b22 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b1e:	2b03      	cmp	r3, #3
 8006b20:	d107      	bne.n	8006b32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b22:	4b3f      	ldr	r3, [pc, #252]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d109      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e06f      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b32:	4b3b      	ldr	r3, [pc, #236]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e067      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b42:	4b37      	ldr	r3, [pc, #220]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	f023 0203 	bic.w	r2, r3, #3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	4934      	ldr	r1, [pc, #208]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b54:	f7fd fc76 	bl	8004444 <HAL_GetTick>
 8006b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b5a:	e00a      	b.n	8006b72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b5c:	f7fd fc72 	bl	8004444 <HAL_GetTick>
 8006b60:	4602      	mov	r2, r0
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	1ad3      	subs	r3, r2, r3
 8006b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d901      	bls.n	8006b72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b6e:	2303      	movs	r3, #3
 8006b70:	e04f      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b72:	4b2b      	ldr	r3, [pc, #172]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	f003 020c 	and.w	r2, r3, #12
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d1eb      	bne.n	8006b5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b84:	4b25      	ldr	r3, [pc, #148]	@ (8006c1c <HAL_RCC_ClockConfig+0x1b8>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d20c      	bcs.n	8006bac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b92:	4b22      	ldr	r3, [pc, #136]	@ (8006c1c <HAL_RCC_ClockConfig+0x1b8>)
 8006b94:	683a      	ldr	r2, [r7, #0]
 8006b96:	b2d2      	uxtb	r2, r2
 8006b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b9a:	4b20      	ldr	r3, [pc, #128]	@ (8006c1c <HAL_RCC_ClockConfig+0x1b8>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f003 0307 	and.w	r3, r3, #7
 8006ba2:	683a      	ldr	r2, [r7, #0]
 8006ba4:	429a      	cmp	r2, r3
 8006ba6:	d001      	beq.n	8006bac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e032      	b.n	8006c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d008      	beq.n	8006bca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bb8:	4b19      	ldr	r3, [pc, #100]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	4916      	ldr	r1, [pc, #88]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 0308 	and.w	r3, r3, #8
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d009      	beq.n	8006bea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bd6:	4b12      	ldr	r3, [pc, #72]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	00db      	lsls	r3, r3, #3
 8006be4:	490e      	ldr	r1, [pc, #56]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006be6:	4313      	orrs	r3, r2
 8006be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006bea:	f000 f821 	bl	8006c30 <HAL_RCC_GetSysClockFreq>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8006c20 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	091b      	lsrs	r3, r3, #4
 8006bf6:	f003 030f 	and.w	r3, r3, #15
 8006bfa:	490a      	ldr	r1, [pc, #40]	@ (8006c24 <HAL_RCC_ClockConfig+0x1c0>)
 8006bfc:	5ccb      	ldrb	r3, [r1, r3]
 8006bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8006c02:	4a09      	ldr	r2, [pc, #36]	@ (8006c28 <HAL_RCC_ClockConfig+0x1c4>)
 8006c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006c06:	4b09      	ldr	r3, [pc, #36]	@ (8006c2c <HAL_RCC_ClockConfig+0x1c8>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7fb fb8c 	bl	8002328 <HAL_InitTick>

  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40023c00 	.word	0x40023c00
 8006c20:	40023800 	.word	0x40023800
 8006c24:	08014764 	.word	0x08014764
 8006c28:	20000004 	.word	0x20000004
 8006c2c:	20000014 	.word	0x20000014

08006c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c34:	b094      	sub	sp, #80	@ 0x50
 8006c36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006c38:	2300      	movs	r3, #0
 8006c3a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006c40:	2300      	movs	r3, #0
 8006c42:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006c44:	2300      	movs	r3, #0
 8006c46:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c48:	4b79      	ldr	r3, [pc, #484]	@ (8006e30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	f003 030c 	and.w	r3, r3, #12
 8006c50:	2b08      	cmp	r3, #8
 8006c52:	d00d      	beq.n	8006c70 <HAL_RCC_GetSysClockFreq+0x40>
 8006c54:	2b08      	cmp	r3, #8
 8006c56:	f200 80e1 	bhi.w	8006e1c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d002      	beq.n	8006c64 <HAL_RCC_GetSysClockFreq+0x34>
 8006c5e:	2b04      	cmp	r3, #4
 8006c60:	d003      	beq.n	8006c6a <HAL_RCC_GetSysClockFreq+0x3a>
 8006c62:	e0db      	b.n	8006e1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c64:	4b73      	ldr	r3, [pc, #460]	@ (8006e34 <HAL_RCC_GetSysClockFreq+0x204>)
 8006c66:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c68:	e0db      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c6a:	4b73      	ldr	r3, [pc, #460]	@ (8006e38 <HAL_RCC_GetSysClockFreq+0x208>)
 8006c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c6e:	e0d8      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c70:	4b6f      	ldr	r3, [pc, #444]	@ (8006e30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c78:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c7a:	4b6d      	ldr	r3, [pc, #436]	@ (8006e30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d063      	beq.n	8006d4e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c86:	4b6a      	ldr	r3, [pc, #424]	@ (8006e30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	099b      	lsrs	r3, r3, #6
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c90:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c98:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c9e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006ca2:	4622      	mov	r2, r4
 8006ca4:	462b      	mov	r3, r5
 8006ca6:	f04f 0000 	mov.w	r0, #0
 8006caa:	f04f 0100 	mov.w	r1, #0
 8006cae:	0159      	lsls	r1, r3, #5
 8006cb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006cb4:	0150      	lsls	r0, r2, #5
 8006cb6:	4602      	mov	r2, r0
 8006cb8:	460b      	mov	r3, r1
 8006cba:	4621      	mov	r1, r4
 8006cbc:	1a51      	subs	r1, r2, r1
 8006cbe:	6139      	str	r1, [r7, #16]
 8006cc0:	4629      	mov	r1, r5
 8006cc2:	eb63 0301 	sbc.w	r3, r3, r1
 8006cc6:	617b      	str	r3, [r7, #20]
 8006cc8:	f04f 0200 	mov.w	r2, #0
 8006ccc:	f04f 0300 	mov.w	r3, #0
 8006cd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006cd4:	4659      	mov	r1, fp
 8006cd6:	018b      	lsls	r3, r1, #6
 8006cd8:	4651      	mov	r1, sl
 8006cda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006cde:	4651      	mov	r1, sl
 8006ce0:	018a      	lsls	r2, r1, #6
 8006ce2:	4651      	mov	r1, sl
 8006ce4:	ebb2 0801 	subs.w	r8, r2, r1
 8006ce8:	4659      	mov	r1, fp
 8006cea:	eb63 0901 	sbc.w	r9, r3, r1
 8006cee:	f04f 0200 	mov.w	r2, #0
 8006cf2:	f04f 0300 	mov.w	r3, #0
 8006cf6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cfa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cfe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d02:	4690      	mov	r8, r2
 8006d04:	4699      	mov	r9, r3
 8006d06:	4623      	mov	r3, r4
 8006d08:	eb18 0303 	adds.w	r3, r8, r3
 8006d0c:	60bb      	str	r3, [r7, #8]
 8006d0e:	462b      	mov	r3, r5
 8006d10:	eb49 0303 	adc.w	r3, r9, r3
 8006d14:	60fb      	str	r3, [r7, #12]
 8006d16:	f04f 0200 	mov.w	r2, #0
 8006d1a:	f04f 0300 	mov.w	r3, #0
 8006d1e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006d22:	4629      	mov	r1, r5
 8006d24:	024b      	lsls	r3, r1, #9
 8006d26:	4621      	mov	r1, r4
 8006d28:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006d2c:	4621      	mov	r1, r4
 8006d2e:	024a      	lsls	r2, r1, #9
 8006d30:	4610      	mov	r0, r2
 8006d32:	4619      	mov	r1, r3
 8006d34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d36:	2200      	movs	r2, #0
 8006d38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d40:	f7f9 ff34 	bl	8000bac <__aeabi_uldivmod>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	4613      	mov	r3, r2
 8006d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d4c:	e058      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d4e:	4b38      	ldr	r3, [pc, #224]	@ (8006e30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	099b      	lsrs	r3, r3, #6
 8006d54:	2200      	movs	r2, #0
 8006d56:	4618      	mov	r0, r3
 8006d58:	4611      	mov	r1, r2
 8006d5a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006d5e:	623b      	str	r3, [r7, #32]
 8006d60:	2300      	movs	r3, #0
 8006d62:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d64:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006d68:	4642      	mov	r2, r8
 8006d6a:	464b      	mov	r3, r9
 8006d6c:	f04f 0000 	mov.w	r0, #0
 8006d70:	f04f 0100 	mov.w	r1, #0
 8006d74:	0159      	lsls	r1, r3, #5
 8006d76:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d7a:	0150      	lsls	r0, r2, #5
 8006d7c:	4602      	mov	r2, r0
 8006d7e:	460b      	mov	r3, r1
 8006d80:	4641      	mov	r1, r8
 8006d82:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d86:	4649      	mov	r1, r9
 8006d88:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d8c:	f04f 0200 	mov.w	r2, #0
 8006d90:	f04f 0300 	mov.w	r3, #0
 8006d94:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006d98:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006d9c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006da0:	ebb2 040a 	subs.w	r4, r2, sl
 8006da4:	eb63 050b 	sbc.w	r5, r3, fp
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f04f 0300 	mov.w	r3, #0
 8006db0:	00eb      	lsls	r3, r5, #3
 8006db2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006db6:	00e2      	lsls	r2, r4, #3
 8006db8:	4614      	mov	r4, r2
 8006dba:	461d      	mov	r5, r3
 8006dbc:	4643      	mov	r3, r8
 8006dbe:	18e3      	adds	r3, r4, r3
 8006dc0:	603b      	str	r3, [r7, #0]
 8006dc2:	464b      	mov	r3, r9
 8006dc4:	eb45 0303 	adc.w	r3, r5, r3
 8006dc8:	607b      	str	r3, [r7, #4]
 8006dca:	f04f 0200 	mov.w	r2, #0
 8006dce:	f04f 0300 	mov.w	r3, #0
 8006dd2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006dd6:	4629      	mov	r1, r5
 8006dd8:	028b      	lsls	r3, r1, #10
 8006dda:	4621      	mov	r1, r4
 8006ddc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006de0:	4621      	mov	r1, r4
 8006de2:	028a      	lsls	r2, r1, #10
 8006de4:	4610      	mov	r0, r2
 8006de6:	4619      	mov	r1, r3
 8006de8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dea:	2200      	movs	r2, #0
 8006dec:	61bb      	str	r3, [r7, #24]
 8006dee:	61fa      	str	r2, [r7, #28]
 8006df0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006df4:	f7f9 feda 	bl	8000bac <__aeabi_uldivmod>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	4613      	mov	r3, r2
 8006dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006e00:	4b0b      	ldr	r3, [pc, #44]	@ (8006e30 <HAL_RCC_GetSysClockFreq+0x200>)
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	0c1b      	lsrs	r3, r3, #16
 8006e06:	f003 0303 	and.w	r3, r3, #3
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006e10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006e12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e1a:	e002      	b.n	8006e22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e1c:	4b05      	ldr	r3, [pc, #20]	@ (8006e34 <HAL_RCC_GetSysClockFreq+0x204>)
 8006e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006e20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3750      	adds	r7, #80	@ 0x50
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e2e:	bf00      	nop
 8006e30:	40023800 	.word	0x40023800
 8006e34:	00f42400 	.word	0x00f42400
 8006e38:	007a1200 	.word	0x007a1200

08006e3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e40:	4b03      	ldr	r3, [pc, #12]	@ (8006e50 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e42:	681b      	ldr	r3, [r3, #0]
}
 8006e44:	4618      	mov	r0, r3
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	20000004 	.word	0x20000004

08006e54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e58:	f7ff fff0 	bl	8006e3c <HAL_RCC_GetHCLKFreq>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	4b05      	ldr	r3, [pc, #20]	@ (8006e74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	0a9b      	lsrs	r3, r3, #10
 8006e64:	f003 0307 	and.w	r3, r3, #7
 8006e68:	4903      	ldr	r1, [pc, #12]	@ (8006e78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e6a:	5ccb      	ldrb	r3, [r1, r3]
 8006e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	40023800 	.word	0x40023800
 8006e78:	08014774 	.word	0x08014774

08006e7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e80:	f7ff ffdc 	bl	8006e3c <HAL_RCC_GetHCLKFreq>
 8006e84:	4602      	mov	r2, r0
 8006e86:	4b05      	ldr	r3, [pc, #20]	@ (8006e9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	0b5b      	lsrs	r3, r3, #13
 8006e8c:	f003 0307 	and.w	r3, r3, #7
 8006e90:	4903      	ldr	r1, [pc, #12]	@ (8006ea0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e92:	5ccb      	ldrb	r3, [r1, r3]
 8006e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	40023800 	.word	0x40023800
 8006ea0:	08014774 	.word	0x08014774

08006ea4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	220f      	movs	r2, #15
 8006eb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006eb4:	4b12      	ldr	r3, [pc, #72]	@ (8006f00 <HAL_RCC_GetClockConfig+0x5c>)
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f003 0203 	and.w	r2, r3, #3
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006ec0:	4b0f      	ldr	r3, [pc, #60]	@ (8006f00 <HAL_RCC_GetClockConfig+0x5c>)
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f00 <HAL_RCC_GetClockConfig+0x5c>)
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006ed8:	4b09      	ldr	r3, [pc, #36]	@ (8006f00 <HAL_RCC_GetClockConfig+0x5c>)
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	08db      	lsrs	r3, r3, #3
 8006ede:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006ee6:	4b07      	ldr	r3, [pc, #28]	@ (8006f04 <HAL_RCC_GetClockConfig+0x60>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f003 0207 	and.w	r2, r3, #7
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	601a      	str	r2, [r3, #0]
}
 8006ef2:	bf00      	nop
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	40023800 	.word	0x40023800
 8006f04:	40023c00 	.word	0x40023c00

08006f08 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b086      	sub	sp, #24
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f10:	2300      	movs	r3, #0
 8006f12:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006f14:	2300      	movs	r3, #0
 8006f16:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f003 0301 	and.w	r3, r3, #1
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d105      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d035      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006f30:	4b67      	ldr	r3, [pc, #412]	@ (80070d0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006f32:	2200      	movs	r2, #0
 8006f34:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f36:	f7fd fa85 	bl	8004444 <HAL_GetTick>
 8006f3a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f3c:	e008      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f3e:	f7fd fa81 	bl	8004444 <HAL_GetTick>
 8006f42:	4602      	mov	r2, r0
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	1ad3      	subs	r3, r2, r3
 8006f48:	2b02      	cmp	r3, #2
 8006f4a:	d901      	bls.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e0ba      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006f50:	4b60      	ldr	r3, [pc, #384]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d1f0      	bne.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	019a      	lsls	r2, r3, #6
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	071b      	lsls	r3, r3, #28
 8006f68:	495a      	ldr	r1, [pc, #360]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006f70:	4b57      	ldr	r3, [pc, #348]	@ (80070d0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006f72:	2201      	movs	r2, #1
 8006f74:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006f76:	f7fd fa65 	bl	8004444 <HAL_GetTick>
 8006f7a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f7c:	e008      	b.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006f7e:	f7fd fa61 	bl	8004444 <HAL_GetTick>
 8006f82:	4602      	mov	r2, r0
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	1ad3      	subs	r3, r2, r3
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d901      	bls.n	8006f90 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	e09a      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006f90:	4b50      	ldr	r3, [pc, #320]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d0f0      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f003 0302 	and.w	r3, r3, #2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8083 	beq.w	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006faa:	2300      	movs	r3, #0
 8006fac:	60fb      	str	r3, [r7, #12]
 8006fae:	4b49      	ldr	r3, [pc, #292]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb2:	4a48      	ldr	r2, [pc, #288]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006fb4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fba:	4b46      	ldr	r3, [pc, #280]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fc2:	60fb      	str	r3, [r7, #12]
 8006fc4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006fc6:	4b44      	ldr	r3, [pc, #272]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a43      	ldr	r2, [pc, #268]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fd0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006fd2:	f7fd fa37 	bl	8004444 <HAL_GetTick>
 8006fd6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006fd8:	e008      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fda:	f7fd fa33 	bl	8004444 <HAL_GetTick>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d901      	bls.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e06c      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006fec:	4b3a      	ldr	r3, [pc, #232]	@ (80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d0f0      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ff8:	4b36      	ldr	r3, [pc, #216]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ffc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007000:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d02f      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	429a      	cmp	r2, r3
 8007014:	d028      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007016:	4b2f      	ldr	r3, [pc, #188]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800701a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800701e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007020:	4b2e      	ldr	r3, [pc, #184]	@ (80070dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007022:	2201      	movs	r2, #1
 8007024:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007026:	4b2d      	ldr	r3, [pc, #180]	@ (80070dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007028:	2200      	movs	r2, #0
 800702a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800702c:	4a29      	ldr	r2, [pc, #164]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007032:	4b28      	ldr	r3, [pc, #160]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b01      	cmp	r3, #1
 800703c:	d114      	bne.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800703e:	f7fd fa01 	bl	8004444 <HAL_GetTick>
 8007042:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007044:	e00a      	b.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007046:	f7fd f9fd 	bl	8004444 <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007054:	4293      	cmp	r3, r2
 8007056:	d901      	bls.n	800705c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e034      	b.n	80070c6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800705c:	4b1d      	ldr	r3, [pc, #116]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800705e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	d0ee      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007070:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007074:	d10d      	bne.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007076:	4b17      	ldr	r3, [pc, #92]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007086:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800708a:	4912      	ldr	r1, [pc, #72]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800708c:	4313      	orrs	r3, r2
 800708e:	608b      	str	r3, [r1, #8]
 8007090:	e005      	b.n	800709e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007092:	4b10      	ldr	r3, [pc, #64]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	4a0f      	ldr	r2, [pc, #60]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007098:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800709c:	6093      	str	r3, [r2, #8]
 800709e:	4b0d      	ldr	r3, [pc, #52]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80070a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070aa:	490a      	ldr	r1, [pc, #40]	@ (80070d4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f003 0308 	and.w	r3, r3, #8
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d003      	beq.n	80070c4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	7c1a      	ldrb	r2, [r3, #16]
 80070c0:	4b07      	ldr	r3, [pc, #28]	@ (80070e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80070c2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80070c4:	2300      	movs	r3, #0
}
 80070c6:	4618      	mov	r0, r3
 80070c8:	3718      	adds	r7, #24
 80070ca:	46bd      	mov	sp, r7
 80070cc:	bd80      	pop	{r7, pc}
 80070ce:	bf00      	nop
 80070d0:	42470068 	.word	0x42470068
 80070d4:	40023800 	.word	0x40023800
 80070d8:	40007000 	.word	0x40007000
 80070dc:	42470e40 	.word	0x42470e40
 80070e0:	424711e0 	.word	0x424711e0

080070e4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80070ec:	2301      	movs	r3, #1
 80070ee:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d101      	bne.n	80070fa <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e073      	b.n	80071e2 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	7f5b      	ldrb	r3, [r3, #29]
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2b00      	cmp	r3, #0
 8007102:	d105      	bne.n	8007110 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f7fb f816 	bl	800213c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	f003 0310 	and.w	r3, r3, #16
 8007120:	2b10      	cmp	r3, #16
 8007122:	d055      	beq.n	80071d0 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	22ca      	movs	r2, #202	@ 0xca
 800712a:	625a      	str	r2, [r3, #36]	@ 0x24
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2253      	movs	r2, #83	@ 0x53
 8007132:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f000 fa49 	bl	80075cc <RTC_EnterInitMode>
 800713a:	4603      	mov	r3, r0
 800713c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800713e:	7bfb      	ldrb	r3, [r7, #15]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d12c      	bne.n	800719e <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	6812      	ldr	r2, [r2, #0]
 800714e:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007152:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007156:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	6899      	ldr	r1, [r3, #8]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	685a      	ldr	r2, [r3, #4]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	431a      	orrs	r2, r3
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	695b      	ldr	r3, [r3, #20]
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	430a      	orrs	r2, r1
 8007174:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	68d2      	ldr	r2, [r2, #12]
 800717e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6919      	ldr	r1, [r3, #16]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	041a      	lsls	r2, r3, #16
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	430a      	orrs	r2, r1
 8007192:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 fa50 	bl	800763a <RTC_ExitInitMode>
 800719a:	4603      	mov	r3, r0
 800719c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800719e:	7bfb      	ldrb	r3, [r7, #15]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d110      	bne.n	80071c6 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80071b2:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	699a      	ldr	r2, [r3, #24]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	430a      	orrs	r2, r1
 80071c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	22ff      	movs	r2, #255	@ 0xff
 80071cc:	625a      	str	r2, [r3, #36]	@ 0x24
 80071ce:	e001      	b.n	80071d4 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80071d0:	2300      	movs	r3, #0
 80071d2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80071d4:	7bfb      	ldrb	r3, [r7, #15]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d102      	bne.n	80071e0 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2201      	movs	r2, #1
 80071de:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80071e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80071ea:	b590      	push	{r4, r7, lr}
 80071ec:	b087      	sub	sp, #28
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	60f8      	str	r0, [r7, #12]
 80071f2:	60b9      	str	r1, [r7, #8]
 80071f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	7f1b      	ldrb	r3, [r3, #28]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d101      	bne.n	8007206 <HAL_RTC_SetTime+0x1c>
 8007202:	2302      	movs	r3, #2
 8007204:	e087      	b.n	8007316 <HAL_RTC_SetTime+0x12c>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2201      	movs	r2, #1
 800720a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2202      	movs	r2, #2
 8007210:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d126      	bne.n	8007266 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007222:	2b00      	cmp	r3, #0
 8007224:	d102      	bne.n	800722c <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2200      	movs	r2, #0
 800722a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	4618      	mov	r0, r3
 8007232:	f000 fa27 	bl	8007684 <RTC_ByteToBcd2>
 8007236:	4603      	mov	r3, r0
 8007238:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	785b      	ldrb	r3, [r3, #1]
 800723e:	4618      	mov	r0, r3
 8007240:	f000 fa20 	bl	8007684 <RTC_ByteToBcd2>
 8007244:	4603      	mov	r3, r0
 8007246:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007248:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	789b      	ldrb	r3, [r3, #2]
 800724e:	4618      	mov	r0, r3
 8007250:	f000 fa18 	bl	8007684 <RTC_ByteToBcd2>
 8007254:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007256:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	78db      	ldrb	r3, [r3, #3]
 800725e:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007260:	4313      	orrs	r3, r2
 8007262:	617b      	str	r3, [r7, #20]
 8007264:	e018      	b.n	8007298 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007270:	2b00      	cmp	r3, #0
 8007272:	d102      	bne.n	800727a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	2200      	movs	r2, #0
 8007278:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	785b      	ldrb	r3, [r3, #1]
 8007284:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007286:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007288:	68ba      	ldr	r2, [r7, #8]
 800728a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800728c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	78db      	ldrb	r3, [r3, #3]
 8007292:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007294:	4313      	orrs	r3, r2
 8007296:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	22ca      	movs	r2, #202	@ 0xca
 800729e:	625a      	str	r2, [r3, #36]	@ 0x24
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2253      	movs	r2, #83	@ 0x53
 80072a6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80072a8:	68f8      	ldr	r0, [r7, #12]
 80072aa:	f000 f98f 	bl	80075cc <RTC_EnterInitMode>
 80072ae:	4603      	mov	r3, r0
 80072b0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80072b2:	7cfb      	ldrb	r3, [r7, #19]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d120      	bne.n	80072fa <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80072c2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80072c6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	689a      	ldr	r2, [r3, #8]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80072d6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6899      	ldr	r1, [r3, #8]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	68da      	ldr	r2, [r3, #12]
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	691b      	ldr	r3, [r3, #16]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	430a      	orrs	r2, r1
 80072ee:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80072f0:	68f8      	ldr	r0, [r7, #12]
 80072f2:	f000 f9a2 	bl	800763a <RTC_ExitInitMode>
 80072f6:	4603      	mov	r3, r0
 80072f8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80072fa:	7cfb      	ldrb	r3, [r7, #19]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d102      	bne.n	8007306 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2201      	movs	r2, #1
 8007304:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	22ff      	movs	r2, #255	@ 0xff
 800730c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2200      	movs	r2, #0
 8007312:	771a      	strb	r2, [r3, #28]

  return status;
 8007314:	7cfb      	ldrb	r3, [r7, #19]
}
 8007316:	4618      	mov	r0, r3
 8007318:	371c      	adds	r7, #28
 800731a:	46bd      	mov	sp, r7
 800731c:	bd90      	pop	{r4, r7, pc}

0800731e <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b086      	sub	sp, #24
 8007322:	af00      	add	r7, sp, #0
 8007324:	60f8      	str	r0, [r7, #12]
 8007326:	60b9      	str	r1, [r7, #8]
 8007328:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800732a:	2300      	movs	r3, #0
 800732c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	691b      	ldr	r3, [r3, #16]
 800733e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007350:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007354:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007356:	697b      	ldr	r3, [r7, #20]
 8007358:	0c1b      	lsrs	r3, r3, #16
 800735a:	b2db      	uxtb	r3, r3
 800735c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007360:	b2da      	uxtb	r2, r3
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	0a1b      	lsrs	r3, r3, #8
 800736a:	b2db      	uxtb	r3, r3
 800736c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007370:	b2da      	uxtb	r2, r3
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	b2db      	uxtb	r3, r3
 800737a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800737e:	b2da      	uxtb	r2, r3
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	0d9b      	lsrs	r3, r3, #22
 8007388:	b2db      	uxtb	r3, r3
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	b2da      	uxtb	r2, r3
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d11a      	bne.n	80073d0 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	4618      	mov	r0, r3
 80073a0:	f000 f98e 	bl	80076c0 <RTC_Bcd2ToByte>
 80073a4:	4603      	mov	r3, r0
 80073a6:	461a      	mov	r2, r3
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	785b      	ldrb	r3, [r3, #1]
 80073b0:	4618      	mov	r0, r3
 80073b2:	f000 f985 	bl	80076c0 <RTC_Bcd2ToByte>
 80073b6:	4603      	mov	r3, r0
 80073b8:	461a      	mov	r2, r3
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	789b      	ldrb	r3, [r3, #2]
 80073c2:	4618      	mov	r0, r3
 80073c4:	f000 f97c 	bl	80076c0 <RTC_Bcd2ToByte>
 80073c8:	4603      	mov	r3, r0
 80073ca:	461a      	mov	r2, r3
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3718      	adds	r7, #24
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bd80      	pop	{r7, pc}

080073da <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80073da:	b590      	push	{r4, r7, lr}
 80073dc:	b087      	sub	sp, #28
 80073de:	af00      	add	r7, sp, #0
 80073e0:	60f8      	str	r0, [r7, #12]
 80073e2:	60b9      	str	r1, [r7, #8]
 80073e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	7f1b      	ldrb	r3, [r3, #28]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d101      	bne.n	80073f6 <HAL_RTC_SetDate+0x1c>
 80073f2:	2302      	movs	r3, #2
 80073f4:	e071      	b.n	80074da <HAL_RTC_SetDate+0x100>
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2201      	movs	r2, #1
 80073fa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2202      	movs	r2, #2
 8007400:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10e      	bne.n	8007426 <HAL_RTC_SetDate+0x4c>
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	785b      	ldrb	r3, [r3, #1]
 800740c:	f003 0310 	and.w	r3, r3, #16
 8007410:	2b00      	cmp	r3, #0
 8007412:	d008      	beq.n	8007426 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	785b      	ldrb	r3, [r3, #1]
 8007418:	f023 0310 	bic.w	r3, r3, #16
 800741c:	b2db      	uxtb	r3, r3
 800741e:	330a      	adds	r3, #10
 8007420:	b2da      	uxtb	r2, r3
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d11c      	bne.n	8007466 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	78db      	ldrb	r3, [r3, #3]
 8007430:	4618      	mov	r0, r3
 8007432:	f000 f927 	bl	8007684 <RTC_ByteToBcd2>
 8007436:	4603      	mov	r3, r0
 8007438:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	785b      	ldrb	r3, [r3, #1]
 800743e:	4618      	mov	r0, r3
 8007440:	f000 f920 	bl	8007684 <RTC_ByteToBcd2>
 8007444:	4603      	mov	r3, r0
 8007446:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007448:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	789b      	ldrb	r3, [r3, #2]
 800744e:	4618      	mov	r0, r3
 8007450:	f000 f918 	bl	8007684 <RTC_ByteToBcd2>
 8007454:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007456:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007460:	4313      	orrs	r3, r2
 8007462:	617b      	str	r3, [r7, #20]
 8007464:	e00e      	b.n	8007484 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	78db      	ldrb	r3, [r3, #3]
 800746a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	785b      	ldrb	r3, [r3, #1]
 8007470:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007472:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007478:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007480:	4313      	orrs	r3, r2
 8007482:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	22ca      	movs	r2, #202	@ 0xca
 800748a:	625a      	str	r2, [r3, #36]	@ 0x24
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2253      	movs	r2, #83	@ 0x53
 8007492:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f000 f899 	bl	80075cc <RTC_EnterInitMode>
 800749a:	4603      	mov	r3, r0
 800749c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800749e:	7cfb      	ldrb	r3, [r7, #19]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d10c      	bne.n	80074be <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80074ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80074b2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80074b4:	68f8      	ldr	r0, [r7, #12]
 80074b6:	f000 f8c0 	bl	800763a <RTC_ExitInitMode>
 80074ba:	4603      	mov	r3, r0
 80074bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80074be:	7cfb      	ldrb	r3, [r7, #19]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d102      	bne.n	80074ca <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2201      	movs	r2, #1
 80074c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	22ff      	movs	r2, #255	@ 0xff
 80074d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2200      	movs	r2, #0
 80074d6:	771a      	strb	r2, [r3, #28]

  return status;
 80074d8:	7cfb      	ldrb	r3, [r7, #19]
}
 80074da:	4618      	mov	r0, r3
 80074dc:	371c      	adds	r7, #28
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd90      	pop	{r4, r7, pc}

080074e2 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80074e2:	b580      	push	{r7, lr}
 80074e4:	b086      	sub	sp, #24
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	60f8      	str	r0, [r7, #12]
 80074ea:	60b9      	str	r1, [r7, #8]
 80074ec:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80074ee:	2300      	movs	r3, #0
 80074f0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80074fc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007500:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	0c1b      	lsrs	r3, r3, #16
 8007506:	b2da      	uxtb	r2, r3
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	0a1b      	lsrs	r3, r3, #8
 8007510:	b2db      	uxtb	r3, r3
 8007512:	f003 031f 	and.w	r3, r3, #31
 8007516:	b2da      	uxtb	r2, r3
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	b2db      	uxtb	r3, r3
 8007520:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007524:	b2da      	uxtb	r2, r3
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800752a:	697b      	ldr	r3, [r7, #20]
 800752c:	0b5b      	lsrs	r3, r3, #13
 800752e:	b2db      	uxtb	r3, r3
 8007530:	f003 0307 	and.w	r3, r3, #7
 8007534:	b2da      	uxtb	r2, r3
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d11a      	bne.n	8007576 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	78db      	ldrb	r3, [r3, #3]
 8007544:	4618      	mov	r0, r3
 8007546:	f000 f8bb 	bl	80076c0 <RTC_Bcd2ToByte>
 800754a:	4603      	mov	r3, r0
 800754c:	461a      	mov	r2, r3
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	785b      	ldrb	r3, [r3, #1]
 8007556:	4618      	mov	r0, r3
 8007558:	f000 f8b2 	bl	80076c0 <RTC_Bcd2ToByte>
 800755c:	4603      	mov	r3, r0
 800755e:	461a      	mov	r2, r3
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	789b      	ldrb	r3, [r3, #2]
 8007568:	4618      	mov	r0, r3
 800756a:	f000 f8a9 	bl	80076c0 <RTC_Bcd2ToByte>
 800756e:	4603      	mov	r3, r0
 8007570:	461a      	mov	r2, r3
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007576:	2300      	movs	r3, #0
}
 8007578:	4618      	mov	r0, r3
 800757a:	3718      	adds	r7, #24
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b084      	sub	sp, #16
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007588:	2300      	movs	r3, #0
 800758a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a0d      	ldr	r2, [pc, #52]	@ (80075c8 <HAL_RTC_WaitForSynchro+0x48>)
 8007592:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007594:	f7fc ff56 	bl	8004444 <HAL_GetTick>
 8007598:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800759a:	e009      	b.n	80075b0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800759c:	f7fc ff52 	bl	8004444 <HAL_GetTick>
 80075a0:	4602      	mov	r2, r0
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	1ad3      	subs	r3, r2, r3
 80075a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075aa:	d901      	bls.n	80075b0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e007      	b.n	80075c0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	f003 0320 	and.w	r3, r3, #32
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0ee      	beq.n	800759c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3710      	adds	r7, #16
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	00013f5f 	.word	0x00013f5f

080075cc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80075d4:	2300      	movs	r3, #0
 80075d6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80075d8:	2300      	movs	r3, #0
 80075da:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d122      	bne.n	8007630 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	68da      	ldr	r2, [r3, #12]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80075f8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80075fa:	f7fc ff23 	bl	8004444 <HAL_GetTick>
 80075fe:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007600:	e00c      	b.n	800761c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007602:	f7fc ff1f 	bl	8004444 <HAL_GetTick>
 8007606:	4602      	mov	r2, r0
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007610:	d904      	bls.n	800761c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2204      	movs	r2, #4
 8007616:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8007618:	2301      	movs	r3, #1
 800761a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007626:	2b00      	cmp	r3, #0
 8007628:	d102      	bne.n	8007630 <RTC_EnterInitMode+0x64>
 800762a:	7bfb      	ldrb	r3, [r7, #15]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d1e8      	bne.n	8007602 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8007630:	7bfb      	ldrb	r3, [r7, #15]
}
 8007632:	4618      	mov	r0, r3
 8007634:	3710      	adds	r7, #16
 8007636:	46bd      	mov	sp, r7
 8007638:	bd80      	pop	{r7, pc}

0800763a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b084      	sub	sp, #16
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007642:	2300      	movs	r3, #0
 8007644:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68da      	ldr	r2, [r3, #12]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007654:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	689b      	ldr	r3, [r3, #8]
 800765c:	f003 0320 	and.w	r3, r3, #32
 8007660:	2b00      	cmp	r3, #0
 8007662:	d10a      	bne.n	800767a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f7ff ff8b 	bl	8007580 <HAL_RTC_WaitForSynchro>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d004      	beq.n	800767a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2204      	movs	r2, #4
 8007674:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800767a:	7bfb      	ldrb	r3, [r7, #15]
}
 800767c:	4618      	mov	r0, r3
 800767e:	3710      	adds	r7, #16
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	4603      	mov	r3, r0
 800768c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800768e:	2300      	movs	r3, #0
 8007690:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007692:	e005      	b.n	80076a0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	3301      	adds	r3, #1
 8007698:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800769a:	79fb      	ldrb	r3, [r7, #7]
 800769c:	3b0a      	subs	r3, #10
 800769e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80076a0:	79fb      	ldrb	r3, [r7, #7]
 80076a2:	2b09      	cmp	r3, #9
 80076a4:	d8f6      	bhi.n	8007694 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	011b      	lsls	r3, r3, #4
 80076ac:	b2da      	uxtb	r2, r3
 80076ae:	79fb      	ldrb	r3, [r7, #7]
 80076b0:	4313      	orrs	r3, r2
 80076b2:	b2db      	uxtb	r3, r3
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3714      	adds	r7, #20
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr

080076c0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	4603      	mov	r3, r0
 80076c8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80076ce:	79fb      	ldrb	r3, [r7, #7]
 80076d0:	091b      	lsrs	r3, r3, #4
 80076d2:	b2db      	uxtb	r3, r3
 80076d4:	461a      	mov	r2, r3
 80076d6:	4613      	mov	r3, r2
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	005b      	lsls	r3, r3, #1
 80076de:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	79fb      	ldrb	r3, [r7, #7]
 80076e6:	f003 030f 	and.w	r3, r3, #15
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	4413      	add	r3, r2
 80076ee:	b2db      	uxtb	r3, r3
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3714      	adds	r7, #20
 80076f4:	46bd      	mov	sp, r7
 80076f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fa:	4770      	bx	lr

080076fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d101      	bne.n	800770e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e07b      	b.n	8007806 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007712:	2b00      	cmp	r3, #0
 8007714:	d108      	bne.n	8007728 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	685b      	ldr	r3, [r3, #4]
 800771a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800771e:	d009      	beq.n	8007734 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	61da      	str	r2, [r3, #28]
 8007726:	e005      	b.n	8007734 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007740:	b2db      	uxtb	r3, r3
 8007742:	2b00      	cmp	r3, #0
 8007744:	d106      	bne.n	8007754 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f7fa fd20 	bl	8002194 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2202      	movs	r2, #2
 8007758:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800776a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800777c:	431a      	orrs	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007786:	431a      	orrs	r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	691b      	ldr	r3, [r3, #16]
 800778c:	f003 0302 	and.w	r3, r3, #2
 8007790:	431a      	orrs	r2, r3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	695b      	ldr	r3, [r3, #20]
 8007796:	f003 0301 	and.w	r3, r3, #1
 800779a:	431a      	orrs	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077a4:	431a      	orrs	r2, r3
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	69db      	ldr	r3, [r3, #28]
 80077aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077ae:	431a      	orrs	r2, r3
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a1b      	ldr	r3, [r3, #32]
 80077b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b8:	ea42 0103 	orr.w	r1, r2, r3
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	430a      	orrs	r2, r1
 80077ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	699b      	ldr	r3, [r3, #24]
 80077d0:	0c1b      	lsrs	r3, r3, #16
 80077d2:	f003 0104 	and.w	r1, r3, #4
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077da:	f003 0210 	and.w	r2, r3, #16
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	69da      	ldr	r2, [r3, #28]
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80077f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007804:	2300      	movs	r3, #0
}
 8007806:	4618      	mov	r0, r3
 8007808:	3708      	adds	r7, #8
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}

0800780e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b088      	sub	sp, #32
 8007812:	af00      	add	r7, sp, #0
 8007814:	60f8      	str	r0, [r7, #12]
 8007816:	60b9      	str	r1, [r7, #8]
 8007818:	603b      	str	r3, [r7, #0]
 800781a:	4613      	mov	r3, r2
 800781c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800781e:	f7fc fe11 	bl	8004444 <HAL_GetTick>
 8007822:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007824:	88fb      	ldrh	r3, [r7, #6]
 8007826:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b01      	cmp	r3, #1
 8007832:	d001      	beq.n	8007838 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007834:	2302      	movs	r3, #2
 8007836:	e12a      	b.n	8007a8e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d002      	beq.n	8007844 <HAL_SPI_Transmit+0x36>
 800783e:	88fb      	ldrh	r3, [r7, #6]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d101      	bne.n	8007848 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	e122      	b.n	8007a8e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800784e:	2b01      	cmp	r3, #1
 8007850:	d101      	bne.n	8007856 <HAL_SPI_Transmit+0x48>
 8007852:	2302      	movs	r3, #2
 8007854:	e11b      	b.n	8007a8e <HAL_SPI_Transmit+0x280>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	2201      	movs	r2, #1
 800785a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2203      	movs	r2, #3
 8007862:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2200      	movs	r2, #0
 800786a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	88fa      	ldrh	r2, [r7, #6]
 8007876:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	88fa      	ldrh	r2, [r7, #6]
 800787c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	2200      	movs	r2, #0
 8007888:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078a4:	d10f      	bne.n	80078c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681a      	ldr	r2, [r3, #0]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80078c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d0:	2b40      	cmp	r3, #64	@ 0x40
 80078d2:	d007      	beq.n	80078e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	681a      	ldr	r2, [r3, #0]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	68db      	ldr	r3, [r3, #12]
 80078e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80078ec:	d152      	bne.n	8007994 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d002      	beq.n	80078fc <HAL_SPI_Transmit+0xee>
 80078f6:	8b7b      	ldrh	r3, [r7, #26]
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d145      	bne.n	8007988 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007900:	881a      	ldrh	r2, [r3, #0]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800790c:	1c9a      	adds	r2, r3, #2
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007916:	b29b      	uxth	r3, r3
 8007918:	3b01      	subs	r3, #1
 800791a:	b29a      	uxth	r2, r3
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007920:	e032      	b.n	8007988 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f003 0302 	and.w	r3, r3, #2
 800792c:	2b02      	cmp	r3, #2
 800792e:	d112      	bne.n	8007956 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007934:	881a      	ldrh	r2, [r3, #0]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007940:	1c9a      	adds	r2, r3, #2
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800794a:	b29b      	uxth	r3, r3
 800794c:	3b01      	subs	r3, #1
 800794e:	b29a      	uxth	r2, r3
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007954:	e018      	b.n	8007988 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007956:	f7fc fd75 	bl	8004444 <HAL_GetTick>
 800795a:	4602      	mov	r2, r0
 800795c:	69fb      	ldr	r3, [r7, #28]
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	683a      	ldr	r2, [r7, #0]
 8007962:	429a      	cmp	r2, r3
 8007964:	d803      	bhi.n	800796e <HAL_SPI_Transmit+0x160>
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800796c:	d102      	bne.n	8007974 <HAL_SPI_Transmit+0x166>
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d109      	bne.n	8007988 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007984:	2303      	movs	r3, #3
 8007986:	e082      	b.n	8007a8e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800798c:	b29b      	uxth	r3, r3
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1c7      	bne.n	8007922 <HAL_SPI_Transmit+0x114>
 8007992:	e053      	b.n	8007a3c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_SPI_Transmit+0x194>
 800799c:	8b7b      	ldrh	r3, [r7, #26]
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d147      	bne.n	8007a32 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	330c      	adds	r3, #12
 80079ac:	7812      	ldrb	r2, [r2, #0]
 80079ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079b4:	1c5a      	adds	r2, r3, #1
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079be:	b29b      	uxth	r3, r3
 80079c0:	3b01      	subs	r3, #1
 80079c2:	b29a      	uxth	r2, r3
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80079c8:	e033      	b.n	8007a32 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d113      	bne.n	8007a00 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	330c      	adds	r3, #12
 80079e2:	7812      	ldrb	r2, [r2, #0]
 80079e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079ea:	1c5a      	adds	r2, r3, #1
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	3b01      	subs	r3, #1
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80079fe:	e018      	b.n	8007a32 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a00:	f7fc fd20 	bl	8004444 <HAL_GetTick>
 8007a04:	4602      	mov	r2, r0
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	683a      	ldr	r2, [r7, #0]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d803      	bhi.n	8007a18 <HAL_SPI_Transmit+0x20a>
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a16:	d102      	bne.n	8007a1e <HAL_SPI_Transmit+0x210>
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d109      	bne.n	8007a32 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2201      	movs	r2, #1
 8007a22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e02d      	b.n	8007a8e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1c6      	bne.n	80079ca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007a3c:	69fa      	ldr	r2, [r7, #28]
 8007a3e:	6839      	ldr	r1, [r7, #0]
 8007a40:	68f8      	ldr	r0, [r7, #12]
 8007a42:	f000 fa67 	bl	8007f14 <SPI_EndRxTxTransaction>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2220      	movs	r2, #32
 8007a50:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10a      	bne.n	8007a70 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	617b      	str	r3, [r7, #20]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	68db      	ldr	r3, [r3, #12]
 8007a64:	617b      	str	r3, [r7, #20]
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	617b      	str	r3, [r7, #20]
 8007a6e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2201      	movs	r2, #1
 8007a74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e000      	b.n	8007a8e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8007a8c:	2300      	movs	r3, #0
  }
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	3720      	adds	r7, #32
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}

08007a96 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007a96:	b580      	push	{r7, lr}
 8007a98:	b08a      	sub	sp, #40	@ 0x28
 8007a9a:	af00      	add	r7, sp, #0
 8007a9c:	60f8      	str	r0, [r7, #12]
 8007a9e:	60b9      	str	r1, [r7, #8]
 8007aa0:	607a      	str	r2, [r7, #4]
 8007aa2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aa8:	f7fc fccc 	bl	8004444 <HAL_GetTick>
 8007aac:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ab4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007abc:	887b      	ldrh	r3, [r7, #2]
 8007abe:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007ac0:	7ffb      	ldrb	r3, [r7, #31]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d00c      	beq.n	8007ae0 <HAL_SPI_TransmitReceive+0x4a>
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007acc:	d106      	bne.n	8007adc <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	689b      	ldr	r3, [r3, #8]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d102      	bne.n	8007adc <HAL_SPI_TransmitReceive+0x46>
 8007ad6:	7ffb      	ldrb	r3, [r7, #31]
 8007ad8:	2b04      	cmp	r3, #4
 8007ada:	d001      	beq.n	8007ae0 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8007adc:	2302      	movs	r3, #2
 8007ade:	e17f      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d005      	beq.n	8007af2 <HAL_SPI_TransmitReceive+0x5c>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d002      	beq.n	8007af2 <HAL_SPI_TransmitReceive+0x5c>
 8007aec:	887b      	ldrh	r3, [r7, #2]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d101      	bne.n	8007af6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8007af2:	2301      	movs	r3, #1
 8007af4:	e174      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d101      	bne.n	8007b04 <HAL_SPI_TransmitReceive+0x6e>
 8007b00:	2302      	movs	r3, #2
 8007b02:	e16d      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b04      	cmp	r3, #4
 8007b16:	d003      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2205      	movs	r2, #5
 8007b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	2200      	movs	r2, #0
 8007b24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	687a      	ldr	r2, [r7, #4]
 8007b2a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	887a      	ldrh	r2, [r7, #2]
 8007b30:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	887a      	ldrh	r2, [r7, #2]
 8007b36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	68ba      	ldr	r2, [r7, #8]
 8007b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	887a      	ldrh	r2, [r7, #2]
 8007b42:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	887a      	ldrh	r2, [r7, #2]
 8007b48:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b60:	2b40      	cmp	r3, #64	@ 0x40
 8007b62:	d007      	beq.n	8007b74 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b7c:	d17e      	bne.n	8007c7c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d002      	beq.n	8007b8c <HAL_SPI_TransmitReceive+0xf6>
 8007b86:	8afb      	ldrh	r3, [r7, #22]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d16c      	bne.n	8007c66 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b90:	881a      	ldrh	r2, [r3, #0]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b9c:	1c9a      	adds	r2, r3, #2
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007bb0:	e059      	b.n	8007c66 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	689b      	ldr	r3, [r3, #8]
 8007bb8:	f003 0302 	and.w	r3, r3, #2
 8007bbc:	2b02      	cmp	r3, #2
 8007bbe:	d11b      	bne.n	8007bf8 <HAL_SPI_TransmitReceive+0x162>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bc4:	b29b      	uxth	r3, r3
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d016      	beq.n	8007bf8 <HAL_SPI_TransmitReceive+0x162>
 8007bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d113      	bne.n	8007bf8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bd4:	881a      	ldrh	r2, [r3, #0]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be0:	1c9a      	adds	r2, r3, #2
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	3b01      	subs	r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f003 0301 	and.w	r3, r3, #1
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d119      	bne.n	8007c3a <HAL_SPI_TransmitReceive+0x1a4>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c0a:	b29b      	uxth	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d014      	beq.n	8007c3a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68da      	ldr	r2, [r3, #12]
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1a:	b292      	uxth	r2, r2
 8007c1c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c22:	1c9a      	adds	r2, r3, #2
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	3b01      	subs	r3, #1
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c36:	2301      	movs	r3, #1
 8007c38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c3a:	f7fc fc03 	bl	8004444 <HAL_GetTick>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	6a3b      	ldr	r3, [r7, #32]
 8007c42:	1ad3      	subs	r3, r2, r3
 8007c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d80d      	bhi.n	8007c66 <HAL_SPI_TransmitReceive+0x1d0>
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c50:	d009      	beq.n	8007c66 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2201      	movs	r2, #1
 8007c56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e0bc      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1a0      	bne.n	8007bb2 <HAL_SPI_TransmitReceive+0x11c>
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d19b      	bne.n	8007bb2 <HAL_SPI_TransmitReceive+0x11c>
 8007c7a:	e082      	b.n	8007d82 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	685b      	ldr	r3, [r3, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <HAL_SPI_TransmitReceive+0x1f4>
 8007c84:	8afb      	ldrh	r3, [r7, #22]
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d171      	bne.n	8007d6e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	330c      	adds	r3, #12
 8007c94:	7812      	ldrb	r2, [r2, #0]
 8007c96:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	3b01      	subs	r3, #1
 8007caa:	b29a      	uxth	r2, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cb0:	e05d      	b.n	8007d6e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	f003 0302 	and.w	r3, r3, #2
 8007cbc:	2b02      	cmp	r3, #2
 8007cbe:	d11c      	bne.n	8007cfa <HAL_SPI_TransmitReceive+0x264>
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d017      	beq.n	8007cfa <HAL_SPI_TransmitReceive+0x264>
 8007cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d114      	bne.n	8007cfa <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	330c      	adds	r3, #12
 8007cda:	7812      	ldrb	r2, [r2, #0]
 8007cdc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ce2:	1c5a      	adds	r2, r3, #1
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	3b01      	subs	r3, #1
 8007cf0:	b29a      	uxth	r2, r3
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f003 0301 	and.w	r3, r3, #1
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d119      	bne.n	8007d3c <HAL_SPI_TransmitReceive+0x2a6>
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d014      	beq.n	8007d3c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68da      	ldr	r2, [r3, #12]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d1c:	b2d2      	uxtb	r2, r2
 8007d1e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d24:	1c5a      	adds	r2, r3, #1
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	3b01      	subs	r3, #1
 8007d32:	b29a      	uxth	r2, r3
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d38:	2301      	movs	r3, #1
 8007d3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d3c:	f7fc fb82 	bl	8004444 <HAL_GetTick>
 8007d40:	4602      	mov	r2, r0
 8007d42:	6a3b      	ldr	r3, [r7, #32]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d803      	bhi.n	8007d54 <HAL_SPI_TransmitReceive+0x2be>
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d52:	d102      	bne.n	8007d5a <HAL_SPI_TransmitReceive+0x2c4>
 8007d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d109      	bne.n	8007d6e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007d6a:	2303      	movs	r3, #3
 8007d6c:	e038      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d19c      	bne.n	8007cb2 <HAL_SPI_TransmitReceive+0x21c>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d197      	bne.n	8007cb2 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007d82:	6a3a      	ldr	r2, [r7, #32]
 8007d84:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 f8c4 	bl	8007f14 <SPI_EndRxTxTransaction>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d008      	beq.n	8007da4 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2220      	movs	r2, #32
 8007d96:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e01d      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d10a      	bne.n	8007dc2 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007dac:	2300      	movs	r3, #0
 8007dae:	613b      	str	r3, [r7, #16]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68db      	ldr	r3, [r3, #12]
 8007db6:	613b      	str	r3, [r7, #16]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	613b      	str	r3, [r7, #16]
 8007dc0:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d001      	beq.n	8007dde <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e000      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007dde:	2300      	movs	r3, #0
  }
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3728      	adds	r7, #40	@ 0x28
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007df6:	b2db      	uxtb	r3, r3
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr

08007e04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b088      	sub	sp, #32
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	603b      	str	r3, [r7, #0]
 8007e10:	4613      	mov	r3, r2
 8007e12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e14:	f7fc fb16 	bl	8004444 <HAL_GetTick>
 8007e18:	4602      	mov	r2, r0
 8007e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1c:	1a9b      	subs	r3, r3, r2
 8007e1e:	683a      	ldr	r2, [r7, #0]
 8007e20:	4413      	add	r3, r2
 8007e22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e24:	f7fc fb0e 	bl	8004444 <HAL_GetTick>
 8007e28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e2a:	4b39      	ldr	r3, [pc, #228]	@ (8007f10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	015b      	lsls	r3, r3, #5
 8007e30:	0d1b      	lsrs	r3, r3, #20
 8007e32:	69fa      	ldr	r2, [r7, #28]
 8007e34:	fb02 f303 	mul.w	r3, r2, r3
 8007e38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e3a:	e054      	b.n	8007ee6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e42:	d050      	beq.n	8007ee6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e44:	f7fc fafe 	bl	8004444 <HAL_GetTick>
 8007e48:	4602      	mov	r2, r0
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	1ad3      	subs	r3, r2, r3
 8007e4e:	69fa      	ldr	r2, [r7, #28]
 8007e50:	429a      	cmp	r2, r3
 8007e52:	d902      	bls.n	8007e5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d13d      	bne.n	8007ed6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	685a      	ldr	r2, [r3, #4]
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007e68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e72:	d111      	bne.n	8007e98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e7c:	d004      	beq.n	8007e88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e86:	d107      	bne.n	8007e98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	681a      	ldr	r2, [r3, #0]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ea0:	d10f      	bne.n	8007ec2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007eb0:	601a      	str	r2, [r3, #0]
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ec0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007ed2:	2303      	movs	r3, #3
 8007ed4:	e017      	b.n	8007f06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007edc:	2300      	movs	r3, #0
 8007ede:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	689a      	ldr	r2, [r3, #8]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4013      	ands	r3, r2
 8007ef0:	68ba      	ldr	r2, [r7, #8]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	bf0c      	ite	eq
 8007ef6:	2301      	moveq	r3, #1
 8007ef8:	2300      	movne	r3, #0
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	461a      	mov	r2, r3
 8007efe:	79fb      	ldrb	r3, [r7, #7]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d19b      	bne.n	8007e3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007f04:	2300      	movs	r3, #0
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3720      	adds	r7, #32
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	20000004 	.word	0x20000004

08007f14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b088      	sub	sp, #32
 8007f18:	af02      	add	r7, sp, #8
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	2201      	movs	r2, #1
 8007f28:	2102      	movs	r1, #2
 8007f2a:	68f8      	ldr	r0, [r7, #12]
 8007f2c:	f7ff ff6a 	bl	8007e04 <SPI_WaitFlagStateUntilTimeout>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d007      	beq.n	8007f46 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f3a:	f043 0220 	orr.w	r2, r3, #32
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007f42:	2303      	movs	r3, #3
 8007f44:	e032      	b.n	8007fac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f46:	4b1b      	ldr	r3, [pc, #108]	@ (8007fb4 <SPI_EndRxTxTransaction+0xa0>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007fb8 <SPI_EndRxTxTransaction+0xa4>)
 8007f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f50:	0d5b      	lsrs	r3, r3, #21
 8007f52:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007f56:	fb02 f303 	mul.w	r3, r2, r3
 8007f5a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	685b      	ldr	r3, [r3, #4]
 8007f60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f64:	d112      	bne.n	8007f8c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	2180      	movs	r1, #128	@ 0x80
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f7ff ff47 	bl	8007e04 <SPI_WaitFlagStateUntilTimeout>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d016      	beq.n	8007faa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f80:	f043 0220 	orr.w	r2, r3, #32
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	e00f      	b.n	8007fac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00a      	beq.n	8007fa8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	3b01      	subs	r3, #1
 8007f96:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	689b      	ldr	r3, [r3, #8]
 8007f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fa2:	2b80      	cmp	r3, #128	@ 0x80
 8007fa4:	d0f2      	beq.n	8007f8c <SPI_EndRxTxTransaction+0x78>
 8007fa6:	e000      	b.n	8007faa <SPI_EndRxTxTransaction+0x96>
        break;
 8007fa8:	bf00      	nop
  }

  return HAL_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3718      	adds	r7, #24
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}
 8007fb4:	20000004 	.word	0x20000004
 8007fb8:	165e9f81 	.word	0x165e9f81

08007fbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d101      	bne.n	8007fce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e041      	b.n	8008052 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d106      	bne.n	8007fe8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7fa f930 	bl	8002248 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2202      	movs	r2, #2
 8007fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	3304      	adds	r3, #4
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	4610      	mov	r0, r2
 8007ffc:	f000 fa9e 	bl	800853c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2201      	movs	r2, #1
 8008024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2201      	movs	r2, #1
 800803c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008050:	2300      	movs	r3, #0
}
 8008052:	4618      	mov	r0, r3
 8008054:	3708      	adds	r7, #8
 8008056:	46bd      	mov	sp, r7
 8008058:	bd80      	pop	{r7, pc}
	...

0800805c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800806a:	b2db      	uxtb	r3, r3
 800806c:	2b01      	cmp	r3, #1
 800806e:	d001      	beq.n	8008074 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e044      	b.n	80080fe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2202      	movs	r2, #2
 8008078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68da      	ldr	r2, [r3, #12]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0201 	orr.w	r2, r2, #1
 800808a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a1e      	ldr	r2, [pc, #120]	@ (800810c <HAL_TIM_Base_Start_IT+0xb0>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d018      	beq.n	80080c8 <HAL_TIM_Base_Start_IT+0x6c>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800809e:	d013      	beq.n	80080c8 <HAL_TIM_Base_Start_IT+0x6c>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a1a      	ldr	r2, [pc, #104]	@ (8008110 <HAL_TIM_Base_Start_IT+0xb4>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d00e      	beq.n	80080c8 <HAL_TIM_Base_Start_IT+0x6c>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a19      	ldr	r2, [pc, #100]	@ (8008114 <HAL_TIM_Base_Start_IT+0xb8>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d009      	beq.n	80080c8 <HAL_TIM_Base_Start_IT+0x6c>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a17      	ldr	r2, [pc, #92]	@ (8008118 <HAL_TIM_Base_Start_IT+0xbc>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d004      	beq.n	80080c8 <HAL_TIM_Base_Start_IT+0x6c>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a16      	ldr	r2, [pc, #88]	@ (800811c <HAL_TIM_Base_Start_IT+0xc0>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d111      	bne.n	80080ec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f003 0307 	and.w	r3, r3, #7
 80080d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2b06      	cmp	r3, #6
 80080d8:	d010      	beq.n	80080fc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f042 0201 	orr.w	r2, r2, #1
 80080e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080ea:	e007      	b.n	80080fc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f042 0201 	orr.w	r2, r2, #1
 80080fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3714      	adds	r7, #20
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	40010000 	.word	0x40010000
 8008110:	40000400 	.word	0x40000400
 8008114:	40000800 	.word	0x40000800
 8008118:	40000c00 	.word	0x40000c00
 800811c:	40014000 	.word	0x40014000

08008120 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68da      	ldr	r2, [r3, #12]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	f022 0201 	bic.w	r2, r2, #1
 8008136:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6a1a      	ldr	r2, [r3, #32]
 800813e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008142:	4013      	ands	r3, r2
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10f      	bne.n	8008168 <HAL_TIM_Base_Stop_IT+0x48>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6a1a      	ldr	r2, [r3, #32]
 800814e:	f240 4344 	movw	r3, #1092	@ 0x444
 8008152:	4013      	ands	r3, r2
 8008154:	2b00      	cmp	r3, #0
 8008156:	d107      	bne.n	8008168 <HAL_TIM_Base_Stop_IT+0x48>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f022 0201 	bic.w	r2, r2, #1
 8008166:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008170:	2300      	movs	r3, #0
}
 8008172:	4618      	mov	r0, r3
 8008174:	370c      	adds	r7, #12
 8008176:	46bd      	mov	sp, r7
 8008178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817c:	4770      	bx	lr

0800817e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800817e:	b580      	push	{r7, lr}
 8008180:	b084      	sub	sp, #16
 8008182:	af00      	add	r7, sp, #0
 8008184:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	68db      	ldr	r3, [r3, #12]
 800818c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008196:	68bb      	ldr	r3, [r7, #8]
 8008198:	f003 0302 	and.w	r3, r3, #2
 800819c:	2b00      	cmp	r3, #0
 800819e:	d020      	beq.n	80081e2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f003 0302 	and.w	r3, r3, #2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d01b      	beq.n	80081e2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f06f 0202 	mvn.w	r2, #2
 80081b2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	699b      	ldr	r3, [r3, #24]
 80081c0:	f003 0303 	and.w	r3, r3, #3
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d003      	beq.n	80081d0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 f999 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 80081ce:	e005      	b.n	80081dc <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 f98b 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f000 f99c 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	f003 0304 	and.w	r3, r3, #4
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d020      	beq.n	800822e <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d01b      	beq.n	800822e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f06f 0204 	mvn.w	r2, #4
 80081fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	2202      	movs	r2, #2
 8008204:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	699b      	ldr	r3, [r3, #24]
 800820c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008210:	2b00      	cmp	r3, #0
 8008212:	d003      	beq.n	800821c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 f973 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 800821a:	e005      	b.n	8008228 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 f965 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f976 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	f003 0308 	and.w	r3, r3, #8
 8008234:	2b00      	cmp	r3, #0
 8008236:	d020      	beq.n	800827a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	f003 0308 	and.w	r3, r3, #8
 800823e:	2b00      	cmp	r3, #0
 8008240:	d01b      	beq.n	800827a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f06f 0208 	mvn.w	r2, #8
 800824a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2204      	movs	r2, #4
 8008250:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	69db      	ldr	r3, [r3, #28]
 8008258:	f003 0303 	and.w	r3, r3, #3
 800825c:	2b00      	cmp	r3, #0
 800825e:	d003      	beq.n	8008268 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 f94d 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 8008266:	e005      	b.n	8008274 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 f93f 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f950 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2200      	movs	r2, #0
 8008278:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	f003 0310 	and.w	r3, r3, #16
 8008280:	2b00      	cmp	r3, #0
 8008282:	d020      	beq.n	80082c6 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	f003 0310 	and.w	r3, r3, #16
 800828a:	2b00      	cmp	r3, #0
 800828c:	d01b      	beq.n	80082c6 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f06f 0210 	mvn.w	r2, #16
 8008296:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2208      	movs	r2, #8
 800829c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	69db      	ldr	r3, [r3, #28]
 80082a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d003      	beq.n	80082b4 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 f927 	bl	8008500 <HAL_TIM_IC_CaptureCallback>
 80082b2:	e005      	b.n	80082c0 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 f919 	bl	80084ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 f92a 	bl	8008514 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80082c6:	68bb      	ldr	r3, [r7, #8]
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00c      	beq.n	80082ea <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f003 0301 	and.w	r3, r3, #1
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d007      	beq.n	80082ea <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f06f 0201 	mvn.w	r2, #1
 80082e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f7f9 fe21 	bl	8001f2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00c      	beq.n	800830e <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d007      	beq.n	800830e <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f000 fab5 	bl	8008878 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00c      	beq.n	8008332 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800831e:	2b00      	cmp	r3, #0
 8008320:	d007      	beq.n	8008332 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800832a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f8fb 	bl	8008528 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	f003 0320 	and.w	r3, r3, #32
 8008338:	2b00      	cmp	r3, #0
 800833a:	d00c      	beq.n	8008356 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f003 0320 	and.w	r3, r3, #32
 8008342:	2b00      	cmp	r3, #0
 8008344:	d007      	beq.n	8008356 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f06f 0220 	mvn.w	r2, #32
 800834e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f000 fa87 	bl	8008864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008356:	bf00      	nop
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}

0800835e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800835e:	b580      	push	{r7, lr}
 8008360:	b084      	sub	sp, #16
 8008362:	af00      	add	r7, sp, #0
 8008364:	6078      	str	r0, [r7, #4]
 8008366:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008368:	2300      	movs	r3, #0
 800836a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008372:	2b01      	cmp	r3, #1
 8008374:	d101      	bne.n	800837a <HAL_TIM_ConfigClockSource+0x1c>
 8008376:	2302      	movs	r3, #2
 8008378:	e0b4      	b.n	80084e4 <HAL_TIM_ConfigClockSource+0x186>
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2201      	movs	r2, #1
 800837e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2202      	movs	r2, #2
 8008386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008398:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80083a0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	68ba      	ldr	r2, [r7, #8]
 80083a8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083b2:	d03e      	beq.n	8008432 <HAL_TIM_ConfigClockSource+0xd4>
 80083b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083b8:	f200 8087 	bhi.w	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083c0:	f000 8086 	beq.w	80084d0 <HAL_TIM_ConfigClockSource+0x172>
 80083c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083c8:	d87f      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083ca:	2b70      	cmp	r3, #112	@ 0x70
 80083cc:	d01a      	beq.n	8008404 <HAL_TIM_ConfigClockSource+0xa6>
 80083ce:	2b70      	cmp	r3, #112	@ 0x70
 80083d0:	d87b      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083d2:	2b60      	cmp	r3, #96	@ 0x60
 80083d4:	d050      	beq.n	8008478 <HAL_TIM_ConfigClockSource+0x11a>
 80083d6:	2b60      	cmp	r3, #96	@ 0x60
 80083d8:	d877      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083da:	2b50      	cmp	r3, #80	@ 0x50
 80083dc:	d03c      	beq.n	8008458 <HAL_TIM_ConfigClockSource+0xfa>
 80083de:	2b50      	cmp	r3, #80	@ 0x50
 80083e0:	d873      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083e2:	2b40      	cmp	r3, #64	@ 0x40
 80083e4:	d058      	beq.n	8008498 <HAL_TIM_ConfigClockSource+0x13a>
 80083e6:	2b40      	cmp	r3, #64	@ 0x40
 80083e8:	d86f      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083ea:	2b30      	cmp	r3, #48	@ 0x30
 80083ec:	d064      	beq.n	80084b8 <HAL_TIM_ConfigClockSource+0x15a>
 80083ee:	2b30      	cmp	r3, #48	@ 0x30
 80083f0:	d86b      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083f2:	2b20      	cmp	r3, #32
 80083f4:	d060      	beq.n	80084b8 <HAL_TIM_ConfigClockSource+0x15a>
 80083f6:	2b20      	cmp	r3, #32
 80083f8:	d867      	bhi.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d05c      	beq.n	80084b8 <HAL_TIM_ConfigClockSource+0x15a>
 80083fe:	2b10      	cmp	r3, #16
 8008400:	d05a      	beq.n	80084b8 <HAL_TIM_ConfigClockSource+0x15a>
 8008402:	e062      	b.n	80084ca <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008414:	f000 f998 	bl	8008748 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008426:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	68ba      	ldr	r2, [r7, #8]
 800842e:	609a      	str	r2, [r3, #8]
      break;
 8008430:	e04f      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800843a:	683b      	ldr	r3, [r7, #0]
 800843c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008442:	f000 f981 	bl	8008748 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689a      	ldr	r2, [r3, #8]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008454:	609a      	str	r2, [r3, #8]
      break;
 8008456:	e03c      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008464:	461a      	mov	r2, r3
 8008466:	f000 f8f5 	bl	8008654 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	2150      	movs	r1, #80	@ 0x50
 8008470:	4618      	mov	r0, r3
 8008472:	f000 f94e 	bl	8008712 <TIM_ITRx_SetConfig>
      break;
 8008476:	e02c      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008484:	461a      	mov	r2, r3
 8008486:	f000 f914 	bl	80086b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2160      	movs	r1, #96	@ 0x60
 8008490:	4618      	mov	r0, r3
 8008492:	f000 f93e 	bl	8008712 <TIM_ITRx_SetConfig>
      break;
 8008496:	e01c      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084a4:	461a      	mov	r2, r3
 80084a6:	f000 f8d5 	bl	8008654 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2140      	movs	r1, #64	@ 0x40
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 f92e 	bl	8008712 <TIM_ITRx_SetConfig>
      break;
 80084b6:	e00c      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681a      	ldr	r2, [r3, #0]
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4619      	mov	r1, r3
 80084c2:	4610      	mov	r0, r2
 80084c4:	f000 f925 	bl	8008712 <TIM_ITRx_SetConfig>
      break;
 80084c8:	e003      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80084ca:	2301      	movs	r3, #1
 80084cc:	73fb      	strb	r3, [r7, #15]
      break;
 80084ce:	e000      	b.n	80084d2 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80084d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2201      	movs	r2, #1
 80084d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b083      	sub	sp, #12
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084f4:	bf00      	nop
 80084f6:	370c      	adds	r7, #12
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008500:	b480      	push	{r7}
 8008502:	b083      	sub	sp, #12
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008508:	bf00      	nop
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008514:	b480      	push	{r7}
 8008516:	b083      	sub	sp, #12
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800851c:	bf00      	nop
 800851e:	370c      	adds	r7, #12
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800853c:	b480      	push	{r7}
 800853e:	b085      	sub	sp, #20
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	4a3a      	ldr	r2, [pc, #232]	@ (8008638 <TIM_Base_SetConfig+0xfc>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d00f      	beq.n	8008574 <TIM_Base_SetConfig+0x38>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800855a:	d00b      	beq.n	8008574 <TIM_Base_SetConfig+0x38>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a37      	ldr	r2, [pc, #220]	@ (800863c <TIM_Base_SetConfig+0x100>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d007      	beq.n	8008574 <TIM_Base_SetConfig+0x38>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a36      	ldr	r2, [pc, #216]	@ (8008640 <TIM_Base_SetConfig+0x104>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d003      	beq.n	8008574 <TIM_Base_SetConfig+0x38>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a35      	ldr	r2, [pc, #212]	@ (8008644 <TIM_Base_SetConfig+0x108>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d108      	bne.n	8008586 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800857a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	4313      	orrs	r3, r2
 8008584:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a2b      	ldr	r2, [pc, #172]	@ (8008638 <TIM_Base_SetConfig+0xfc>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d01b      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008594:	d017      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a28      	ldr	r2, [pc, #160]	@ (800863c <TIM_Base_SetConfig+0x100>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d013      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a27      	ldr	r2, [pc, #156]	@ (8008640 <TIM_Base_SetConfig+0x104>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d00f      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a26      	ldr	r2, [pc, #152]	@ (8008644 <TIM_Base_SetConfig+0x108>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d00b      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a25      	ldr	r2, [pc, #148]	@ (8008648 <TIM_Base_SetConfig+0x10c>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d007      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a24      	ldr	r2, [pc, #144]	@ (800864c <TIM_Base_SetConfig+0x110>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d003      	beq.n	80085c6 <TIM_Base_SetConfig+0x8a>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a23      	ldr	r2, [pc, #140]	@ (8008650 <TIM_Base_SetConfig+0x114>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d108      	bne.n	80085d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	68db      	ldr	r3, [r3, #12]
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	695b      	ldr	r3, [r3, #20]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	68fa      	ldr	r2, [r7, #12]
 80085ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	689a      	ldr	r2, [r3, #8]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a0e      	ldr	r2, [pc, #56]	@ (8008638 <TIM_Base_SetConfig+0xfc>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d103      	bne.n	800860c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	691a      	ldr	r2, [r3, #16]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2201      	movs	r2, #1
 8008610:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b01      	cmp	r3, #1
 800861c:	d105      	bne.n	800862a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	f023 0201 	bic.w	r2, r3, #1
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	611a      	str	r2, [r3, #16]
  }
}
 800862a:	bf00      	nop
 800862c:	3714      	adds	r7, #20
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr
 8008636:	bf00      	nop
 8008638:	40010000 	.word	0x40010000
 800863c:	40000400 	.word	0x40000400
 8008640:	40000800 	.word	0x40000800
 8008644:	40000c00 	.word	0x40000c00
 8008648:	40014000 	.word	0x40014000
 800864c:	40014400 	.word	0x40014400
 8008650:	40014800 	.word	0x40014800

08008654 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008654:	b480      	push	{r7}
 8008656:	b087      	sub	sp, #28
 8008658:	af00      	add	r7, sp, #0
 800865a:	60f8      	str	r0, [r7, #12]
 800865c:	60b9      	str	r1, [r7, #8]
 800865e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	6a1b      	ldr	r3, [r3, #32]
 8008664:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	f023 0201 	bic.w	r2, r3, #1
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	699b      	ldr	r3, [r3, #24]
 8008676:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800867e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	011b      	lsls	r3, r3, #4
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	4313      	orrs	r3, r2
 8008688:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	f023 030a 	bic.w	r3, r3, #10
 8008690:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008692:	697a      	ldr	r2, [r7, #20]
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	4313      	orrs	r3, r2
 8008698:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	693a      	ldr	r2, [r7, #16]
 800869e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	697a      	ldr	r2, [r7, #20]
 80086a4:	621a      	str	r2, [r3, #32]
}
 80086a6:	bf00      	nop
 80086a8:	371c      	adds	r7, #28
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr

080086b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086b2:	b480      	push	{r7}
 80086b4:	b087      	sub	sp, #28
 80086b6:	af00      	add	r7, sp, #0
 80086b8:	60f8      	str	r0, [r7, #12]
 80086ba:	60b9      	str	r1, [r7, #8]
 80086bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	6a1b      	ldr	r3, [r3, #32]
 80086c8:	f023 0210 	bic.w	r2, r3, #16
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	699b      	ldr	r3, [r3, #24]
 80086d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80086dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	031b      	lsls	r3, r3, #12
 80086e2:	693a      	ldr	r2, [r7, #16]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80086ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	011b      	lsls	r3, r3, #4
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	693a      	ldr	r2, [r7, #16]
 80086fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	697a      	ldr	r2, [r7, #20]
 8008704:	621a      	str	r2, [r3, #32]
}
 8008706:	bf00      	nop
 8008708:	371c      	adds	r7, #28
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr

08008712 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008712:	b480      	push	{r7}
 8008714:	b085      	sub	sp, #20
 8008716:	af00      	add	r7, sp, #0
 8008718:	6078      	str	r0, [r7, #4]
 800871a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008728:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	4313      	orrs	r3, r2
 8008730:	f043 0307 	orr.w	r3, r3, #7
 8008734:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	68fa      	ldr	r2, [r7, #12]
 800873a:	609a      	str	r2, [r3, #8]
}
 800873c:	bf00      	nop
 800873e:	3714      	adds	r7, #20
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008748:	b480      	push	{r7}
 800874a:	b087      	sub	sp, #28
 800874c:	af00      	add	r7, sp, #0
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
 8008754:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008762:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	021a      	lsls	r2, r3, #8
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	431a      	orrs	r2, r3
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	4313      	orrs	r3, r2
 8008770:	697a      	ldr	r2, [r7, #20]
 8008772:	4313      	orrs	r3, r2
 8008774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	697a      	ldr	r2, [r7, #20]
 800877a:	609a      	str	r2, [r3, #8]
}
 800877c:	bf00      	nop
 800877e:	371c      	adds	r7, #28
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008798:	2b01      	cmp	r3, #1
 800879a:	d101      	bne.n	80087a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800879c:	2302      	movs	r3, #2
 800879e:	e050      	b.n	8008842 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2202      	movs	r2, #2
 80087ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	4313      	orrs	r3, r2
 80087d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a1c      	ldr	r2, [pc, #112]	@ (8008850 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d018      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ec:	d013      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	4a18      	ldr	r2, [pc, #96]	@ (8008854 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d00e      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a16      	ldr	r2, [pc, #88]	@ (8008858 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d009      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4a15      	ldr	r2, [pc, #84]	@ (800885c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d004      	beq.n	8008816 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a13      	ldr	r2, [pc, #76]	@ (8008860 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d10c      	bne.n	8008830 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800881c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	4313      	orrs	r3, r2
 8008826:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	68ba      	ldr	r2, [r7, #8]
 800882e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	40010000 	.word	0x40010000
 8008854:	40000400 	.word	0x40000400
 8008858:	40000800 	.word	0x40000800
 800885c:	40000c00 	.word	0x40000c00
 8008860:	40014000 	.word	0x40014000

08008864 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800886c:	bf00      	nop
 800886e:	370c      	adds	r7, #12
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008878:	b480      	push	{r7}
 800887a:	b083      	sub	sp, #12
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008880:	bf00      	nop
 8008882:	370c      	adds	r7, #12
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr

0800888c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b082      	sub	sp, #8
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d101      	bne.n	800889e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800889a:	2301      	movs	r3, #1
 800889c:	e042      	b.n	8008924 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d106      	bne.n	80088b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2200      	movs	r2, #0
 80088ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f7f9 fcf0 	bl	8002298 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	2224      	movs	r2, #36	@ 0x24
 80088bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68da      	ldr	r2, [r3, #12]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80088ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80088d0:	6878      	ldr	r0, [r7, #4]
 80088d2:	f000 f973 	bl	8008bbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	691a      	ldr	r2, [r3, #16]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80088e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	695a      	ldr	r2, [r3, #20]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80088f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68da      	ldr	r2, [r3, #12]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008904:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2220      	movs	r2, #32
 8008910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2220      	movs	r2, #32
 8008918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3708      	adds	r7, #8
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b08a      	sub	sp, #40	@ 0x28
 8008930:	af02      	add	r7, sp, #8
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	603b      	str	r3, [r7, #0]
 8008938:	4613      	mov	r3, r2
 800893a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800893c:	2300      	movs	r3, #0
 800893e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008946:	b2db      	uxtb	r3, r3
 8008948:	2b20      	cmp	r3, #32
 800894a:	d175      	bne.n	8008a38 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800894c:	68bb      	ldr	r3, [r7, #8]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d002      	beq.n	8008958 <HAL_UART_Transmit+0x2c>
 8008952:	88fb      	ldrh	r3, [r7, #6]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d101      	bne.n	800895c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008958:	2301      	movs	r3, #1
 800895a:	e06e      	b.n	8008a3a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2200      	movs	r2, #0
 8008960:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	2221      	movs	r2, #33	@ 0x21
 8008966:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800896a:	f7fb fd6b 	bl	8004444 <HAL_GetTick>
 800896e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	88fa      	ldrh	r2, [r7, #6]
 8008974:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	88fa      	ldrh	r2, [r7, #6]
 800897a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	689b      	ldr	r3, [r3, #8]
 8008980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008984:	d108      	bne.n	8008998 <HAL_UART_Transmit+0x6c>
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	691b      	ldr	r3, [r3, #16]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d104      	bne.n	8008998 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800898e:	2300      	movs	r3, #0
 8008990:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	61bb      	str	r3, [r7, #24]
 8008996:	e003      	b.n	80089a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800899c:	2300      	movs	r3, #0
 800899e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80089a0:	e02e      	b.n	8008a00 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	2200      	movs	r2, #0
 80089aa:	2180      	movs	r1, #128	@ 0x80
 80089ac:	68f8      	ldr	r0, [r7, #12]
 80089ae:	f000 f848 	bl	8008a42 <UART_WaitOnFlagUntilTimeout>
 80089b2:	4603      	mov	r3, r0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d005      	beq.n	80089c4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2220      	movs	r2, #32
 80089bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e03a      	b.n	8008a3a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10b      	bne.n	80089e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80089ca:	69bb      	ldr	r3, [r7, #24]
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	461a      	mov	r2, r3
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	3302      	adds	r3, #2
 80089de:	61bb      	str	r3, [r7, #24]
 80089e0:	e007      	b.n	80089f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	781a      	ldrb	r2, [r3, #0]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80089ec:	69fb      	ldr	r3, [r7, #28]
 80089ee:	3301      	adds	r3, #1
 80089f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	3b01      	subs	r3, #1
 80089fa:	b29a      	uxth	r2, r3
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1cb      	bne.n	80089a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	2200      	movs	r2, #0
 8008a12:	2140      	movs	r1, #64	@ 0x40
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f000 f814 	bl	8008a42 <UART_WaitOnFlagUntilTimeout>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d005      	beq.n	8008a2c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2220      	movs	r2, #32
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	e006      	b.n	8008a3a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	2220      	movs	r2, #32
 8008a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008a34:	2300      	movs	r3, #0
 8008a36:	e000      	b.n	8008a3a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008a38:	2302      	movs	r3, #2
  }
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3720      	adds	r7, #32
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008a42:	b580      	push	{r7, lr}
 8008a44:	b086      	sub	sp, #24
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	60f8      	str	r0, [r7, #12]
 8008a4a:	60b9      	str	r1, [r7, #8]
 8008a4c:	603b      	str	r3, [r7, #0]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a52:	e03b      	b.n	8008acc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a54:	6a3b      	ldr	r3, [r7, #32]
 8008a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a5a:	d037      	beq.n	8008acc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a5c:	f7fb fcf2 	bl	8004444 <HAL_GetTick>
 8008a60:	4602      	mov	r2, r0
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	6a3a      	ldr	r2, [r7, #32]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d302      	bcc.n	8008a72 <UART_WaitOnFlagUntilTimeout+0x30>
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d101      	bne.n	8008a76 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008a72:	2303      	movs	r3, #3
 8008a74:	e03a      	b.n	8008aec <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	f003 0304 	and.w	r3, r3, #4
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d023      	beq.n	8008acc <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	2b80      	cmp	r3, #128	@ 0x80
 8008a88:	d020      	beq.n	8008acc <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	2b40      	cmp	r3, #64	@ 0x40
 8008a8e:	d01d      	beq.n	8008acc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 0308 	and.w	r3, r3, #8
 8008a9a:	2b08      	cmp	r3, #8
 8008a9c:	d116      	bne.n	8008acc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	617b      	str	r3, [r7, #20]
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	617b      	str	r3, [r7, #20]
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	617b      	str	r3, [r7, #20]
 8008ab2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ab4:	68f8      	ldr	r0, [r7, #12]
 8008ab6:	f000 f81d 	bl	8008af4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2208      	movs	r2, #8
 8008abe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008ac8:	2301      	movs	r3, #1
 8008aca:	e00f      	b.n	8008aec <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	4013      	ands	r3, r2
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	bf0c      	ite	eq
 8008adc:	2301      	moveq	r3, #1
 8008ade:	2300      	movne	r3, #0
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	79fb      	ldrb	r3, [r7, #7]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d0b4      	beq.n	8008a54 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3718      	adds	r7, #24
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b095      	sub	sp, #84	@ 0x54
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	330c      	adds	r3, #12
 8008b02:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b06:	e853 3f00 	ldrex	r3, [r3]
 8008b0a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	330c      	adds	r3, #12
 8008b1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008b1c:	643a      	str	r2, [r7, #64]	@ 0x40
 8008b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b22:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e5      	bne.n	8008afc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	3314      	adds	r3, #20
 8008b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b38:	6a3b      	ldr	r3, [r7, #32]
 8008b3a:	e853 3f00 	ldrex	r3, [r3]
 8008b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	f023 0301 	bic.w	r3, r3, #1
 8008b46:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3314      	adds	r3, #20
 8008b4e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b50:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b58:	e841 2300 	strex	r3, r2, [r1]
 8008b5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e5      	bne.n	8008b30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d119      	bne.n	8008ba0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	330c      	adds	r3, #12
 8008b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	e853 3f00 	ldrex	r3, [r3]
 8008b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	f023 0310 	bic.w	r3, r3, #16
 8008b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	330c      	adds	r3, #12
 8008b8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b8c:	61ba      	str	r2, [r7, #24]
 8008b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b90:	6979      	ldr	r1, [r7, #20]
 8008b92:	69ba      	ldr	r2, [r7, #24]
 8008b94:	e841 2300 	strex	r3, r2, [r1]
 8008b98:	613b      	str	r3, [r7, #16]
   return(result);
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d1e5      	bne.n	8008b6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2220      	movs	r2, #32
 8008ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008bae:	bf00      	nop
 8008bb0:	3754      	adds	r7, #84	@ 0x54
 8008bb2:	46bd      	mov	sp, r7
 8008bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb8:	4770      	bx	lr
	...

08008bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008bc0:	b0c0      	sub	sp, #256	@ 0x100
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	691b      	ldr	r3, [r3, #16]
 8008bd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bd8:	68d9      	ldr	r1, [r3, #12]
 8008bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	ea40 0301 	orr.w	r3, r0, r1
 8008be4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bea:	689a      	ldr	r2, [r3, #8]
 8008bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf0:	691b      	ldr	r3, [r3, #16]
 8008bf2:	431a      	orrs	r2, r3
 8008bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	431a      	orrs	r2, r3
 8008bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c00:	69db      	ldr	r3, [r3, #28]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	68db      	ldr	r3, [r3, #12]
 8008c10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008c14:	f021 010c 	bic.w	r1, r1, #12
 8008c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008c22:	430b      	orrs	r3, r1
 8008c24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c36:	6999      	ldr	r1, [r3, #24]
 8008c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	ea40 0301 	orr.w	r3, r0, r1
 8008c42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c48:	681a      	ldr	r2, [r3, #0]
 8008c4a:	4b8f      	ldr	r3, [pc, #572]	@ (8008e88 <UART_SetConfig+0x2cc>)
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d005      	beq.n	8008c5c <UART_SetConfig+0xa0>
 8008c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	4b8d      	ldr	r3, [pc, #564]	@ (8008e8c <UART_SetConfig+0x2d0>)
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d104      	bne.n	8008c66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c5c:	f7fe f90e 	bl	8006e7c <HAL_RCC_GetPCLK2Freq>
 8008c60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008c64:	e003      	b.n	8008c6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c66:	f7fe f8f5 	bl	8006e54 <HAL_RCC_GetPCLK1Freq>
 8008c6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c72:	69db      	ldr	r3, [r3, #28]
 8008c74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008c78:	f040 810c 	bne.w	8008e94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c80:	2200      	movs	r2, #0
 8008c82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008c86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008c8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008c8e:	4622      	mov	r2, r4
 8008c90:	462b      	mov	r3, r5
 8008c92:	1891      	adds	r1, r2, r2
 8008c94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008c96:	415b      	adcs	r3, r3
 8008c98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	eb12 0801 	adds.w	r8, r2, r1
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	eb43 0901 	adc.w	r9, r3, r1
 8008caa:	f04f 0200 	mov.w	r2, #0
 8008cae:	f04f 0300 	mov.w	r3, #0
 8008cb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008cb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008cba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008cbe:	4690      	mov	r8, r2
 8008cc0:	4699      	mov	r9, r3
 8008cc2:	4623      	mov	r3, r4
 8008cc4:	eb18 0303 	adds.w	r3, r8, r3
 8008cc8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ccc:	462b      	mov	r3, r5
 8008cce:	eb49 0303 	adc.w	r3, r9, r3
 8008cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008ce2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008ce6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008cea:	460b      	mov	r3, r1
 8008cec:	18db      	adds	r3, r3, r3
 8008cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8008cf0:	4613      	mov	r3, r2
 8008cf2:	eb42 0303 	adc.w	r3, r2, r3
 8008cf6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008cf8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008cfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008d00:	f7f7 ff54 	bl	8000bac <__aeabi_uldivmod>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	4b61      	ldr	r3, [pc, #388]	@ (8008e90 <UART_SetConfig+0x2d4>)
 8008d0a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d0e:	095b      	lsrs	r3, r3, #5
 8008d10:	011c      	lsls	r4, r3, #4
 8008d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d16:	2200      	movs	r2, #0
 8008d18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008d1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008d20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008d24:	4642      	mov	r2, r8
 8008d26:	464b      	mov	r3, r9
 8008d28:	1891      	adds	r1, r2, r2
 8008d2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008d2c:	415b      	adcs	r3, r3
 8008d2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008d34:	4641      	mov	r1, r8
 8008d36:	eb12 0a01 	adds.w	sl, r2, r1
 8008d3a:	4649      	mov	r1, r9
 8008d3c:	eb43 0b01 	adc.w	fp, r3, r1
 8008d40:	f04f 0200 	mov.w	r2, #0
 8008d44:	f04f 0300 	mov.w	r3, #0
 8008d48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008d4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d54:	4692      	mov	sl, r2
 8008d56:	469b      	mov	fp, r3
 8008d58:	4643      	mov	r3, r8
 8008d5a:	eb1a 0303 	adds.w	r3, sl, r3
 8008d5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d62:	464b      	mov	r3, r9
 8008d64:	eb4b 0303 	adc.w	r3, fp, r3
 8008d68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d70:	685b      	ldr	r3, [r3, #4]
 8008d72:	2200      	movs	r2, #0
 8008d74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008d7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008d80:	460b      	mov	r3, r1
 8008d82:	18db      	adds	r3, r3, r3
 8008d84:	643b      	str	r3, [r7, #64]	@ 0x40
 8008d86:	4613      	mov	r3, r2
 8008d88:	eb42 0303 	adc.w	r3, r2, r3
 8008d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008d92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008d96:	f7f7 ff09 	bl	8000bac <__aeabi_uldivmod>
 8008d9a:	4602      	mov	r2, r0
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	4611      	mov	r1, r2
 8008da0:	4b3b      	ldr	r3, [pc, #236]	@ (8008e90 <UART_SetConfig+0x2d4>)
 8008da2:	fba3 2301 	umull	r2, r3, r3, r1
 8008da6:	095b      	lsrs	r3, r3, #5
 8008da8:	2264      	movs	r2, #100	@ 0x64
 8008daa:	fb02 f303 	mul.w	r3, r2, r3
 8008dae:	1acb      	subs	r3, r1, r3
 8008db0:	00db      	lsls	r3, r3, #3
 8008db2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008db6:	4b36      	ldr	r3, [pc, #216]	@ (8008e90 <UART_SetConfig+0x2d4>)
 8008db8:	fba3 2302 	umull	r2, r3, r3, r2
 8008dbc:	095b      	lsrs	r3, r3, #5
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008dc4:	441c      	add	r4, r3
 8008dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dca:	2200      	movs	r2, #0
 8008dcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008dd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008dd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008dd8:	4642      	mov	r2, r8
 8008dda:	464b      	mov	r3, r9
 8008ddc:	1891      	adds	r1, r2, r2
 8008dde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008de0:	415b      	adcs	r3, r3
 8008de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008de4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008de8:	4641      	mov	r1, r8
 8008dea:	1851      	adds	r1, r2, r1
 8008dec:	6339      	str	r1, [r7, #48]	@ 0x30
 8008dee:	4649      	mov	r1, r9
 8008df0:	414b      	adcs	r3, r1
 8008df2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008df4:	f04f 0200 	mov.w	r2, #0
 8008df8:	f04f 0300 	mov.w	r3, #0
 8008dfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008e00:	4659      	mov	r1, fp
 8008e02:	00cb      	lsls	r3, r1, #3
 8008e04:	4651      	mov	r1, sl
 8008e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e0a:	4651      	mov	r1, sl
 8008e0c:	00ca      	lsls	r2, r1, #3
 8008e0e:	4610      	mov	r0, r2
 8008e10:	4619      	mov	r1, r3
 8008e12:	4603      	mov	r3, r0
 8008e14:	4642      	mov	r2, r8
 8008e16:	189b      	adds	r3, r3, r2
 8008e18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e1c:	464b      	mov	r3, r9
 8008e1e:	460a      	mov	r2, r1
 8008e20:	eb42 0303 	adc.w	r3, r2, r3
 8008e24:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e2c:	685b      	ldr	r3, [r3, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008e34:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008e38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008e3c:	460b      	mov	r3, r1
 8008e3e:	18db      	adds	r3, r3, r3
 8008e40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e42:	4613      	mov	r3, r2
 8008e44:	eb42 0303 	adc.w	r3, r2, r3
 8008e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008e4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008e52:	f7f7 feab 	bl	8000bac <__aeabi_uldivmod>
 8008e56:	4602      	mov	r2, r0
 8008e58:	460b      	mov	r3, r1
 8008e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e90 <UART_SetConfig+0x2d4>)
 8008e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e60:	095b      	lsrs	r3, r3, #5
 8008e62:	2164      	movs	r1, #100	@ 0x64
 8008e64:	fb01 f303 	mul.w	r3, r1, r3
 8008e68:	1ad3      	subs	r3, r2, r3
 8008e6a:	00db      	lsls	r3, r3, #3
 8008e6c:	3332      	adds	r3, #50	@ 0x32
 8008e6e:	4a08      	ldr	r2, [pc, #32]	@ (8008e90 <UART_SetConfig+0x2d4>)
 8008e70:	fba2 2303 	umull	r2, r3, r2, r3
 8008e74:	095b      	lsrs	r3, r3, #5
 8008e76:	f003 0207 	and.w	r2, r3, #7
 8008e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4422      	add	r2, r4
 8008e82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e84:	e106      	b.n	8009094 <UART_SetConfig+0x4d8>
 8008e86:	bf00      	nop
 8008e88:	40011000 	.word	0x40011000
 8008e8c:	40011400 	.word	0x40011400
 8008e90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e98:	2200      	movs	r2, #0
 8008e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008e9e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008ea2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008ea6:	4642      	mov	r2, r8
 8008ea8:	464b      	mov	r3, r9
 8008eaa:	1891      	adds	r1, r2, r2
 8008eac:	6239      	str	r1, [r7, #32]
 8008eae:	415b      	adcs	r3, r3
 8008eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008eb6:	4641      	mov	r1, r8
 8008eb8:	1854      	adds	r4, r2, r1
 8008eba:	4649      	mov	r1, r9
 8008ebc:	eb43 0501 	adc.w	r5, r3, r1
 8008ec0:	f04f 0200 	mov.w	r2, #0
 8008ec4:	f04f 0300 	mov.w	r3, #0
 8008ec8:	00eb      	lsls	r3, r5, #3
 8008eca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008ece:	00e2      	lsls	r2, r4, #3
 8008ed0:	4614      	mov	r4, r2
 8008ed2:	461d      	mov	r5, r3
 8008ed4:	4643      	mov	r3, r8
 8008ed6:	18e3      	adds	r3, r4, r3
 8008ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008edc:	464b      	mov	r3, r9
 8008ede:	eb45 0303 	adc.w	r3, r5, r3
 8008ee2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008ef2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ef6:	f04f 0200 	mov.w	r2, #0
 8008efa:	f04f 0300 	mov.w	r3, #0
 8008efe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008f02:	4629      	mov	r1, r5
 8008f04:	008b      	lsls	r3, r1, #2
 8008f06:	4621      	mov	r1, r4
 8008f08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f0c:	4621      	mov	r1, r4
 8008f0e:	008a      	lsls	r2, r1, #2
 8008f10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008f14:	f7f7 fe4a 	bl	8000bac <__aeabi_uldivmod>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	460b      	mov	r3, r1
 8008f1c:	4b60      	ldr	r3, [pc, #384]	@ (80090a0 <UART_SetConfig+0x4e4>)
 8008f1e:	fba3 2302 	umull	r2, r3, r3, r2
 8008f22:	095b      	lsrs	r3, r3, #5
 8008f24:	011c      	lsls	r4, r3, #4
 8008f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f30:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008f34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008f38:	4642      	mov	r2, r8
 8008f3a:	464b      	mov	r3, r9
 8008f3c:	1891      	adds	r1, r2, r2
 8008f3e:	61b9      	str	r1, [r7, #24]
 8008f40:	415b      	adcs	r3, r3
 8008f42:	61fb      	str	r3, [r7, #28]
 8008f44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008f48:	4641      	mov	r1, r8
 8008f4a:	1851      	adds	r1, r2, r1
 8008f4c:	6139      	str	r1, [r7, #16]
 8008f4e:	4649      	mov	r1, r9
 8008f50:	414b      	adcs	r3, r1
 8008f52:	617b      	str	r3, [r7, #20]
 8008f54:	f04f 0200 	mov.w	r2, #0
 8008f58:	f04f 0300 	mov.w	r3, #0
 8008f5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f60:	4659      	mov	r1, fp
 8008f62:	00cb      	lsls	r3, r1, #3
 8008f64:	4651      	mov	r1, sl
 8008f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f6a:	4651      	mov	r1, sl
 8008f6c:	00ca      	lsls	r2, r1, #3
 8008f6e:	4610      	mov	r0, r2
 8008f70:	4619      	mov	r1, r3
 8008f72:	4603      	mov	r3, r0
 8008f74:	4642      	mov	r2, r8
 8008f76:	189b      	adds	r3, r3, r2
 8008f78:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008f7c:	464b      	mov	r3, r9
 8008f7e:	460a      	mov	r2, r1
 8008f80:	eb42 0303 	adc.w	r3, r2, r3
 8008f84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008f92:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008f94:	f04f 0200 	mov.w	r2, #0
 8008f98:	f04f 0300 	mov.w	r3, #0
 8008f9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008fa0:	4649      	mov	r1, r9
 8008fa2:	008b      	lsls	r3, r1, #2
 8008fa4:	4641      	mov	r1, r8
 8008fa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008faa:	4641      	mov	r1, r8
 8008fac:	008a      	lsls	r2, r1, #2
 8008fae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008fb2:	f7f7 fdfb 	bl	8000bac <__aeabi_uldivmod>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4611      	mov	r1, r2
 8008fbc:	4b38      	ldr	r3, [pc, #224]	@ (80090a0 <UART_SetConfig+0x4e4>)
 8008fbe:	fba3 2301 	umull	r2, r3, r3, r1
 8008fc2:	095b      	lsrs	r3, r3, #5
 8008fc4:	2264      	movs	r2, #100	@ 0x64
 8008fc6:	fb02 f303 	mul.w	r3, r2, r3
 8008fca:	1acb      	subs	r3, r1, r3
 8008fcc:	011b      	lsls	r3, r3, #4
 8008fce:	3332      	adds	r3, #50	@ 0x32
 8008fd0:	4a33      	ldr	r2, [pc, #204]	@ (80090a0 <UART_SetConfig+0x4e4>)
 8008fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd6:	095b      	lsrs	r3, r3, #5
 8008fd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008fdc:	441c      	add	r4, r3
 8008fde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	673b      	str	r3, [r7, #112]	@ 0x70
 8008fe6:	677a      	str	r2, [r7, #116]	@ 0x74
 8008fe8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008fec:	4642      	mov	r2, r8
 8008fee:	464b      	mov	r3, r9
 8008ff0:	1891      	adds	r1, r2, r2
 8008ff2:	60b9      	str	r1, [r7, #8]
 8008ff4:	415b      	adcs	r3, r3
 8008ff6:	60fb      	str	r3, [r7, #12]
 8008ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008ffc:	4641      	mov	r1, r8
 8008ffe:	1851      	adds	r1, r2, r1
 8009000:	6039      	str	r1, [r7, #0]
 8009002:	4649      	mov	r1, r9
 8009004:	414b      	adcs	r3, r1
 8009006:	607b      	str	r3, [r7, #4]
 8009008:	f04f 0200 	mov.w	r2, #0
 800900c:	f04f 0300 	mov.w	r3, #0
 8009010:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009014:	4659      	mov	r1, fp
 8009016:	00cb      	lsls	r3, r1, #3
 8009018:	4651      	mov	r1, sl
 800901a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800901e:	4651      	mov	r1, sl
 8009020:	00ca      	lsls	r2, r1, #3
 8009022:	4610      	mov	r0, r2
 8009024:	4619      	mov	r1, r3
 8009026:	4603      	mov	r3, r0
 8009028:	4642      	mov	r2, r8
 800902a:	189b      	adds	r3, r3, r2
 800902c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800902e:	464b      	mov	r3, r9
 8009030:	460a      	mov	r2, r1
 8009032:	eb42 0303 	adc.w	r3, r2, r3
 8009036:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	2200      	movs	r2, #0
 8009040:	663b      	str	r3, [r7, #96]	@ 0x60
 8009042:	667a      	str	r2, [r7, #100]	@ 0x64
 8009044:	f04f 0200 	mov.w	r2, #0
 8009048:	f04f 0300 	mov.w	r3, #0
 800904c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009050:	4649      	mov	r1, r9
 8009052:	008b      	lsls	r3, r1, #2
 8009054:	4641      	mov	r1, r8
 8009056:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800905a:	4641      	mov	r1, r8
 800905c:	008a      	lsls	r2, r1, #2
 800905e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009062:	f7f7 fda3 	bl	8000bac <__aeabi_uldivmod>
 8009066:	4602      	mov	r2, r0
 8009068:	460b      	mov	r3, r1
 800906a:	4b0d      	ldr	r3, [pc, #52]	@ (80090a0 <UART_SetConfig+0x4e4>)
 800906c:	fba3 1302 	umull	r1, r3, r3, r2
 8009070:	095b      	lsrs	r3, r3, #5
 8009072:	2164      	movs	r1, #100	@ 0x64
 8009074:	fb01 f303 	mul.w	r3, r1, r3
 8009078:	1ad3      	subs	r3, r2, r3
 800907a:	011b      	lsls	r3, r3, #4
 800907c:	3332      	adds	r3, #50	@ 0x32
 800907e:	4a08      	ldr	r2, [pc, #32]	@ (80090a0 <UART_SetConfig+0x4e4>)
 8009080:	fba2 2303 	umull	r2, r3, r2, r3
 8009084:	095b      	lsrs	r3, r3, #5
 8009086:	f003 020f 	and.w	r2, r3, #15
 800908a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	4422      	add	r2, r4
 8009092:	609a      	str	r2, [r3, #8]
}
 8009094:	bf00      	nop
 8009096:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800909a:	46bd      	mov	sp, r7
 800909c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090a0:	51eb851f 	.word	0x51eb851f

080090a4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80090a8:	4904      	ldr	r1, [pc, #16]	@ (80090bc <MX_FATFS_Init+0x18>)
 80090aa:	4805      	ldr	r0, [pc, #20]	@ (80090c0 <MX_FATFS_Init+0x1c>)
 80090ac:	f005 fd12 	bl	800ead4 <FATFS_LinkDriver>
 80090b0:	4603      	mov	r3, r0
 80090b2:	461a      	mov	r2, r3
 80090b4:	4b03      	ldr	r3, [pc, #12]	@ (80090c4 <MX_FATFS_Init+0x20>)
 80090b6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80090b8:	bf00      	nop
 80090ba:	bd80      	pop	{r7, pc}
 80090bc:	20002b6c 	.word	0x20002b6c
 80090c0:	2000001c 	.word	0x2000001c
 80090c4:	20002b68 	.word	0x20002b68

080090c8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80090c8:	b480      	push	{r7}
 80090ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80090cc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	46bd      	mov	sp, r7
 80090d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d6:	4770      	bx	lr

080090d8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	b082      	sub	sp, #8
 80090dc:	af00      	add	r7, sp, #0
 80090de:	4603      	mov	r3, r0
 80090e0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 80090e2:	79fb      	ldrb	r3, [r7, #7]
 80090e4:	4618      	mov	r0, r3
 80090e6:	f7f8 f893 	bl	8001210 <SD_disk_initialize>
 80090ea:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}

080090f4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	4603      	mov	r3, r0
 80090fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 80090fe:	79fb      	ldrb	r3, [r7, #7]
 8009100:	4618      	mov	r0, r3
 8009102:	f7f8 f96f 	bl	80013e4 <SD_disk_status>
 8009106:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009108:	4618      	mov	r0, r3
 800910a:	3708      	adds	r7, #8
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}

08009110 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b084      	sub	sp, #16
 8009114:	af00      	add	r7, sp, #0
 8009116:	60b9      	str	r1, [r7, #8]
 8009118:	607a      	str	r2, [r7, #4]
 800911a:	603b      	str	r3, [r7, #0]
 800911c:	4603      	mov	r3, r0
 800911e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 8009120:	7bf8      	ldrb	r0, [r7, #15]
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	68b9      	ldr	r1, [r7, #8]
 8009128:	f7f8 f972 	bl	8001410 <SD_disk_read>
 800912c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800912e:	4618      	mov	r0, r3
 8009130:	3710      	adds	r7, #16
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b084      	sub	sp, #16
 800913a:	af00      	add	r7, sp, #0
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
 8009140:	603b      	str	r3, [r7, #0]
 8009142:	4603      	mov	r3, r0
 8009144:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8009146:	7bf8      	ldrb	r0, [r7, #15]
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	687a      	ldr	r2, [r7, #4]
 800914c:	68b9      	ldr	r1, [r7, #8]
 800914e:	f7f8 f9c9 	bl	80014e4 <SD_disk_write>
 8009152:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009154:	4618      	mov	r0, r3
 8009156:	3710      	adds	r7, #16
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}

0800915c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b082      	sub	sp, #8
 8009160:	af00      	add	r7, sp, #0
 8009162:	4603      	mov	r3, r0
 8009164:	603a      	str	r2, [r7, #0]
 8009166:	71fb      	strb	r3, [r7, #7]
 8009168:	460b      	mov	r3, r1
 800916a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 800916c:	79b9      	ldrb	r1, [r7, #6]
 800916e:	79fb      	ldrb	r3, [r7, #7]
 8009170:	683a      	ldr	r2, [r7, #0]
 8009172:	4618      	mov	r0, r3
 8009174:	f7f8 fa3a 	bl	80015ec <SD_disk_ioctl>
 8009178:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800917a:	4618      	mov	r0, r3
 800917c:	3708      	adds	r7, #8
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
	...

08009184 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
 800918a:	4603      	mov	r3, r0
 800918c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800918e:	79fb      	ldrb	r3, [r7, #7]
 8009190:	4a08      	ldr	r2, [pc, #32]	@ (80091b4 <disk_status+0x30>)
 8009192:	009b      	lsls	r3, r3, #2
 8009194:	4413      	add	r3, r2
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	79fa      	ldrb	r2, [r7, #7]
 800919c:	4905      	ldr	r1, [pc, #20]	@ (80091b4 <disk_status+0x30>)
 800919e:	440a      	add	r2, r1
 80091a0:	7a12      	ldrb	r2, [r2, #8]
 80091a2:	4610      	mov	r0, r2
 80091a4:	4798      	blx	r3
 80091a6:	4603      	mov	r3, r0
 80091a8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80091aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3710      	adds	r7, #16
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	20002b98 	.word	0x20002b98

080091b8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b084      	sub	sp, #16
 80091bc:	af00      	add	r7, sp, #0
 80091be:	4603      	mov	r3, r0
 80091c0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80091c2:	2300      	movs	r3, #0
 80091c4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80091c6:	79fb      	ldrb	r3, [r7, #7]
 80091c8:	4a0e      	ldr	r2, [pc, #56]	@ (8009204 <disk_initialize+0x4c>)
 80091ca:	5cd3      	ldrb	r3, [r2, r3]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d114      	bne.n	80091fa <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80091d0:	79fb      	ldrb	r3, [r7, #7]
 80091d2:	4a0c      	ldr	r2, [pc, #48]	@ (8009204 <disk_initialize+0x4c>)
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	4413      	add	r3, r2
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	79fa      	ldrb	r2, [r7, #7]
 80091de:	4909      	ldr	r1, [pc, #36]	@ (8009204 <disk_initialize+0x4c>)
 80091e0:	440a      	add	r2, r1
 80091e2:	7a12      	ldrb	r2, [r2, #8]
 80091e4:	4610      	mov	r0, r2
 80091e6:	4798      	blx	r3
 80091e8:	4603      	mov	r3, r0
 80091ea:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80091ec:	7bfb      	ldrb	r3, [r7, #15]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d103      	bne.n	80091fa <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80091f2:	79fb      	ldrb	r3, [r7, #7]
 80091f4:	4a03      	ldr	r2, [pc, #12]	@ (8009204 <disk_initialize+0x4c>)
 80091f6:	2101      	movs	r1, #1
 80091f8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80091fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80091fc:	4618      	mov	r0, r3
 80091fe:	3710      	adds	r7, #16
 8009200:	46bd      	mov	sp, r7
 8009202:	bd80      	pop	{r7, pc}
 8009204:	20002b98 	.word	0x20002b98

08009208 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009208:	b590      	push	{r4, r7, lr}
 800920a:	b087      	sub	sp, #28
 800920c:	af00      	add	r7, sp, #0
 800920e:	60b9      	str	r1, [r7, #8]
 8009210:	607a      	str	r2, [r7, #4]
 8009212:	603b      	str	r3, [r7, #0]
 8009214:	4603      	mov	r3, r0
 8009216:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009218:	7bfb      	ldrb	r3, [r7, #15]
 800921a:	4a0a      	ldr	r2, [pc, #40]	@ (8009244 <disk_read+0x3c>)
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	4413      	add	r3, r2
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	689c      	ldr	r4, [r3, #8]
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	4a07      	ldr	r2, [pc, #28]	@ (8009244 <disk_read+0x3c>)
 8009228:	4413      	add	r3, r2
 800922a:	7a18      	ldrb	r0, [r3, #8]
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	687a      	ldr	r2, [r7, #4]
 8009230:	68b9      	ldr	r1, [r7, #8]
 8009232:	47a0      	blx	r4
 8009234:	4603      	mov	r3, r0
 8009236:	75fb      	strb	r3, [r7, #23]
  return res;
 8009238:	7dfb      	ldrb	r3, [r7, #23]
}
 800923a:	4618      	mov	r0, r3
 800923c:	371c      	adds	r7, #28
 800923e:	46bd      	mov	sp, r7
 8009240:	bd90      	pop	{r4, r7, pc}
 8009242:	bf00      	nop
 8009244:	20002b98 	.word	0x20002b98

08009248 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009248:	b590      	push	{r4, r7, lr}
 800924a:	b087      	sub	sp, #28
 800924c:	af00      	add	r7, sp, #0
 800924e:	60b9      	str	r1, [r7, #8]
 8009250:	607a      	str	r2, [r7, #4]
 8009252:	603b      	str	r3, [r7, #0]
 8009254:	4603      	mov	r3, r0
 8009256:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009258:	7bfb      	ldrb	r3, [r7, #15]
 800925a:	4a0a      	ldr	r2, [pc, #40]	@ (8009284 <disk_write+0x3c>)
 800925c:	009b      	lsls	r3, r3, #2
 800925e:	4413      	add	r3, r2
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	68dc      	ldr	r4, [r3, #12]
 8009264:	7bfb      	ldrb	r3, [r7, #15]
 8009266:	4a07      	ldr	r2, [pc, #28]	@ (8009284 <disk_write+0x3c>)
 8009268:	4413      	add	r3, r2
 800926a:	7a18      	ldrb	r0, [r3, #8]
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	68b9      	ldr	r1, [r7, #8]
 8009272:	47a0      	blx	r4
 8009274:	4603      	mov	r3, r0
 8009276:	75fb      	strb	r3, [r7, #23]
  return res;
 8009278:	7dfb      	ldrb	r3, [r7, #23]
}
 800927a:	4618      	mov	r0, r3
 800927c:	371c      	adds	r7, #28
 800927e:	46bd      	mov	sp, r7
 8009280:	bd90      	pop	{r4, r7, pc}
 8009282:	bf00      	nop
 8009284:	20002b98 	.word	0x20002b98

08009288 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	4603      	mov	r3, r0
 8009290:	603a      	str	r2, [r7, #0]
 8009292:	71fb      	strb	r3, [r7, #7]
 8009294:	460b      	mov	r3, r1
 8009296:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009298:	79fb      	ldrb	r3, [r7, #7]
 800929a:	4a09      	ldr	r2, [pc, #36]	@ (80092c0 <disk_ioctl+0x38>)
 800929c:	009b      	lsls	r3, r3, #2
 800929e:	4413      	add	r3, r2
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	691b      	ldr	r3, [r3, #16]
 80092a4:	79fa      	ldrb	r2, [r7, #7]
 80092a6:	4906      	ldr	r1, [pc, #24]	@ (80092c0 <disk_ioctl+0x38>)
 80092a8:	440a      	add	r2, r1
 80092aa:	7a10      	ldrb	r0, [r2, #8]
 80092ac:	79b9      	ldrb	r1, [r7, #6]
 80092ae:	683a      	ldr	r2, [r7, #0]
 80092b0:	4798      	blx	r3
 80092b2:	4603      	mov	r3, r0
 80092b4:	73fb      	strb	r3, [r7, #15]
  return res;
 80092b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3710      	adds	r7, #16
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	20002b98 	.word	0x20002b98

080092c4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	3301      	adds	r3, #1
 80092d0:	781b      	ldrb	r3, [r3, #0]
 80092d2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80092d4:	89fb      	ldrh	r3, [r7, #14]
 80092d6:	021b      	lsls	r3, r3, #8
 80092d8:	b21a      	sxth	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	b21b      	sxth	r3, r3
 80092e0:	4313      	orrs	r3, r2
 80092e2:	b21b      	sxth	r3, r3
 80092e4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80092e6:	89fb      	ldrh	r3, [r7, #14]
}
 80092e8:	4618      	mov	r0, r3
 80092ea:	3714      	adds	r7, #20
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80092f4:	b480      	push	{r7}
 80092f6:	b085      	sub	sp, #20
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	3303      	adds	r3, #3
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	021b      	lsls	r3, r3, #8
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	3202      	adds	r2, #2
 800930c:	7812      	ldrb	r2, [r2, #0]
 800930e:	4313      	orrs	r3, r2
 8009310:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	021b      	lsls	r3, r3, #8
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	3201      	adds	r2, #1
 800931a:	7812      	ldrb	r2, [r2, #0]
 800931c:	4313      	orrs	r3, r2
 800931e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	021b      	lsls	r3, r3, #8
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	7812      	ldrb	r2, [r2, #0]
 8009328:	4313      	orrs	r3, r2
 800932a:	60fb      	str	r3, [r7, #12]
	return rv;
 800932c:	68fb      	ldr	r3, [r7, #12]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3714      	adds	r7, #20
 8009332:	46bd      	mov	sp, r7
 8009334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009338:	4770      	bx	lr

0800933a <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800933a:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800933e:	b09d      	sub	sp, #116	@ 0x74
 8009340:	af00      	add	r7, sp, #0
 8009342:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 8009344:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009346:	3307      	adds	r3, #7
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2200      	movs	r2, #0
 800934e:	469a      	mov	sl, r3
 8009350:	4693      	mov	fp, r2
 8009352:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 8009356:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800935a:	f04f 0000 	mov.w	r0, #0
 800935e:	f04f 0100 	mov.w	r1, #0
 8009362:	0219      	lsls	r1, r3, #8
 8009364:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009368:	0210      	lsls	r0, r2, #8
 800936a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800936c:	3306      	adds	r3, #6
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	b2db      	uxtb	r3, r3
 8009372:	2200      	movs	r2, #0
 8009374:	461c      	mov	r4, r3
 8009376:	4615      	mov	r5, r2
 8009378:	ea40 0804 	orr.w	r8, r0, r4
 800937c:	ea41 0905 	orr.w	r9, r1, r5
 8009380:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 8009384:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009388:	f04f 0000 	mov.w	r0, #0
 800938c:	f04f 0100 	mov.w	r1, #0
 8009390:	0219      	lsls	r1, r3, #8
 8009392:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009396:	0210      	lsls	r0, r2, #8
 8009398:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800939a:	3305      	adds	r3, #5
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	2200      	movs	r2, #0
 80093a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80093a4:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80093a6:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80093aa:	4623      	mov	r3, r4
 80093ac:	4303      	orrs	r3, r0
 80093ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80093b0:	462b      	mov	r3, r5
 80093b2:	430b      	orrs	r3, r1
 80093b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80093b6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80093ba:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 80093be:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80093c2:	f04f 0000 	mov.w	r0, #0
 80093c6:	f04f 0100 	mov.w	r1, #0
 80093ca:	0219      	lsls	r1, r3, #8
 80093cc:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80093d0:	0210      	lsls	r0, r2, #8
 80093d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80093d4:	3304      	adds	r3, #4
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	b2db      	uxtb	r3, r3
 80093da:	2200      	movs	r2, #0
 80093dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80093de:	657a      	str	r2, [r7, #84]	@ 0x54
 80093e0:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80093e4:	4623      	mov	r3, r4
 80093e6:	4303      	orrs	r3, r0
 80093e8:	623b      	str	r3, [r7, #32]
 80093ea:	462b      	mov	r3, r5
 80093ec:	430b      	orrs	r3, r1
 80093ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80093f0:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80093f4:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 80093f8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 80093fc:	f04f 0000 	mov.w	r0, #0
 8009400:	f04f 0100 	mov.w	r1, #0
 8009404:	0219      	lsls	r1, r3, #8
 8009406:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800940a:	0210      	lsls	r0, r2, #8
 800940c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800940e:	3303      	adds	r3, #3
 8009410:	781b      	ldrb	r3, [r3, #0]
 8009412:	b2db      	uxtb	r3, r3
 8009414:	2200      	movs	r2, #0
 8009416:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009418:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800941a:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800941e:	4623      	mov	r3, r4
 8009420:	4303      	orrs	r3, r0
 8009422:	61bb      	str	r3, [r7, #24]
 8009424:	462b      	mov	r3, r5
 8009426:	430b      	orrs	r3, r1
 8009428:	61fb      	str	r3, [r7, #28]
 800942a:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800942e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 8009432:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009436:	f04f 0000 	mov.w	r0, #0
 800943a:	f04f 0100 	mov.w	r1, #0
 800943e:	0219      	lsls	r1, r3, #8
 8009440:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009444:	0210      	lsls	r0, r2, #8
 8009446:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009448:	3302      	adds	r3, #2
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	b2db      	uxtb	r3, r3
 800944e:	2200      	movs	r2, #0
 8009450:	643b      	str	r3, [r7, #64]	@ 0x40
 8009452:	647a      	str	r2, [r7, #68]	@ 0x44
 8009454:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8009458:	4623      	mov	r3, r4
 800945a:	4303      	orrs	r3, r0
 800945c:	613b      	str	r3, [r7, #16]
 800945e:	462b      	mov	r3, r5
 8009460:	430b      	orrs	r3, r1
 8009462:	617b      	str	r3, [r7, #20]
 8009464:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009468:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 800946c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009470:	f04f 0200 	mov.w	r2, #0
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	020b      	lsls	r3, r1, #8
 800947a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800947e:	0202      	lsls	r2, r0, #8
 8009480:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009482:	3101      	adds	r1, #1
 8009484:	7809      	ldrb	r1, [r1, #0]
 8009486:	b2c9      	uxtb	r1, r1
 8009488:	2000      	movs	r0, #0
 800948a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800948c:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800948e:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8009492:	4621      	mov	r1, r4
 8009494:	4311      	orrs	r1, r2
 8009496:	60b9      	str	r1, [r7, #8]
 8009498:	4629      	mov	r1, r5
 800949a:	4319      	orrs	r1, r3
 800949c:	60f9      	str	r1, [r7, #12]
 800949e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80094a2:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 80094a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80094aa:	f04f 0200 	mov.w	r2, #0
 80094ae:	f04f 0300 	mov.w	r3, #0
 80094b2:	020b      	lsls	r3, r1, #8
 80094b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80094b8:	0202      	lsls	r2, r0, #8
 80094ba:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80094bc:	7809      	ldrb	r1, [r1, #0]
 80094be:	b2c9      	uxtb	r1, r1
 80094c0:	2000      	movs	r0, #0
 80094c2:	6339      	str	r1, [r7, #48]	@ 0x30
 80094c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80094c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80094ca:	4621      	mov	r1, r4
 80094cc:	4311      	orrs	r1, r2
 80094ce:	6039      	str	r1, [r7, #0]
 80094d0:	4629      	mov	r1, r5
 80094d2:	4319      	orrs	r1, r3
 80094d4:	6079      	str	r1, [r7, #4]
 80094d6:	e9d7 3400 	ldrd	r3, r4, [r7]
 80094da:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 80094de:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 80094e2:	4610      	mov	r0, r2
 80094e4:	4619      	mov	r1, r3
 80094e6:	3774      	adds	r7, #116	@ 0x74
 80094e8:	46bd      	mov	sp, r7
 80094ea:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80094ee:	4770      	bx	lr

080094f0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80094f0:	b480      	push	{r7}
 80094f2:	b083      	sub	sp, #12
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	460b      	mov	r3, r1
 80094fa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	1c5a      	adds	r2, r3, #1
 8009500:	607a      	str	r2, [r7, #4]
 8009502:	887a      	ldrh	r2, [r7, #2]
 8009504:	b2d2      	uxtb	r2, r2
 8009506:	701a      	strb	r2, [r3, #0]
 8009508:	887b      	ldrh	r3, [r7, #2]
 800950a:	0a1b      	lsrs	r3, r3, #8
 800950c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	1c5a      	adds	r2, r3, #1
 8009512:	607a      	str	r2, [r7, #4]
 8009514:	887a      	ldrh	r2, [r7, #2]
 8009516:	b2d2      	uxtb	r2, r2
 8009518:	701a      	strb	r2, [r3, #0]
}
 800951a:	bf00      	nop
 800951c:	370c      	adds	r7, #12
 800951e:	46bd      	mov	sp, r7
 8009520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009524:	4770      	bx	lr

08009526 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009526:	b480      	push	{r7}
 8009528:	b083      	sub	sp, #12
 800952a:	af00      	add	r7, sp, #0
 800952c:	6078      	str	r0, [r7, #4]
 800952e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	1c5a      	adds	r2, r3, #1
 8009534:	607a      	str	r2, [r7, #4]
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	b2d2      	uxtb	r2, r2
 800953a:	701a      	strb	r2, [r3, #0]
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	0a1b      	lsrs	r3, r3, #8
 8009540:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	1c5a      	adds	r2, r3, #1
 8009546:	607a      	str	r2, [r7, #4]
 8009548:	683a      	ldr	r2, [r7, #0]
 800954a:	b2d2      	uxtb	r2, r2
 800954c:	701a      	strb	r2, [r3, #0]
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	0a1b      	lsrs	r3, r3, #8
 8009552:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	1c5a      	adds	r2, r3, #1
 8009558:	607a      	str	r2, [r7, #4]
 800955a:	683a      	ldr	r2, [r7, #0]
 800955c:	b2d2      	uxtb	r2, r2
 800955e:	701a      	strb	r2, [r3, #0]
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	0a1b      	lsrs	r3, r3, #8
 8009564:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	1c5a      	adds	r2, r3, #1
 800956a:	607a      	str	r2, [r7, #4]
 800956c:	683a      	ldr	r2, [r7, #0]
 800956e:	b2d2      	uxtb	r2, r2
 8009570:	701a      	strb	r2, [r3, #0]
}
 8009572:	bf00      	nop
 8009574:	370c      	adds	r7, #12
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr

0800957e <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800957e:	b480      	push	{r7}
 8009580:	b085      	sub	sp, #20
 8009582:	af00      	add	r7, sp, #0
 8009584:	60f8      	str	r0, [r7, #12]
 8009586:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	1c5a      	adds	r2, r3, #1
 800958e:	60fa      	str	r2, [r7, #12]
 8009590:	783a      	ldrb	r2, [r7, #0]
 8009592:	701a      	strb	r2, [r3, #0]
 8009594:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009598:	f04f 0200 	mov.w	r2, #0
 800959c:	f04f 0300 	mov.w	r3, #0
 80095a0:	0a02      	lsrs	r2, r0, #8
 80095a2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80095a6:	0a0b      	lsrs	r3, r1, #8
 80095a8:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	60fa      	str	r2, [r7, #12]
 80095b2:	783a      	ldrb	r2, [r7, #0]
 80095b4:	701a      	strb	r2, [r3, #0]
 80095b6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095ba:	f04f 0200 	mov.w	r2, #0
 80095be:	f04f 0300 	mov.w	r3, #0
 80095c2:	0a02      	lsrs	r2, r0, #8
 80095c4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80095c8:	0a0b      	lsrs	r3, r1, #8
 80095ca:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	1c5a      	adds	r2, r3, #1
 80095d2:	60fa      	str	r2, [r7, #12]
 80095d4:	783a      	ldrb	r2, [r7, #0]
 80095d6:	701a      	strb	r2, [r3, #0]
 80095d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095dc:	f04f 0200 	mov.w	r2, #0
 80095e0:	f04f 0300 	mov.w	r3, #0
 80095e4:	0a02      	lsrs	r2, r0, #8
 80095e6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80095ea:	0a0b      	lsrs	r3, r1, #8
 80095ec:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	1c5a      	adds	r2, r3, #1
 80095f4:	60fa      	str	r2, [r7, #12]
 80095f6:	783a      	ldrb	r2, [r7, #0]
 80095f8:	701a      	strb	r2, [r3, #0]
 80095fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095fe:	f04f 0200 	mov.w	r2, #0
 8009602:	f04f 0300 	mov.w	r3, #0
 8009606:	0a02      	lsrs	r2, r0, #8
 8009608:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800960c:	0a0b      	lsrs	r3, r1, #8
 800960e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	1c5a      	adds	r2, r3, #1
 8009616:	60fa      	str	r2, [r7, #12]
 8009618:	783a      	ldrb	r2, [r7, #0]
 800961a:	701a      	strb	r2, [r3, #0]
 800961c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009620:	f04f 0200 	mov.w	r2, #0
 8009624:	f04f 0300 	mov.w	r3, #0
 8009628:	0a02      	lsrs	r2, r0, #8
 800962a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800962e:	0a0b      	lsrs	r3, r1, #8
 8009630:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	1c5a      	adds	r2, r3, #1
 8009638:	60fa      	str	r2, [r7, #12]
 800963a:	783a      	ldrb	r2, [r7, #0]
 800963c:	701a      	strb	r2, [r3, #0]
 800963e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009642:	f04f 0200 	mov.w	r2, #0
 8009646:	f04f 0300 	mov.w	r3, #0
 800964a:	0a02      	lsrs	r2, r0, #8
 800964c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009650:	0a0b      	lsrs	r3, r1, #8
 8009652:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	1c5a      	adds	r2, r3, #1
 800965a:	60fa      	str	r2, [r7, #12]
 800965c:	783a      	ldrb	r2, [r7, #0]
 800965e:	701a      	strb	r2, [r3, #0]
 8009660:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009664:	f04f 0200 	mov.w	r2, #0
 8009668:	f04f 0300 	mov.w	r3, #0
 800966c:	0a02      	lsrs	r2, r0, #8
 800966e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8009672:	0a0b      	lsrs	r3, r1, #8
 8009674:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	1c5a      	adds	r2, r3, #1
 800967c:	60fa      	str	r2, [r7, #12]
 800967e:	783a      	ldrb	r2, [r7, #0]
 8009680:	701a      	strb	r2, [r3, #0]
}
 8009682:	bf00      	nop
 8009684:	3714      	adds	r7, #20
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr

0800968e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800968e:	b480      	push	{r7}
 8009690:	b087      	sub	sp, #28
 8009692:	af00      	add	r7, sp, #0
 8009694:	60f8      	str	r0, [r7, #12]
 8009696:	60b9      	str	r1, [r7, #8]
 8009698:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d00d      	beq.n	80096c4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80096a8:	693a      	ldr	r2, [r7, #16]
 80096aa:	1c53      	adds	r3, r2, #1
 80096ac:	613b      	str	r3, [r7, #16]
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	1c59      	adds	r1, r3, #1
 80096b2:	6179      	str	r1, [r7, #20]
 80096b4:	7812      	ldrb	r2, [r2, #0]
 80096b6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	3b01      	subs	r3, #1
 80096bc:	607b      	str	r3, [r7, #4]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d1f1      	bne.n	80096a8 <mem_cpy+0x1a>
	}
}
 80096c4:	bf00      	nop
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr

080096d0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80096d0:	b480      	push	{r7}
 80096d2:	b087      	sub	sp, #28
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	60f8      	str	r0, [r7, #12]
 80096d8:	60b9      	str	r1, [r7, #8]
 80096da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	617a      	str	r2, [r7, #20]
 80096e6:	68ba      	ldr	r2, [r7, #8]
 80096e8:	b2d2      	uxtb	r2, r2
 80096ea:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	607b      	str	r3, [r7, #4]
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1f3      	bne.n	80096e0 <mem_set+0x10>
}
 80096f8:	bf00      	nop
 80096fa:	bf00      	nop
 80096fc:	371c      	adds	r7, #28
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr

08009706 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009706:	b480      	push	{r7}
 8009708:	b089      	sub	sp, #36	@ 0x24
 800970a:	af00      	add	r7, sp, #0
 800970c:	60f8      	str	r0, [r7, #12]
 800970e:	60b9      	str	r1, [r7, #8]
 8009710:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	61fb      	str	r3, [r7, #28]
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800971a:	2300      	movs	r3, #0
 800971c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800971e:	69fb      	ldr	r3, [r7, #28]
 8009720:	1c5a      	adds	r2, r3, #1
 8009722:	61fa      	str	r2, [r7, #28]
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	4619      	mov	r1, r3
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	1c5a      	adds	r2, r3, #1
 800972c:	61ba      	str	r2, [r7, #24]
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	1acb      	subs	r3, r1, r3
 8009732:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	3b01      	subs	r3, #1
 8009738:	607b      	str	r3, [r7, #4]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d002      	beq.n	8009746 <mem_cmp+0x40>
 8009740:	697b      	ldr	r3, [r7, #20]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d0eb      	beq.n	800971e <mem_cmp+0x18>

	return r;
 8009746:	697b      	ldr	r3, [r7, #20]
}
 8009748:	4618      	mov	r0, r3
 800974a:	3724      	adds	r7, #36	@ 0x24
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009754:	b480      	push	{r7}
 8009756:	b083      	sub	sp, #12
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800975e:	e002      	b.n	8009766 <chk_chr+0x12>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	3301      	adds	r3, #1
 8009764:	607b      	str	r3, [r7, #4]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	781b      	ldrb	r3, [r3, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d005      	beq.n	800977a <chk_chr+0x26>
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	461a      	mov	r2, r3
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	4293      	cmp	r3, r2
 8009778:	d1f2      	bne.n	8009760 <chk_chr+0xc>
	return *str;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	781b      	ldrb	r3, [r3, #0]
}
 800977e:	4618      	mov	r0, r3
 8009780:	370c      	adds	r7, #12
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr

0800978a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800978a:	b580      	push	{r7, lr}
 800978c:	b082      	sub	sp, #8
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2b00      	cmp	r3, #0
 8009796:	d009      	beq.n	80097ac <lock_fs+0x22>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	4618      	mov	r0, r3
 800979e:	f005 fa9b 	bl	800ecd8 <ff_req_grant>
 80097a2:	4603      	mov	r3, r0
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d001      	beq.n	80097ac <lock_fs+0x22>
 80097a8:	2301      	movs	r3, #1
 80097aa:	e000      	b.n	80097ae <lock_fs+0x24>
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3708      	adds	r7, #8
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b082      	sub	sp, #8
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	460b      	mov	r3, r1
 80097c0:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d00d      	beq.n	80097e4 <unlock_fs+0x2e>
 80097c8:	78fb      	ldrb	r3, [r7, #3]
 80097ca:	2b0c      	cmp	r3, #12
 80097cc:	d00a      	beq.n	80097e4 <unlock_fs+0x2e>
 80097ce:	78fb      	ldrb	r3, [r7, #3]
 80097d0:	2b0b      	cmp	r3, #11
 80097d2:	d007      	beq.n	80097e4 <unlock_fs+0x2e>
 80097d4:	78fb      	ldrb	r3, [r7, #3]
 80097d6:	2b0f      	cmp	r3, #15
 80097d8:	d004      	beq.n	80097e4 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	699b      	ldr	r3, [r3, #24]
 80097de:	4618      	mov	r0, r3
 80097e0:	f005 fa8f 	bl	800ed02 <ff_rel_grant>
	}
}
 80097e4:	bf00      	nop
 80097e6:	3708      	adds	r7, #8
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b085      	sub	sp, #20
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80097f6:	2300      	movs	r3, #0
 80097f8:	60bb      	str	r3, [r7, #8]
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	60fb      	str	r3, [r7, #12]
 80097fe:	e029      	b.n	8009854 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009800:	4a27      	ldr	r2, [pc, #156]	@ (80098a0 <chk_lock+0xb4>)
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	011b      	lsls	r3, r3, #4
 8009806:	4413      	add	r3, r2
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d01d      	beq.n	800984a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800980e:	4a24      	ldr	r2, [pc, #144]	@ (80098a0 <chk_lock+0xb4>)
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	011b      	lsls	r3, r3, #4
 8009814:	4413      	add	r3, r2
 8009816:	681a      	ldr	r2, [r3, #0]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	429a      	cmp	r2, r3
 800981e:	d116      	bne.n	800984e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009820:	4a1f      	ldr	r2, [pc, #124]	@ (80098a0 <chk_lock+0xb4>)
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	011b      	lsls	r3, r3, #4
 8009826:	4413      	add	r3, r2
 8009828:	3304      	adds	r3, #4
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009830:	429a      	cmp	r2, r3
 8009832:	d10c      	bne.n	800984e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009834:	4a1a      	ldr	r2, [pc, #104]	@ (80098a0 <chk_lock+0xb4>)
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	011b      	lsls	r3, r3, #4
 800983a:	4413      	add	r3, r2
 800983c:	3308      	adds	r3, #8
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 8009844:	429a      	cmp	r2, r3
 8009846:	d102      	bne.n	800984e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009848:	e007      	b.n	800985a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800984a:	2301      	movs	r3, #1
 800984c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	3301      	adds	r3, #1
 8009852:	60fb      	str	r3, [r7, #12]
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	2b01      	cmp	r3, #1
 8009858:	d9d2      	bls.n	8009800 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	2b02      	cmp	r3, #2
 800985e:	d109      	bne.n	8009874 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d102      	bne.n	800986c <chk_lock+0x80>
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	2b02      	cmp	r3, #2
 800986a:	d101      	bne.n	8009870 <chk_lock+0x84>
 800986c:	2300      	movs	r3, #0
 800986e:	e010      	b.n	8009892 <chk_lock+0xa6>
 8009870:	2312      	movs	r3, #18
 8009872:	e00e      	b.n	8009892 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d108      	bne.n	800988c <chk_lock+0xa0>
 800987a:	4a09      	ldr	r2, [pc, #36]	@ (80098a0 <chk_lock+0xb4>)
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	011b      	lsls	r3, r3, #4
 8009880:	4413      	add	r3, r2
 8009882:	330c      	adds	r3, #12
 8009884:	881b      	ldrh	r3, [r3, #0]
 8009886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800988a:	d101      	bne.n	8009890 <chk_lock+0xa4>
 800988c:	2310      	movs	r3, #16
 800988e:	e000      	b.n	8009892 <chk_lock+0xa6>
 8009890:	2300      	movs	r3, #0
}
 8009892:	4618      	mov	r0, r3
 8009894:	3714      	adds	r7, #20
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
 800989e:	bf00      	nop
 80098a0:	20002b78 	.word	0x20002b78

080098a4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80098aa:	2300      	movs	r3, #0
 80098ac:	607b      	str	r3, [r7, #4]
 80098ae:	e002      	b.n	80098b6 <enq_lock+0x12>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	3301      	adds	r3, #1
 80098b4:	607b      	str	r3, [r7, #4]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b01      	cmp	r3, #1
 80098ba:	d806      	bhi.n	80098ca <enq_lock+0x26>
 80098bc:	4a09      	ldr	r2, [pc, #36]	@ (80098e4 <enq_lock+0x40>)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	011b      	lsls	r3, r3, #4
 80098c2:	4413      	add	r3, r2
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1f2      	bne.n	80098b0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2b02      	cmp	r3, #2
 80098ce:	bf14      	ite	ne
 80098d0:	2301      	movne	r3, #1
 80098d2:	2300      	moveq	r3, #0
 80098d4:	b2db      	uxtb	r3, r3
}
 80098d6:	4618      	mov	r0, r3
 80098d8:	370c      	adds	r7, #12
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	20002b78 	.word	0x20002b78

080098e8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b085      	sub	sp, #20
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80098f2:	2300      	movs	r3, #0
 80098f4:	60fb      	str	r3, [r7, #12]
 80098f6:	e01f      	b.n	8009938 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80098f8:	4a41      	ldr	r2, [pc, #260]	@ (8009a00 <inc_lock+0x118>)
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	011b      	lsls	r3, r3, #4
 80098fe:	4413      	add	r3, r2
 8009900:	681a      	ldr	r2, [r3, #0]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	429a      	cmp	r2, r3
 8009908:	d113      	bne.n	8009932 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800990a:	4a3d      	ldr	r2, [pc, #244]	@ (8009a00 <inc_lock+0x118>)
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	011b      	lsls	r3, r3, #4
 8009910:	4413      	add	r3, r2
 8009912:	3304      	adds	r3, #4
 8009914:	681a      	ldr	r2, [r3, #0]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800991a:	429a      	cmp	r2, r3
 800991c:	d109      	bne.n	8009932 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800991e:	4a38      	ldr	r2, [pc, #224]	@ (8009a00 <inc_lock+0x118>)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	011b      	lsls	r3, r3, #4
 8009924:	4413      	add	r3, r2
 8009926:	3308      	adds	r3, #8
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 800992e:	429a      	cmp	r2, r3
 8009930:	d006      	beq.n	8009940 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	3301      	adds	r3, #1
 8009936:	60fb      	str	r3, [r7, #12]
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2b01      	cmp	r3, #1
 800993c:	d9dc      	bls.n	80098f8 <inc_lock+0x10>
 800993e:	e000      	b.n	8009942 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009940:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2b02      	cmp	r3, #2
 8009946:	d132      	bne.n	80099ae <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009948:	2300      	movs	r3, #0
 800994a:	60fb      	str	r3, [r7, #12]
 800994c:	e002      	b.n	8009954 <inc_lock+0x6c>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	3301      	adds	r3, #1
 8009952:	60fb      	str	r3, [r7, #12]
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2b01      	cmp	r3, #1
 8009958:	d806      	bhi.n	8009968 <inc_lock+0x80>
 800995a:	4a29      	ldr	r2, [pc, #164]	@ (8009a00 <inc_lock+0x118>)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	011b      	lsls	r3, r3, #4
 8009960:	4413      	add	r3, r2
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1f2      	bne.n	800994e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2b02      	cmp	r3, #2
 800996c:	d101      	bne.n	8009972 <inc_lock+0x8a>
 800996e:	2300      	movs	r3, #0
 8009970:	e040      	b.n	80099f4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	4922      	ldr	r1, [pc, #136]	@ (8009a00 <inc_lock+0x118>)
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	011b      	lsls	r3, r3, #4
 800997c:	440b      	add	r3, r1
 800997e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	689a      	ldr	r2, [r3, #8]
 8009984:	491e      	ldr	r1, [pc, #120]	@ (8009a00 <inc_lock+0x118>)
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	011b      	lsls	r3, r3, #4
 800998a:	440b      	add	r3, r1
 800998c:	3304      	adds	r3, #4
 800998e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009994:	491a      	ldr	r1, [pc, #104]	@ (8009a00 <inc_lock+0x118>)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	011b      	lsls	r3, r3, #4
 800999a:	440b      	add	r3, r1
 800999c:	3308      	adds	r3, #8
 800999e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80099a0:	4a17      	ldr	r2, [pc, #92]	@ (8009a00 <inc_lock+0x118>)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	011b      	lsls	r3, r3, #4
 80099a6:	4413      	add	r3, r2
 80099a8:	330c      	adds	r3, #12
 80099aa:	2200      	movs	r2, #0
 80099ac:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d009      	beq.n	80099c8 <inc_lock+0xe0>
 80099b4:	4a12      	ldr	r2, [pc, #72]	@ (8009a00 <inc_lock+0x118>)
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	011b      	lsls	r3, r3, #4
 80099ba:	4413      	add	r3, r2
 80099bc:	330c      	adds	r3, #12
 80099be:	881b      	ldrh	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d001      	beq.n	80099c8 <inc_lock+0xe0>
 80099c4:	2300      	movs	r3, #0
 80099c6:	e015      	b.n	80099f4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d108      	bne.n	80099e0 <inc_lock+0xf8>
 80099ce:	4a0c      	ldr	r2, [pc, #48]	@ (8009a00 <inc_lock+0x118>)
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	011b      	lsls	r3, r3, #4
 80099d4:	4413      	add	r3, r2
 80099d6:	330c      	adds	r3, #12
 80099d8:	881b      	ldrh	r3, [r3, #0]
 80099da:	3301      	adds	r3, #1
 80099dc:	b29a      	uxth	r2, r3
 80099de:	e001      	b.n	80099e4 <inc_lock+0xfc>
 80099e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80099e4:	4906      	ldr	r1, [pc, #24]	@ (8009a00 <inc_lock+0x118>)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	011b      	lsls	r3, r3, #4
 80099ea:	440b      	add	r3, r1
 80099ec:	330c      	adds	r3, #12
 80099ee:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	3301      	adds	r3, #1
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3714      	adds	r7, #20
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	20002b78 	.word	0x20002b78

08009a04 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009a04:	b480      	push	{r7}
 8009a06:	b085      	sub	sp, #20
 8009a08:	af00      	add	r7, sp, #0
 8009a0a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	607b      	str	r3, [r7, #4]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d825      	bhi.n	8009a64 <dec_lock+0x60>
		n = Files[i].ctr;
 8009a18:	4a17      	ldr	r2, [pc, #92]	@ (8009a78 <dec_lock+0x74>)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	011b      	lsls	r3, r3, #4
 8009a1e:	4413      	add	r3, r2
 8009a20:	330c      	adds	r3, #12
 8009a22:	881b      	ldrh	r3, [r3, #0]
 8009a24:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009a26:	89fb      	ldrh	r3, [r7, #14]
 8009a28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009a2c:	d101      	bne.n	8009a32 <dec_lock+0x2e>
 8009a2e:	2300      	movs	r3, #0
 8009a30:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009a32:	89fb      	ldrh	r3, [r7, #14]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d002      	beq.n	8009a3e <dec_lock+0x3a>
 8009a38:	89fb      	ldrh	r3, [r7, #14]
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009a3e:	4a0e      	ldr	r2, [pc, #56]	@ (8009a78 <dec_lock+0x74>)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	011b      	lsls	r3, r3, #4
 8009a44:	4413      	add	r3, r2
 8009a46:	330c      	adds	r3, #12
 8009a48:	89fa      	ldrh	r2, [r7, #14]
 8009a4a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009a4c:	89fb      	ldrh	r3, [r7, #14]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d105      	bne.n	8009a5e <dec_lock+0x5a>
 8009a52:	4a09      	ldr	r2, [pc, #36]	@ (8009a78 <dec_lock+0x74>)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	011b      	lsls	r3, r3, #4
 8009a58:	4413      	add	r3, r2
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	737b      	strb	r3, [r7, #13]
 8009a62:	e001      	b.n	8009a68 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009a64:	2302      	movs	r3, #2
 8009a66:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009a68:	7b7b      	ldrb	r3, [r7, #13]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3714      	adds	r7, #20
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a74:	4770      	bx	lr
 8009a76:	bf00      	nop
 8009a78:	20002b78 	.word	0x20002b78

08009a7c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b085      	sub	sp, #20
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009a84:	2300      	movs	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]
 8009a88:	e010      	b.n	8009aac <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009a8a:	4a0d      	ldr	r2, [pc, #52]	@ (8009ac0 <clear_lock+0x44>)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	011b      	lsls	r3, r3, #4
 8009a90:	4413      	add	r3, r2
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	687a      	ldr	r2, [r7, #4]
 8009a96:	429a      	cmp	r2, r3
 8009a98:	d105      	bne.n	8009aa6 <clear_lock+0x2a>
 8009a9a:	4a09      	ldr	r2, [pc, #36]	@ (8009ac0 <clear_lock+0x44>)
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	011b      	lsls	r3, r3, #4
 8009aa0:	4413      	add	r3, r2
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	60fb      	str	r3, [r7, #12]
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	2b01      	cmp	r3, #1
 8009ab0:	d9eb      	bls.n	8009a8a <clear_lock+0xe>
	}
}
 8009ab2:	bf00      	nop
 8009ab4:	bf00      	nop
 8009ab6:	3714      	adds	r7, #20
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009abe:	4770      	bx	lr
 8009ac0:	20002b78 	.word	0x20002b78

08009ac4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009acc:	2300      	movs	r3, #0
 8009ace:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	78db      	ldrb	r3, [r3, #3]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d034      	beq.n	8009b42 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009adc:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	7858      	ldrb	r0, [r3, #1]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009ae8:	2301      	movs	r3, #1
 8009aea:	697a      	ldr	r2, [r7, #20]
 8009aec:	f7ff fbac 	bl	8009248 <disk_write>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d002      	beq.n	8009afc <sync_window+0x38>
			res = FR_DISK_ERR;
 8009af6:	2301      	movs	r3, #1
 8009af8:	73fb      	strb	r3, [r7, #15]
 8009afa:	e022      	b.n	8009b42 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	1ad2      	subs	r2, r2, r3
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d217      	bcs.n	8009b42 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	789b      	ldrb	r3, [r3, #2]
 8009b16:	613b      	str	r3, [r7, #16]
 8009b18:	e010      	b.n	8009b3c <sync_window+0x78>
					wsect += fs->fsize;
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b1e:	697a      	ldr	r2, [r7, #20]
 8009b20:	4413      	add	r3, r2
 8009b22:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	7858      	ldrb	r0, [r3, #1]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009b2e:	2301      	movs	r3, #1
 8009b30:	697a      	ldr	r2, [r7, #20]
 8009b32:	f7ff fb89 	bl	8009248 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	3b01      	subs	r3, #1
 8009b3a:	613b      	str	r3, [r7, #16]
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d8eb      	bhi.n	8009b1a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009b42:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3718      	adds	r7, #24
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
 8009b54:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009b56:	2300      	movs	r3, #0
 8009b58:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b5e:	683a      	ldr	r2, [r7, #0]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d01b      	beq.n	8009b9c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7ff ffad 	bl	8009ac4 <sync_window>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009b6e:	7bfb      	ldrb	r3, [r7, #15]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d113      	bne.n	8009b9c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	7858      	ldrb	r0, [r3, #1]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009b7e:	2301      	movs	r3, #1
 8009b80:	683a      	ldr	r2, [r7, #0]
 8009b82:	f7ff fb41 	bl	8009208 <disk_read>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d004      	beq.n	8009b96 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009b90:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009b92:	2301      	movs	r3, #1
 8009b94:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	683a      	ldr	r2, [r7, #0]
 8009b9a:	63da      	str	r2, [r3, #60]	@ 0x3c
		}
	}
	return res;
 8009b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	3710      	adds	r7, #16
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}
	...

08009ba8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f7ff ff87 	bl	8009ac4 <sync_window>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009bba:	7bfb      	ldrb	r3, [r7, #15]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d159      	bne.n	8009c74 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	781b      	ldrb	r3, [r3, #0]
 8009bc4:	2b03      	cmp	r3, #3
 8009bc6:	d149      	bne.n	8009c5c <sync_fs+0xb4>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	791b      	ldrb	r3, [r3, #4]
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d145      	bne.n	8009c5c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	899b      	ldrh	r3, [r3, #12]
 8009bda:	461a      	mov	r2, r3
 8009bdc:	2100      	movs	r1, #0
 8009bde:	f7ff fd77 	bl	80096d0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	3340      	adds	r3, #64	@ 0x40
 8009be6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009bea:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7ff fc7e 	bl	80094f0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	3340      	adds	r3, #64	@ 0x40
 8009bf8:	4921      	ldr	r1, [pc, #132]	@ (8009c80 <sync_fs+0xd8>)
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7ff fc93 	bl	8009526 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	3340      	adds	r3, #64	@ 0x40
 8009c04:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8009c08:	491e      	ldr	r1, [pc, #120]	@ (8009c84 <sync_fs+0xdc>)
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	f7ff fc8b 	bl	8009526 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	3340      	adds	r3, #64	@ 0x40
 8009c14:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6a1b      	ldr	r3, [r3, #32]
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	4610      	mov	r0, r2
 8009c20:	f7ff fc81 	bl	8009526 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	3340      	adds	r3, #64	@ 0x40
 8009c28:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	69db      	ldr	r3, [r3, #28]
 8009c30:	4619      	mov	r1, r3
 8009c32:	4610      	mov	r0, r2
 8009c34:	f7ff fc77 	bl	8009526 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3c:	1c5a      	adds	r2, r3, #1
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	63da      	str	r2, [r3, #60]	@ 0x3c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	7858      	ldrb	r0, [r3, #1]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c50:	2301      	movs	r3, #1
 8009c52:	f7ff faf9 	bl	8009248 <disk_write>
			fs->fsi_flag = 0;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	785b      	ldrb	r3, [r3, #1]
 8009c60:	2200      	movs	r2, #0
 8009c62:	2100      	movs	r1, #0
 8009c64:	4618      	mov	r0, r3
 8009c66:	f7ff fb0f 	bl	8009288 <disk_ioctl>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d001      	beq.n	8009c74 <sync_fs+0xcc>
 8009c70:	2301      	movs	r3, #1
 8009c72:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c76:	4618      	mov	r0, r3
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}
 8009c7e:	bf00      	nop
 8009c80:	41615252 	.word	0x41615252
 8009c84:	61417272 	.word	0x61417272

08009c88 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009c88:	b480      	push	{r7}
 8009c8a:	b083      	sub	sp, #12
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009c92:	683b      	ldr	r3, [r7, #0]
 8009c94:	3b02      	subs	r3, #2
 8009c96:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c9c:	3b02      	subs	r3, #2
 8009c9e:	683a      	ldr	r2, [r7, #0]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d301      	bcc.n	8009ca8 <clust2sect+0x20>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	e008      	b.n	8009cba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	895b      	ldrh	r3, [r3, #10]
 8009cac:	461a      	mov	r2, r3
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	fb03 f202 	mul.w	r2, r3, r2
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cb8:	4413      	add	r3, r2
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	370c      	adds	r7, #12
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc4:	4770      	bx	lr
	...

08009cc8 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009cc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009ccc:	b088      	sub	sp, #32
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
 8009cd2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	61bb      	str	r3, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d904      	bls.n	8009cea <get_fat+0x22>
 8009ce0:	69bb      	ldr	r3, [r7, #24]
 8009ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ce4:	683a      	ldr	r2, [r7, #0]
 8009ce6:	429a      	cmp	r2, r3
 8009ce8:	d302      	bcc.n	8009cf0 <get_fat+0x28>
		val = 1;	/* Internal error */
 8009cea:	2301      	movs	r3, #1
 8009cec:	61fb      	str	r3, [r7, #28]
 8009cee:	e139      	b.n	8009f64 <get_fat+0x29c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009cf0:	f04f 33ff 	mov.w	r3, #4294967295
 8009cf4:	61fb      	str	r3, [r7, #28]

		switch (fs->fs_type) {
 8009cf6:	69bb      	ldr	r3, [r7, #24]
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	3b01      	subs	r3, #1
 8009cfc:	2b03      	cmp	r3, #3
 8009cfe:	f200 8125 	bhi.w	8009f4c <get_fat+0x284>
 8009d02:	a201      	add	r2, pc, #4	@ (adr r2, 8009d08 <get_fat+0x40>)
 8009d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d08:	08009d19 	.word	0x08009d19
 8009d0c:	08009dc5 	.word	0x08009dc5
 8009d10:	08009e11 	.word	0x08009e11
 8009d14:	08009e61 	.word	0x08009e61
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	60fb      	str	r3, [r7, #12]
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	085b      	lsrs	r3, r3, #1
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4413      	add	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d2a:	69bb      	ldr	r3, [r7, #24]
 8009d2c:	899b      	ldrh	r3, [r3, #12]
 8009d2e:	4619      	mov	r1, r3
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	fbb3 f3f1 	udiv	r3, r3, r1
 8009d36:	4413      	add	r3, r2
 8009d38:	4619      	mov	r1, r3
 8009d3a:	69b8      	ldr	r0, [r7, #24]
 8009d3c:	f7ff ff06 	bl	8009b4c <move_window>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	f040 8105 	bne.w	8009f52 <get_fat+0x28a>
			wc = fs->win[bc++ % SS(fs)];
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	1c5a      	adds	r2, r3, #1
 8009d4c:	60fa      	str	r2, [r7, #12]
 8009d4e:	69ba      	ldr	r2, [r7, #24]
 8009d50:	8992      	ldrh	r2, [r2, #12]
 8009d52:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d56:	fb01 f202 	mul.w	r2, r1, r2
 8009d5a:	1a9b      	subs	r3, r3, r2
 8009d5c:	69ba      	ldr	r2, [r7, #24]
 8009d5e:	4413      	add	r3, r2
 8009d60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009d64:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	899b      	ldrh	r3, [r3, #12]
 8009d6e:	4619      	mov	r1, r3
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8009d76:	4413      	add	r3, r2
 8009d78:	4619      	mov	r1, r3
 8009d7a:	69b8      	ldr	r0, [r7, #24]
 8009d7c:	f7ff fee6 	bl	8009b4c <move_window>
 8009d80:	4603      	mov	r3, r0
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f040 80e7 	bne.w	8009f56 <get_fat+0x28e>
			wc |= fs->win[bc % SS(fs)] << 8;
 8009d88:	69bb      	ldr	r3, [r7, #24]
 8009d8a:	899b      	ldrh	r3, [r3, #12]
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d94:	fb01 f202 	mul.w	r2, r1, r2
 8009d98:	1a9b      	subs	r3, r3, r2
 8009d9a:	69ba      	ldr	r2, [r7, #24]
 8009d9c:	4413      	add	r3, r2
 8009d9e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009da2:	021b      	lsls	r3, r3, #8
 8009da4:	68ba      	ldr	r2, [r7, #8]
 8009da6:	4313      	orrs	r3, r2
 8009da8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	f003 0301 	and.w	r3, r3, #1
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d002      	beq.n	8009dba <get_fat+0xf2>
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	091b      	lsrs	r3, r3, #4
 8009db8:	e002      	b.n	8009dc0 <get_fat+0xf8>
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009dc0:	61fb      	str	r3, [r7, #28]
			break;
 8009dc2:	e0cf      	b.n	8009f64 <get_fat+0x29c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009dc4:	69bb      	ldr	r3, [r7, #24]
 8009dc6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009dc8:	69bb      	ldr	r3, [r7, #24]
 8009dca:	899b      	ldrh	r3, [r3, #12]
 8009dcc:	085b      	lsrs	r3, r3, #1
 8009dce:	b29b      	uxth	r3, r3
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	fbb3 f3f1 	udiv	r3, r3, r1
 8009dd8:	4413      	add	r3, r2
 8009dda:	4619      	mov	r1, r3
 8009ddc:	69b8      	ldr	r0, [r7, #24]
 8009dde:	f7ff feb5 	bl	8009b4c <move_window>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	f040 80b8 	bne.w	8009f5a <get_fat+0x292>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009df0:	683b      	ldr	r3, [r7, #0]
 8009df2:	005b      	lsls	r3, r3, #1
 8009df4:	69ba      	ldr	r2, [r7, #24]
 8009df6:	8992      	ldrh	r2, [r2, #12]
 8009df8:	fbb3 f0f2 	udiv	r0, r3, r2
 8009dfc:	fb00 f202 	mul.w	r2, r0, r2
 8009e00:	1a9b      	subs	r3, r3, r2
 8009e02:	440b      	add	r3, r1
 8009e04:	4618      	mov	r0, r3
 8009e06:	f7ff fa5d 	bl	80092c4 <ld_word>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	61fb      	str	r3, [r7, #28]
			break;
 8009e0e:	e0a9      	b.n	8009f64 <get_fat+0x29c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009e14:	69bb      	ldr	r3, [r7, #24]
 8009e16:	899b      	ldrh	r3, [r3, #12]
 8009e18:	089b      	lsrs	r3, r3, #2
 8009e1a:	b29b      	uxth	r3, r3
 8009e1c:	4619      	mov	r1, r3
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	fbb3 f3f1 	udiv	r3, r3, r1
 8009e24:	4413      	add	r3, r2
 8009e26:	4619      	mov	r1, r3
 8009e28:	69b8      	ldr	r0, [r7, #24]
 8009e2a:	f7ff fe8f 	bl	8009b4c <move_window>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	f040 8094 	bne.w	8009f5e <get_fat+0x296>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009e3c:	683b      	ldr	r3, [r7, #0]
 8009e3e:	009b      	lsls	r3, r3, #2
 8009e40:	69ba      	ldr	r2, [r7, #24]
 8009e42:	8992      	ldrh	r2, [r2, #12]
 8009e44:	fbb3 f0f2 	udiv	r0, r3, r2
 8009e48:	fb00 f202 	mul.w	r2, r0, r2
 8009e4c:	1a9b      	subs	r3, r3, r2
 8009e4e:	440b      	add	r3, r1
 8009e50:	4618      	mov	r0, r3
 8009e52:	f7ff fa4f 	bl	80092f4 <ld_dword>
 8009e56:	4603      	mov	r3, r0
 8009e58:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009e5c:	61fb      	str	r3, [r7, #28]
			break;
 8009e5e:	e081      	b.n	8009f64 <get_fat+0x29c>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8009e66:	4313      	orrs	r3, r2
 8009e68:	d070      	beq.n	8009f4c <get_fat+0x284>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	683a      	ldr	r2, [r7, #0]
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	617b      	str	r3, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8009e7a:	1e54      	subs	r4, r2, #1
 8009e7c:	f143 35ff 	adc.w	r5, r3, #4294967295
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	899b      	ldrh	r3, [r3, #12]
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	2200      	movs	r2, #0
 8009e88:	4698      	mov	r8, r3
 8009e8a:	4691      	mov	r9, r2
 8009e8c:	4642      	mov	r2, r8
 8009e8e:	464b      	mov	r3, r9
 8009e90:	4620      	mov	r0, r4
 8009e92:	4629      	mov	r1, r5
 8009e94:	f7f6 fe8a 	bl	8000bac <__aeabi_uldivmod>
 8009e98:	4602      	mov	r2, r0
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	895b      	ldrh	r3, [r3, #10]
 8009ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ea4:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	79db      	ldrb	r3, [r3, #7]
 8009eaa:	2b02      	cmp	r3, #2
 8009eac:	d10e      	bne.n	8009ecc <get_fat+0x204>
					if (cofs <= clen) {
 8009eae:	697a      	ldr	r2, [r7, #20]
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	d80a      	bhi.n	8009ecc <get_fat+0x204>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 8009eb6:	697a      	ldr	r2, [r7, #20]
 8009eb8:	693b      	ldr	r3, [r7, #16]
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d002      	beq.n	8009ec4 <get_fat+0x1fc>
 8009ebe:	683b      	ldr	r3, [r7, #0]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	e001      	b.n	8009ec8 <get_fat+0x200>
 8009ec4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009ec8:	61fb      	str	r3, [r7, #28]
						break;
 8009eca:	e04b      	b.n	8009f64 <get_fat+0x29c>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	79db      	ldrb	r3, [r3, #7]
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	d108      	bne.n	8009ee6 <get_fat+0x21e>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	697a      	ldr	r2, [r7, #20]
 8009eda:	429a      	cmp	r2, r3
 8009edc:	d203      	bcs.n	8009ee6 <get_fat+0x21e>
					val = clst + 1; 	/* Generate the value */
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	3301      	adds	r3, #1
 8009ee2:	61fb      	str	r3, [r7, #28]
					break;
 8009ee4:	e03e      	b.n	8009f64 <get_fat+0x29c>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	79db      	ldrb	r3, [r3, #7]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d02e      	beq.n	8009f4c <get_fat+0x284>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	69db      	ldr	r3, [r3, #28]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d003      	beq.n	8009efe <get_fat+0x236>
						val = 0x7FFFFFFF;	/* Generate EOC */
 8009ef6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8009efa:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 8009efc:	e032      	b.n	8009f64 <get_fat+0x29c>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009efe:	69bb      	ldr	r3, [r7, #24]
 8009f00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f02:	69bb      	ldr	r3, [r7, #24]
 8009f04:	899b      	ldrh	r3, [r3, #12]
 8009f06:	089b      	lsrs	r3, r3, #2
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	4619      	mov	r1, r3
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009f12:	4413      	add	r3, r2
 8009f14:	4619      	mov	r1, r3
 8009f16:	69b8      	ldr	r0, [r7, #24]
 8009f18:	f7ff fe18 	bl	8009b4c <move_window>
 8009f1c:	4603      	mov	r3, r0
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d11f      	bne.n	8009f62 <get_fat+0x29a>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 8009f22:	69bb      	ldr	r3, [r7, #24]
 8009f24:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	69ba      	ldr	r2, [r7, #24]
 8009f2e:	8992      	ldrh	r2, [r2, #12]
 8009f30:	fbb3 f0f2 	udiv	r0, r3, r2
 8009f34:	fb00 f202 	mul.w	r2, r0, r2
 8009f38:	1a9b      	subs	r3, r3, r2
 8009f3a:	440b      	add	r3, r1
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	f7ff f9d9 	bl	80092f4 <ld_dword>
 8009f42:	4603      	mov	r3, r0
 8009f44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f48:	61fb      	str	r3, [r7, #28]
					break;
 8009f4a:	e00b      	b.n	8009f64 <get_fat+0x29c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	61fb      	str	r3, [r7, #28]
 8009f50:	e008      	b.n	8009f64 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009f52:	bf00      	nop
 8009f54:	e006      	b.n	8009f64 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8009f56:	bf00      	nop
 8009f58:	e004      	b.n	8009f64 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009f5a:	bf00      	nop
 8009f5c:	e002      	b.n	8009f64 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009f5e:	bf00      	nop
 8009f60:	e000      	b.n	8009f64 <get_fat+0x29c>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009f62:	bf00      	nop
		}
	}

	return val;
 8009f64:	69fb      	ldr	r3, [r7, #28]
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3720      	adds	r7, #32
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08009f70 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8009f70:	b590      	push	{r4, r7, lr}
 8009f72:	b089      	sub	sp, #36	@ 0x24
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	60f8      	str	r0, [r7, #12]
 8009f78:	60b9      	str	r1, [r7, #8]
 8009f7a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8009f7c:	2302      	movs	r3, #2
 8009f7e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	2b01      	cmp	r3, #1
 8009f84:	f240 810d 	bls.w	800a1a2 <put_fat+0x232>
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8c:	68ba      	ldr	r2, [r7, #8]
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	f080 8107 	bcs.w	800a1a2 <put_fat+0x232>
		switch (fs->fs_type) {
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	781b      	ldrb	r3, [r3, #0]
 8009f98:	2b04      	cmp	r3, #4
 8009f9a:	f300 8102 	bgt.w	800a1a2 <put_fat+0x232>
 8009f9e:	2b03      	cmp	r3, #3
 8009fa0:	f280 80b3 	bge.w	800a10a <put_fat+0x19a>
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d003      	beq.n	8009fb0 <put_fat+0x40>
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	f000 8083 	beq.w	800a0b4 <put_fat+0x144>
 8009fae:	e0f8      	b.n	800a1a2 <put_fat+0x232>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	61bb      	str	r3, [r7, #24]
 8009fb4:	69bb      	ldr	r3, [r7, #24]
 8009fb6:	085b      	lsrs	r3, r3, #1
 8009fb8:	69ba      	ldr	r2, [r7, #24]
 8009fba:	4413      	add	r3, r2
 8009fbc:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	899b      	ldrh	r3, [r3, #12]
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	69bb      	ldr	r3, [r7, #24]
 8009fca:	fbb3 f3f1 	udiv	r3, r3, r1
 8009fce:	4413      	add	r3, r2
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	68f8      	ldr	r0, [r7, #12]
 8009fd4:	f7ff fdba 	bl	8009b4c <move_window>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009fdc:	7ffb      	ldrb	r3, [r7, #31]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	f040 80d8 	bne.w	800a194 <put_fat+0x224>
			p = fs->win + bc++ % SS(fs);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8009fea:	69bb      	ldr	r3, [r7, #24]
 8009fec:	1c5a      	adds	r2, r3, #1
 8009fee:	61ba      	str	r2, [r7, #24]
 8009ff0:	68fa      	ldr	r2, [r7, #12]
 8009ff2:	8992      	ldrh	r2, [r2, #12]
 8009ff4:	fbb3 f0f2 	udiv	r0, r3, r2
 8009ff8:	fb00 f202 	mul.w	r2, r0, r2
 8009ffc:	1a9b      	subs	r3, r3, r2
 8009ffe:	440b      	add	r3, r1
 800a000:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	f003 0301 	and.w	r3, r3, #1
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d00d      	beq.n	800a028 <put_fat+0xb8>
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	b25b      	sxtb	r3, r3
 800a012:	f003 030f 	and.w	r3, r3, #15
 800a016:	b25a      	sxtb	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	b2db      	uxtb	r3, r3
 800a01c:	011b      	lsls	r3, r3, #4
 800a01e:	b25b      	sxtb	r3, r3
 800a020:	4313      	orrs	r3, r2
 800a022:	b25b      	sxtb	r3, r3
 800a024:	b2db      	uxtb	r3, r3
 800a026:	e001      	b.n	800a02c <put_fat+0xbc>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	b2db      	uxtb	r3, r3
 800a02c:	697a      	ldr	r2, [r7, #20]
 800a02e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2201      	movs	r2, #1
 800a034:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	899b      	ldrh	r3, [r3, #12]
 800a03e:	4619      	mov	r1, r3
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	fbb3 f3f1 	udiv	r3, r3, r1
 800a046:	4413      	add	r3, r2
 800a048:	4619      	mov	r1, r3
 800a04a:	68f8      	ldr	r0, [r7, #12]
 800a04c:	f7ff fd7e 	bl	8009b4c <move_window>
 800a050:	4603      	mov	r3, r0
 800a052:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a054:	7ffb      	ldrb	r3, [r7, #31]
 800a056:	2b00      	cmp	r3, #0
 800a058:	f040 809e 	bne.w	800a198 <put_fat+0x228>
			p = fs->win + bc % SS(fs);
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	899b      	ldrh	r3, [r3, #12]
 800a066:	461a      	mov	r2, r3
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	fbb3 f0f2 	udiv	r0, r3, r2
 800a06e:	fb00 f202 	mul.w	r2, r0, r2
 800a072:	1a9b      	subs	r3, r3, r2
 800a074:	440b      	add	r3, r1
 800a076:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	f003 0301 	and.w	r3, r3, #1
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d003      	beq.n	800a08a <put_fat+0x11a>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	091b      	lsrs	r3, r3, #4
 800a086:	b2db      	uxtb	r3, r3
 800a088:	e00e      	b.n	800a0a8 <put_fat+0x138>
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	781b      	ldrb	r3, [r3, #0]
 800a08e:	b25b      	sxtb	r3, r3
 800a090:	f023 030f 	bic.w	r3, r3, #15
 800a094:	b25a      	sxtb	r2, r3
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	0a1b      	lsrs	r3, r3, #8
 800a09a:	b25b      	sxtb	r3, r3
 800a09c:	f003 030f 	and.w	r3, r3, #15
 800a0a0:	b25b      	sxtb	r3, r3
 800a0a2:	4313      	orrs	r3, r2
 800a0a4:	b25b      	sxtb	r3, r3
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	697a      	ldr	r2, [r7, #20]
 800a0aa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	70da      	strb	r2, [r3, #3]
			break;
 800a0b2:	e076      	b.n	800a1a2 <put_fat+0x232>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	899b      	ldrh	r3, [r3, #12]
 800a0bc:	085b      	lsrs	r3, r3, #1
 800a0be:	b29b      	uxth	r3, r3
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a0c8:	4413      	add	r3, r2
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f7ff fd3d 	bl	8009b4c <move_window>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a0d6:	7ffb      	ldrb	r3, [r7, #31]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d15f      	bne.n	800a19c <put_fat+0x22c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	005b      	lsls	r3, r3, #1
 800a0e6:	68fa      	ldr	r2, [r7, #12]
 800a0e8:	8992      	ldrh	r2, [r2, #12]
 800a0ea:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0ee:	fb00 f202 	mul.w	r2, r0, r2
 800a0f2:	1a9b      	subs	r3, r3, r2
 800a0f4:	440b      	add	r3, r1
 800a0f6:	687a      	ldr	r2, [r7, #4]
 800a0f8:	b292      	uxth	r2, r2
 800a0fa:	4611      	mov	r1, r2
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f7ff f9f7 	bl	80094f0 <st_word>
			fs->wflag = 1;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	2201      	movs	r2, #1
 800a106:	70da      	strb	r2, [r3, #3]
			break;
 800a108:	e04b      	b.n	800a1a2 <put_fat+0x232>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	899b      	ldrh	r3, [r3, #12]
 800a112:	089b      	lsrs	r3, r3, #2
 800a114:	b29b      	uxth	r3, r3
 800a116:	4619      	mov	r1, r3
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a11e:	4413      	add	r3, r2
 800a120:	4619      	mov	r1, r3
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f7ff fd12 	bl	8009b4c <move_window>
 800a128:	4603      	mov	r3, r0
 800a12a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a12c:	7ffb      	ldrb	r3, [r7, #31]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d136      	bne.n	800a1a0 <put_fat+0x230>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	2b04      	cmp	r3, #4
 800a138:	d017      	beq.n	800a16a <put_fat+0x1fa>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	009b      	lsls	r3, r3, #2
 800a14a:	68fa      	ldr	r2, [r7, #12]
 800a14c:	8992      	ldrh	r2, [r2, #12]
 800a14e:	fbb3 f0f2 	udiv	r0, r3, r2
 800a152:	fb00 f202 	mul.w	r2, r0, r2
 800a156:	1a9b      	subs	r3, r3, r2
 800a158:	440b      	add	r3, r1
 800a15a:	4618      	mov	r0, r3
 800a15c:	f7ff f8ca 	bl	80092f4 <ld_dword>
 800a160:	4603      	mov	r3, r0
 800a162:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800a166:	4323      	orrs	r3, r4
 800a168:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	009b      	lsls	r3, r3, #2
 800a174:	68fa      	ldr	r2, [r7, #12]
 800a176:	8992      	ldrh	r2, [r2, #12]
 800a178:	fbb3 f0f2 	udiv	r0, r3, r2
 800a17c:	fb00 f202 	mul.w	r2, r0, r2
 800a180:	1a9b      	subs	r3, r3, r2
 800a182:	440b      	add	r3, r1
 800a184:	6879      	ldr	r1, [r7, #4]
 800a186:	4618      	mov	r0, r3
 800a188:	f7ff f9cd 	bl	8009526 <st_dword>
			fs->wflag = 1;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2201      	movs	r2, #1
 800a190:	70da      	strb	r2, [r3, #3]
			break;
 800a192:	e006      	b.n	800a1a2 <put_fat+0x232>
			if (res != FR_OK) break;
 800a194:	bf00      	nop
 800a196:	e004      	b.n	800a1a2 <put_fat+0x232>
			if (res != FR_OK) break;
 800a198:	bf00      	nop
 800a19a:	e002      	b.n	800a1a2 <put_fat+0x232>
			if (res != FR_OK) break;
 800a19c:	bf00      	nop
 800a19e:	e000      	b.n	800a1a2 <put_fat+0x232>
			if (res != FR_OK) break;
 800a1a0:	bf00      	nop
		}
	}
	return res;
 800a1a2:	7ffb      	ldrb	r3, [r7, #31]
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3724      	adds	r7, #36	@ 0x24
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd90      	pop	{r4, r7, pc}

0800a1ac <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b08a      	sub	sp, #40	@ 0x28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	3b02      	subs	r3, #2
 800a1bc:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1c2:	3b02      	subs	r3, #2
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	429a      	cmp	r2, r3
 800a1c8:	d301      	bcc.n	800a1ce <find_bitmap+0x22>
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	61fb      	str	r3, [r7, #28]
 800a1d2:	69fb      	ldr	r3, [r7, #28]
 800a1d4:	61bb      	str	r3, [r7, #24]
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1de:	69fb      	ldr	r3, [r7, #28]
 800a1e0:	08db      	lsrs	r3, r3, #3
 800a1e2:	68f9      	ldr	r1, [r7, #12]
 800a1e4:	8989      	ldrh	r1, [r1, #12]
 800a1e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800a1ea:	4413      	add	r3, r2
 800a1ec:	4619      	mov	r1, r3
 800a1ee:	68f8      	ldr	r0, [r7, #12]
 800a1f0:	f7ff fcac 	bl	8009b4c <move_window>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d002      	beq.n	800a200 <find_bitmap+0x54>
 800a1fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a1fe:	e058      	b.n	800a2b2 <find_bitmap+0x106>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	08db      	lsrs	r3, r3, #3
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	8992      	ldrh	r2, [r2, #12]
 800a208:	fbb3 f1f2 	udiv	r1, r3, r2
 800a20c:	fb01 f202 	mul.w	r2, r1, r2
 800a210:	1a9b      	subs	r3, r3, r2
 800a212:	623b      	str	r3, [r7, #32]
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	f003 0307 	and.w	r3, r3, #7
 800a21a:	2201      	movs	r2, #1
 800a21c:	fa02 f303 	lsl.w	r3, r2, r3
 800a220:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800a224:	68fa      	ldr	r2, [r7, #12]
 800a226:	6a3b      	ldr	r3, [r7, #32]
 800a228:	4413      	add	r3, r2
 800a22a:	3340      	adds	r3, #64	@ 0x40
 800a22c:	781a      	ldrb	r2, [r3, #0]
 800a22e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a232:	4013      	ands	r3, r2
 800a234:	74fb      	strb	r3, [r7, #19]
 800a236:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a23a:	005b      	lsls	r3, r3, #1
 800a23c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800a240:	69fb      	ldr	r3, [r7, #28]
 800a242:	3301      	adds	r3, #1
 800a244:	61fb      	str	r3, [r7, #28]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a24a:	3b02      	subs	r3, #2
 800a24c:	69fa      	ldr	r2, [r7, #28]
 800a24e:	429a      	cmp	r2, r3
 800a250:	d307      	bcc.n	800a262 <find_bitmap+0xb6>
					val = 0; bm = 0; i = SS(fs);
 800a252:	2300      	movs	r3, #0
 800a254:	61fb      	str	r3, [r7, #28]
 800a256:	2300      	movs	r3, #0
 800a258:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	899b      	ldrh	r3, [r3, #12]
 800a260:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 800a262:	7cfb      	ldrb	r3, [r7, #19]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d109      	bne.n	800a27c <find_bitmap+0xd0>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	3301      	adds	r3, #1
 800a26c:	617b      	str	r3, [r7, #20]
 800a26e:	697a      	ldr	r2, [r7, #20]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	429a      	cmp	r2, r3
 800a274:	d106      	bne.n	800a284 <find_bitmap+0xd8>
 800a276:	69bb      	ldr	r3, [r7, #24]
 800a278:	3302      	adds	r3, #2
 800a27a:	e01a      	b.n	800a2b2 <find_bitmap+0x106>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800a27c:	69fb      	ldr	r3, [r7, #28]
 800a27e:	61bb      	str	r3, [r7, #24]
 800a280:	2300      	movs	r3, #0
 800a282:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800a284:	69fa      	ldr	r2, [r7, #28]
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	429a      	cmp	r2, r3
 800a28a:	d101      	bne.n	800a290 <find_bitmap+0xe4>
 800a28c:	2300      	movs	r3, #0
 800a28e:	e010      	b.n	800a2b2 <find_bitmap+0x106>
			} while (bm);
 800a290:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1c5      	bne.n	800a224 <find_bitmap+0x78>
			bm = 1;
 800a298:	2301      	movs	r3, #1
 800a29a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800a29e:	6a3b      	ldr	r3, [r7, #32]
 800a2a0:	3301      	adds	r3, #1
 800a2a2:	623b      	str	r3, [r7, #32]
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	899b      	ldrh	r3, [r3, #12]
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	6a3b      	ldr	r3, [r7, #32]
 800a2ac:	4293      	cmp	r3, r2
 800a2ae:	d3b9      	bcc.n	800a224 <find_bitmap+0x78>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800a2b0:	e793      	b.n	800a1da <find_bitmap+0x2e>
	}
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3728      	adds	r7, #40	@ 0x28
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}

0800a2ba <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800a2ba:	b580      	push	{r7, lr}
 800a2bc:	b088      	sub	sp, #32
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	60f8      	str	r0, [r7, #12]
 800a2c2:	60b9      	str	r1, [r7, #8]
 800a2c4:	607a      	str	r2, [r7, #4]
 800a2c6:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	3b02      	subs	r3, #2
 800a2cc:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	08db      	lsrs	r3, r3, #3
 800a2d6:	68f9      	ldr	r1, [r7, #12]
 800a2d8:	8989      	ldrh	r1, [r1, #12]
 800a2da:	fbb3 f3f1 	udiv	r3, r3, r1
 800a2de:	4413      	add	r3, r2
 800a2e0:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	08db      	lsrs	r3, r3, #3
 800a2e6:	68fa      	ldr	r2, [r7, #12]
 800a2e8:	8992      	ldrh	r2, [r2, #12]
 800a2ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800a2ee:	fb01 f202 	mul.w	r2, r1, r2
 800a2f2:	1a9b      	subs	r3, r3, r2
 800a2f4:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	f003 0307 	and.w	r3, r3, #7
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a302:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	1c5a      	adds	r2, r3, #1
 800a308:	617a      	str	r2, [r7, #20]
 800a30a:	4619      	mov	r1, r3
 800a30c:	68f8      	ldr	r0, [r7, #12]
 800a30e:	f7ff fc1d 	bl	8009b4c <move_window>
 800a312:	4603      	mov	r3, r0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d001      	beq.n	800a31c <change_bitmap+0x62>
 800a318:	2301      	movs	r3, #1
 800a31a:	e03f      	b.n	800a39c <change_bitmap+0xe2>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800a31c:	68fa      	ldr	r2, [r7, #12]
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	4413      	add	r3, r2
 800a322:	3340      	adds	r3, #64	@ 0x40
 800a324:	781a      	ldrb	r2, [r3, #0]
 800a326:	7ffb      	ldrb	r3, [r7, #31]
 800a328:	4013      	ands	r3, r2
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	bf14      	ite	ne
 800a330:	2301      	movne	r3, #1
 800a332:	2300      	moveq	r3, #0
 800a334:	b2db      	uxtb	r3, r3
 800a336:	461a      	mov	r2, r3
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	4293      	cmp	r3, r2
 800a33c:	d101      	bne.n	800a342 <change_bitmap+0x88>
 800a33e:	2302      	movs	r3, #2
 800a340:	e02c      	b.n	800a39c <change_bitmap+0xe2>
				fs->win[i] ^= bm;	/* Flip the bit */
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	69bb      	ldr	r3, [r7, #24]
 800a346:	4413      	add	r3, r2
 800a348:	3340      	adds	r3, #64	@ 0x40
 800a34a:	781a      	ldrb	r2, [r3, #0]
 800a34c:	7ffb      	ldrb	r3, [r7, #31]
 800a34e:	4053      	eors	r3, r2
 800a350:	b2d9      	uxtb	r1, r3
 800a352:	68fa      	ldr	r2, [r7, #12]
 800a354:	69bb      	ldr	r3, [r7, #24]
 800a356:	4413      	add	r3, r2
 800a358:	3340      	adds	r3, #64	@ 0x40
 800a35a:	460a      	mov	r2, r1
 800a35c:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2201      	movs	r2, #1
 800a362:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	3b01      	subs	r3, #1
 800a368:	607b      	str	r3, [r7, #4]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d101      	bne.n	800a374 <change_bitmap+0xba>
 800a370:	2300      	movs	r3, #0
 800a372:	e013      	b.n	800a39c <change_bitmap+0xe2>
			} while (bm <<= 1);		/* Next bit */
 800a374:	7ffb      	ldrb	r3, [r7, #31]
 800a376:	005b      	lsls	r3, r3, #1
 800a378:	77fb      	strb	r3, [r7, #31]
 800a37a:	7ffb      	ldrb	r3, [r7, #31]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1cd      	bne.n	800a31c <change_bitmap+0x62>
			bm = 1;
 800a380:	2301      	movs	r3, #1
 800a382:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800a384:	69bb      	ldr	r3, [r7, #24]
 800a386:	3301      	adds	r3, #1
 800a388:	61bb      	str	r3, [r7, #24]
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	899b      	ldrh	r3, [r3, #12]
 800a38e:	461a      	mov	r2, r3
 800a390:	69bb      	ldr	r3, [r7, #24]
 800a392:	4293      	cmp	r3, r2
 800a394:	d3c2      	bcc.n	800a31c <change_bitmap+0x62>
		i = 0;
 800a396:	2300      	movs	r3, #0
 800a398:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800a39a:	e7b3      	b.n	800a304 <change_bitmap+0x4a>
	}
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3720      	adds	r7, #32
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	79db      	ldrb	r3, [r3, #7]
 800a3b0:	2b03      	cmp	r3, #3
 800a3b2:	d121      	bne.n	800a3f8 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	689b      	ldr	r3, [r3, #8]
 800a3b8:	617b      	str	r3, [r7, #20]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	699b      	ldr	r3, [r3, #24]
 800a3be:	613b      	str	r3, [r7, #16]
 800a3c0:	e014      	b.n	800a3ec <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6818      	ldr	r0, [r3, #0]
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	6979      	ldr	r1, [r7, #20]
 800a3ce:	f7ff fdcf 	bl	8009f70 <put_fat>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800a3d6:	7bfb      	ldrb	r3, [r7, #15]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d001      	beq.n	800a3e0 <fill_first_frag+0x3c>
 800a3dc:	7bfb      	ldrb	r3, [r7, #15]
 800a3de:	e00c      	b.n	800a3fa <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	3301      	adds	r3, #1
 800a3e4:	617b      	str	r3, [r7, #20]
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	613b      	str	r3, [r7, #16]
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1e7      	bne.n	800a3c2 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800a3f8:	2300      	movs	r3, #0
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3718      	adds	r7, #24
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b086      	sub	sp, #24
 800a406:	af00      	add	r7, sp, #0
 800a408:	60f8      	str	r0, [r7, #12]
 800a40a:	60b9      	str	r1, [r7, #8]
 800a40c:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800a40e:	e020      	b.n	800a452 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	6818      	ldr	r0, [r3, #0]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	69db      	ldr	r3, [r3, #28]
 800a418:	68ba      	ldr	r2, [r7, #8]
 800a41a:	1ad3      	subs	r3, r2, r3
 800a41c:	1c59      	adds	r1, r3, #1
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	69db      	ldr	r3, [r3, #28]
 800a422:	2b01      	cmp	r3, #1
 800a424:	d905      	bls.n	800a432 <fill_last_frag+0x30>
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	69db      	ldr	r3, [r3, #28]
 800a42a:	68ba      	ldr	r2, [r7, #8]
 800a42c:	1ad3      	subs	r3, r2, r3
 800a42e:	3302      	adds	r3, #2
 800a430:	e000      	b.n	800a434 <fill_last_frag+0x32>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	461a      	mov	r2, r3
 800a436:	f7ff fd9b 	bl	8009f70 <put_fat>
 800a43a:	4603      	mov	r3, r0
 800a43c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800a43e:	7dfb      	ldrb	r3, [r7, #23]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d001      	beq.n	800a448 <fill_last_frag+0x46>
 800a444:	7dfb      	ldrb	r3, [r7, #23]
 800a446:	e009      	b.n	800a45c <fill_last_frag+0x5a>
		obj->n_frag--;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	69db      	ldr	r3, [r3, #28]
 800a44c:	1e5a      	subs	r2, r3, #1
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	69db      	ldr	r3, [r3, #28]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d1da      	bne.n	800a410 <fill_last_frag+0xe>
	}
	return FR_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3718      	adds	r7, #24
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b08a      	sub	sp, #40	@ 0x28
 800a468:	af00      	add	r7, sp, #0
 800a46a:	60f8      	str	r0, [r7, #12]
 800a46c:	60b9      	str	r1, [r7, #8]
 800a46e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a470:	2300      	movs	r3, #0
 800a472:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a482:	68bb      	ldr	r3, [r7, #8]
 800a484:	2b01      	cmp	r3, #1
 800a486:	d904      	bls.n	800a492 <remove_chain+0x2e>
 800a488:	69bb      	ldr	r3, [r7, #24]
 800a48a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a48c:	68ba      	ldr	r2, [r7, #8]
 800a48e:	429a      	cmp	r2, r3
 800a490:	d301      	bcc.n	800a496 <remove_chain+0x32>
 800a492:	2302      	movs	r3, #2
 800a494:	e096      	b.n	800a5c4 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d014      	beq.n	800a4c6 <remove_chain+0x62>
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	781b      	ldrb	r3, [r3, #0]
 800a4a0:	2b04      	cmp	r3, #4
 800a4a2:	d103      	bne.n	800a4ac <remove_chain+0x48>
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	79db      	ldrb	r3, [r3, #7]
 800a4a8:	2b02      	cmp	r3, #2
 800a4aa:	d00c      	beq.n	800a4c6 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a4ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b0:	6879      	ldr	r1, [r7, #4]
 800a4b2:	69b8      	ldr	r0, [r7, #24]
 800a4b4:	f7ff fd5c 	bl	8009f70 <put_fat>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a4bc:	7ffb      	ldrb	r3, [r7, #31]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d001      	beq.n	800a4c6 <remove_chain+0x62>
 800a4c2:	7ffb      	ldrb	r3, [r7, #31]
 800a4c4:	e07e      	b.n	800a5c4 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a4c6:	68b9      	ldr	r1, [r7, #8]
 800a4c8:	68f8      	ldr	r0, [r7, #12]
 800a4ca:	f7ff fbfd 	bl	8009cc8 <get_fat>
 800a4ce:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a4d0:	697b      	ldr	r3, [r7, #20]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d055      	beq.n	800a582 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	2b01      	cmp	r3, #1
 800a4da:	d101      	bne.n	800a4e0 <remove_chain+0x7c>
 800a4dc:	2302      	movs	r3, #2
 800a4de:	e071      	b.n	800a5c4 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4e6:	d101      	bne.n	800a4ec <remove_chain+0x88>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e06b      	b.n	800a5c4 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800a4ec:	69bb      	ldr	r3, [r7, #24]
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	2b04      	cmp	r3, #4
 800a4f2:	d00b      	beq.n	800a50c <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	68b9      	ldr	r1, [r7, #8]
 800a4f8:	69b8      	ldr	r0, [r7, #24]
 800a4fa:	f7ff fd39 	bl	8009f70 <put_fat>
 800a4fe:	4603      	mov	r3, r0
 800a500:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a502:	7ffb      	ldrb	r3, [r7, #31]
 800a504:	2b00      	cmp	r3, #0
 800a506:	d001      	beq.n	800a50c <remove_chain+0xa8>
 800a508:	7ffb      	ldrb	r3, [r7, #31]
 800a50a:	e05b      	b.n	800a5c4 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a50c:	69bb      	ldr	r3, [r7, #24]
 800a50e:	6a1a      	ldr	r2, [r3, #32]
 800a510:	69bb      	ldr	r3, [r7, #24]
 800a512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a514:	3b02      	subs	r3, #2
 800a516:	429a      	cmp	r2, r3
 800a518:	d20b      	bcs.n	800a532 <remove_chain+0xce>
			fs->free_clst++;
 800a51a:	69bb      	ldr	r3, [r7, #24]
 800a51c:	6a1b      	ldr	r3, [r3, #32]
 800a51e:	1c5a      	adds	r2, r3, #1
 800a520:	69bb      	ldr	r3, [r7, #24]
 800a522:	621a      	str	r2, [r3, #32]
			fs->fsi_flag |= 1;
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	791b      	ldrb	r3, [r3, #4]
 800a528:	f043 0301 	orr.w	r3, r3, #1
 800a52c:	b2da      	uxtb	r2, r3
 800a52e:	69bb      	ldr	r3, [r7, #24]
 800a530:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800a532:	6a3b      	ldr	r3, [r7, #32]
 800a534:	3301      	adds	r3, #1
 800a536:	697a      	ldr	r2, [r7, #20]
 800a538:	429a      	cmp	r2, r3
 800a53a:	d102      	bne.n	800a542 <remove_chain+0xde>
			ecl = nxt;
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	623b      	str	r3, [r7, #32]
 800a540:	e017      	b.n	800a572 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800a542:	69bb      	ldr	r3, [r7, #24]
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	2b04      	cmp	r3, #4
 800a548:	d10f      	bne.n	800a56a <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800a54a:	6a3a      	ldr	r2, [r7, #32]
 800a54c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a54e:	1ad3      	subs	r3, r2, r3
 800a550:	1c5a      	adds	r2, r3, #1
 800a552:	2300      	movs	r3, #0
 800a554:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a556:	69b8      	ldr	r0, [r7, #24]
 800a558:	f7ff feaf 	bl	800a2ba <change_bitmap>
 800a55c:	4603      	mov	r3, r0
 800a55e:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800a560:	7ffb      	ldrb	r3, [r7, #31]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d001      	beq.n	800a56a <remove_chain+0x106>
 800a566:	7ffb      	ldrb	r3, [r7, #31]
 800a568:	e02c      	b.n	800a5c4 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	623b      	str	r3, [r7, #32]
 800a56e:	6a3b      	ldr	r3, [r7, #32]
 800a570:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a576:	69bb      	ldr	r3, [r7, #24]
 800a578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a57a:	68ba      	ldr	r2, [r7, #8]
 800a57c:	429a      	cmp	r2, r3
 800a57e:	d3a2      	bcc.n	800a4c6 <remove_chain+0x62>
 800a580:	e000      	b.n	800a584 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800a582:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	781b      	ldrb	r3, [r3, #0]
 800a588:	2b04      	cmp	r3, #4
 800a58a:	d11a      	bne.n	800a5c2 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d103      	bne.n	800a59a <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2200      	movs	r2, #0
 800a596:	71da      	strb	r2, [r3, #7]
 800a598:	e013      	b.n	800a5c2 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	79db      	ldrb	r3, [r3, #7]
 800a59e:	2b03      	cmp	r3, #3
 800a5a0:	d10f      	bne.n	800a5c2 <remove_chain+0x15e>
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	689b      	ldr	r3, [r3, #8]
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d30a      	bcc.n	800a5c2 <remove_chain+0x15e>
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	689a      	ldr	r2, [r3, #8]
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	4413      	add	r3, r2
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d802      	bhi.n	800a5c2 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2202      	movs	r2, #2
 800a5c0:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 800a5c2:	2300      	movs	r3, #0
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3728      	adds	r7, #40	@ 0x28
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b088      	sub	sp, #32
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
 800a5d4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d10d      	bne.n	800a5fe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	69db      	ldr	r3, [r3, #28]
 800a5e6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d004      	beq.n	800a5f8 <create_chain+0x2c>
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5f2:	69ba      	ldr	r2, [r7, #24]
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	d31b      	bcc.n	800a630 <create_chain+0x64>
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	61bb      	str	r3, [r7, #24]
 800a5fc:	e018      	b.n	800a630 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a5fe:	6839      	ldr	r1, [r7, #0]
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f7ff fb61 	bl	8009cc8 <get_fat>
 800a606:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d801      	bhi.n	800a612 <create_chain+0x46>
 800a60e:	2301      	movs	r3, #1
 800a610:	e0d9      	b.n	800a7c6 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a618:	d101      	bne.n	800a61e <create_chain+0x52>
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	e0d3      	b.n	800a7c6 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	429a      	cmp	r2, r3
 800a626:	d201      	bcs.n	800a62c <create_chain+0x60>
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	e0cc      	b.n	800a7c6 <create_chain+0x1fa>
		scl = clst;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	781b      	ldrb	r3, [r3, #0]
 800a634:	2b04      	cmp	r3, #4
 800a636:	d164      	bne.n	800a702 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800a638:	2201      	movs	r2, #1
 800a63a:	69b9      	ldr	r1, [r7, #24]
 800a63c:	6938      	ldr	r0, [r7, #16]
 800a63e:	f7ff fdb5 	bl	800a1ac <find_bitmap>
 800a642:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d003      	beq.n	800a652 <create_chain+0x86>
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a650:	d101      	bne.n	800a656 <create_chain+0x8a>
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	e0b7      	b.n	800a7c6 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800a656:	2301      	movs	r3, #1
 800a658:	2201      	movs	r2, #1
 800a65a:	69f9      	ldr	r1, [r7, #28]
 800a65c:	6938      	ldr	r0, [r7, #16]
 800a65e:	f7ff fe2c 	bl	800a2ba <change_bitmap>
 800a662:	4603      	mov	r3, r0
 800a664:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800a666:	7dfb      	ldrb	r3, [r7, #23]
 800a668:	2b02      	cmp	r3, #2
 800a66a:	d101      	bne.n	800a670 <create_chain+0xa4>
 800a66c:	2301      	movs	r3, #1
 800a66e:	e0aa      	b.n	800a7c6 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800a670:	7dfb      	ldrb	r3, [r7, #23]
 800a672:	2b01      	cmp	r3, #1
 800a674:	d102      	bne.n	800a67c <create_chain+0xb0>
 800a676:	f04f 33ff 	mov.w	r3, #4294967295
 800a67a:	e0a4      	b.n	800a7c6 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d103      	bne.n	800a68a <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2202      	movs	r2, #2
 800a686:	71da      	strb	r2, [r3, #7]
 800a688:	e011      	b.n	800a6ae <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	79db      	ldrb	r3, [r3, #7]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d10d      	bne.n	800a6ae <create_chain+0xe2>
 800a692:	69bb      	ldr	r3, [r7, #24]
 800a694:	3301      	adds	r3, #1
 800a696:	69fa      	ldr	r2, [r7, #28]
 800a698:	429a      	cmp	r2, r3
 800a69a:	d008      	beq.n	800a6ae <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	69ba      	ldr	r2, [r7, #24]
 800a6a2:	1ad2      	subs	r2, r2, r3
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2203      	movs	r2, #3
 800a6ac:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	79db      	ldrb	r3, [r3, #7]
 800a6b2:	2b02      	cmp	r3, #2
 800a6b4:	d064      	beq.n	800a780 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	3301      	adds	r3, #1
 800a6ba:	69fa      	ldr	r2, [r7, #28]
 800a6bc:	429a      	cmp	r2, r3
 800a6be:	d10b      	bne.n	800a6d8 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	69db      	ldr	r3, [r3, #28]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d003      	beq.n	800a6d0 <create_chain+0x104>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	69db      	ldr	r3, [r3, #28]
 800a6cc:	3301      	adds	r3, #1
 800a6ce:	e000      	b.n	800a6d2 <create_chain+0x106>
 800a6d0:	2302      	movs	r3, #2
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	61d3      	str	r3, [r2, #28]
 800a6d6:	e053      	b.n	800a780 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	69db      	ldr	r3, [r3, #28]
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d102      	bne.n	800a6e6 <create_chain+0x11a>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800a6e6:	69fa      	ldr	r2, [r7, #28]
 800a6e8:	6839      	ldr	r1, [r7, #0]
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f7ff fe89 	bl	800a402 <fill_last_frag>
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800a6f4:	7dfb      	ldrb	r3, [r7, #23]
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d142      	bne.n	800a780 <create_chain+0x1b4>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	61da      	str	r2, [r3, #28]
 800a700:	e03e      	b.n	800a780 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a702:	69bb      	ldr	r3, [r7, #24]
 800a704:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a706:	69fb      	ldr	r3, [r7, #28]
 800a708:	3301      	adds	r3, #1
 800a70a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a710:	69fa      	ldr	r2, [r7, #28]
 800a712:	429a      	cmp	r2, r3
 800a714:	d307      	bcc.n	800a726 <create_chain+0x15a>
				ncl = 2;
 800a716:	2302      	movs	r3, #2
 800a718:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a71a:	69fa      	ldr	r2, [r7, #28]
 800a71c:	69bb      	ldr	r3, [r7, #24]
 800a71e:	429a      	cmp	r2, r3
 800a720:	d901      	bls.n	800a726 <create_chain+0x15a>
 800a722:	2300      	movs	r3, #0
 800a724:	e04f      	b.n	800a7c6 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a726:	69f9      	ldr	r1, [r7, #28]
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f7ff facd 	bl	8009cc8 <get_fat>
 800a72e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00e      	beq.n	800a754 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2b01      	cmp	r3, #1
 800a73a:	d003      	beq.n	800a744 <create_chain+0x178>
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a742:	d101      	bne.n	800a748 <create_chain+0x17c>
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	e03e      	b.n	800a7c6 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 800a748:	69fa      	ldr	r2, [r7, #28]
 800a74a:	69bb      	ldr	r3, [r7, #24]
 800a74c:	429a      	cmp	r2, r3
 800a74e:	d1da      	bne.n	800a706 <create_chain+0x13a>
 800a750:	2300      	movs	r3, #0
 800a752:	e038      	b.n	800a7c6 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 800a754:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a756:	f04f 32ff 	mov.w	r2, #4294967295
 800a75a:	69f9      	ldr	r1, [r7, #28]
 800a75c:	6938      	ldr	r0, [r7, #16]
 800a75e:	f7ff fc07 	bl	8009f70 <put_fat>
 800a762:	4603      	mov	r3, r0
 800a764:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a766:	7dfb      	ldrb	r3, [r7, #23]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d109      	bne.n	800a780 <create_chain+0x1b4>
 800a76c:	683b      	ldr	r3, [r7, #0]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d006      	beq.n	800a780 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a772:	69fa      	ldr	r2, [r7, #28]
 800a774:	6839      	ldr	r1, [r7, #0]
 800a776:	6938      	ldr	r0, [r7, #16]
 800a778:	f7ff fbfa 	bl	8009f70 <put_fat>
 800a77c:	4603      	mov	r3, r0
 800a77e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a780:	7dfb      	ldrb	r3, [r7, #23]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d116      	bne.n	800a7b4 <create_chain+0x1e8>
		fs->last_clst = ncl;
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	69fa      	ldr	r2, [r7, #28]
 800a78a:	61da      	str	r2, [r3, #28]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	6a1a      	ldr	r2, [r3, #32]
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a794:	3b02      	subs	r3, #2
 800a796:	429a      	cmp	r2, r3
 800a798:	d804      	bhi.n	800a7a4 <create_chain+0x1d8>
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	6a1b      	ldr	r3, [r3, #32]
 800a79e:	1e5a      	subs	r2, r3, #1
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	621a      	str	r2, [r3, #32]
		fs->fsi_flag |= 1;
 800a7a4:	693b      	ldr	r3, [r7, #16]
 800a7a6:	791b      	ldrb	r3, [r3, #4]
 800a7a8:	f043 0301 	orr.w	r3, r3, #1
 800a7ac:	b2da      	uxtb	r2, r3
 800a7ae:	693b      	ldr	r3, [r7, #16]
 800a7b0:	711a      	strb	r2, [r3, #4]
 800a7b2:	e007      	b.n	800a7c4 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a7b4:	7dfb      	ldrb	r3, [r7, #23]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d102      	bne.n	800a7c0 <create_chain+0x1f4>
 800a7ba:	f04f 33ff 	mov.w	r3, #4294967295
 800a7be:	e000      	b.n	800a7c2 <create_chain+0x1f6>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a7c4:	69fb      	ldr	r3, [r7, #28]
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3720      	adds	r7, #32
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}

0800a7ce <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a7ce:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a7d2:	b088      	sub	sp, #32
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a7ea:	697b      	ldr	r3, [r7, #20]
 800a7ec:	899b      	ldrh	r3, [r3, #12]
 800a7ee:	b29b      	uxth	r3, r3
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	4698      	mov	r8, r3
 800a7f4:	4691      	mov	r9, r2
 800a7f6:	4642      	mov	r2, r8
 800a7f8:	464b      	mov	r3, r9
 800a7fa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a7fe:	f7f6 f9d5 	bl	8000bac <__aeabi_uldivmod>
 800a802:	4602      	mov	r2, r0
 800a804:	460b      	mov	r3, r1
 800a806:	4610      	mov	r0, r2
 800a808:	4619      	mov	r1, r3
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	895b      	ldrh	r3, [r3, #10]
 800a80e:	b29b      	uxth	r3, r3
 800a810:	2200      	movs	r2, #0
 800a812:	461c      	mov	r4, r3
 800a814:	4615      	mov	r5, r2
 800a816:	4622      	mov	r2, r4
 800a818:	462b      	mov	r3, r5
 800a81a:	f7f6 f9c7 	bl	8000bac <__aeabi_uldivmod>
 800a81e:	4602      	mov	r2, r0
 800a820:	460b      	mov	r3, r1
 800a822:	4613      	mov	r3, r2
 800a824:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	1d1a      	adds	r2, r3, #4
 800a82a:	61ba      	str	r2, [r7, #24]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d101      	bne.n	800a83a <clmt_clust+0x6c>
 800a836:	2300      	movs	r3, #0
 800a838:	e010      	b.n	800a85c <clmt_clust+0x8e>
		if (cl < ncl) break;	/* In this fragment? */
 800a83a:	69fa      	ldr	r2, [r7, #28]
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	429a      	cmp	r2, r3
 800a840:	d307      	bcc.n	800a852 <clmt_clust+0x84>
		cl -= ncl; tbl++;		/* Next fragment */
 800a842:	69fa      	ldr	r2, [r7, #28]
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	1ad3      	subs	r3, r2, r3
 800a848:	61fb      	str	r3, [r7, #28]
 800a84a:	69bb      	ldr	r3, [r7, #24]
 800a84c:	3304      	adds	r3, #4
 800a84e:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a850:	e7e9      	b.n	800a826 <clmt_clust+0x58>
		if (cl < ncl) break;	/* In this fragment? */
 800a852:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a854:	69bb      	ldr	r3, [r7, #24]
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	69fb      	ldr	r3, [r7, #28]
 800a85a:	4413      	add	r3, r2
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3720      	adds	r7, #32
 800a860:	46bd      	mov	sp, r7
 800a862:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800a866 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a866:	b580      	push	{r7, lr}
 800a868:	b086      	sub	sp, #24
 800a86a:	af00      	add	r7, sp, #0
 800a86c:	6078      	str	r0, [r7, #4]
 800a86e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	2b04      	cmp	r3, #4
 800a87c:	d102      	bne.n	800a884 <dir_sdi+0x1e>
 800a87e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a882:	e001      	b.n	800a888 <dir_sdi+0x22>
 800a884:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	429a      	cmp	r2, r3
 800a88c:	d904      	bls.n	800a898 <dir_sdi+0x32>
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	f003 031f 	and.w	r3, r3, #31
 800a894:	2b00      	cmp	r3, #0
 800a896:	d001      	beq.n	800a89c <dir_sdi+0x36>
		return FR_INT_ERR;
 800a898:	2302      	movs	r3, #2
 800a89a:	e074      	b.n	800a986 <dir_sdi+0x120>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	683a      	ldr	r2, [r7, #0]
 800a8a0:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d109      	bne.n	800a8c2 <dir_sdi+0x5c>
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	781b      	ldrb	r3, [r3, #0]
 800a8b2:	2b02      	cmp	r3, #2
 800a8b4:	d905      	bls.n	800a8c2 <dir_sdi+0x5c>
		clst = fs->dirbase;
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8ba:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a8c2:	697b      	ldr	r3, [r7, #20]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10c      	bne.n	800a8e2 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	095b      	lsrs	r3, r3, #5
 800a8cc:	693a      	ldr	r2, [r7, #16]
 800a8ce:	8912      	ldrh	r2, [r2, #8]
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d301      	bcc.n	800a8d8 <dir_sdi+0x72>
 800a8d4:	2302      	movs	r3, #2
 800a8d6:	e056      	b.n	800a986 <dir_sdi+0x120>
		dp->sect = fs->dirbase;
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	639a      	str	r2, [r3, #56]	@ 0x38
 800a8e0:	e02d      	b.n	800a93e <dir_sdi+0xd8>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	895b      	ldrh	r3, [r3, #10]
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	899b      	ldrh	r3, [r3, #12]
 800a8ec:	fb02 f303 	mul.w	r3, r2, r3
 800a8f0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a8f2:	e019      	b.n	800a928 <dir_sdi+0xc2>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	6979      	ldr	r1, [r7, #20]
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	f7ff f9e5 	bl	8009cc8 <get_fat>
 800a8fe:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a906:	d101      	bne.n	800a90c <dir_sdi+0xa6>
 800a908:	2301      	movs	r3, #1
 800a90a:	e03c      	b.n	800a986 <dir_sdi+0x120>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	2b01      	cmp	r3, #1
 800a910:	d904      	bls.n	800a91c <dir_sdi+0xb6>
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a916:	697a      	ldr	r2, [r7, #20]
 800a918:	429a      	cmp	r2, r3
 800a91a:	d301      	bcc.n	800a920 <dir_sdi+0xba>
 800a91c:	2302      	movs	r3, #2
 800a91e:	e032      	b.n	800a986 <dir_sdi+0x120>
			ofs -= csz;
 800a920:	683a      	ldr	r2, [r7, #0]
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	1ad3      	subs	r3, r2, r3
 800a926:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a928:	683a      	ldr	r2, [r7, #0]
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	429a      	cmp	r2, r3
 800a92e:	d2e1      	bcs.n	800a8f4 <dir_sdi+0x8e>
		}
		dp->sect = clust2sect(fs, clst);
 800a930:	6979      	ldr	r1, [r7, #20]
 800a932:	6938      	ldr	r0, [r7, #16]
 800a934:	f7ff f9a8 	bl	8009c88 <clust2sect>
 800a938:	4602      	mov	r2, r0
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	697a      	ldr	r2, [r7, #20]
 800a942:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d101      	bne.n	800a950 <dir_sdi+0xea>
 800a94c:	2302      	movs	r3, #2
 800a94e:	e01a      	b.n	800a986 <dir_sdi+0x120>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a954:	693b      	ldr	r3, [r7, #16]
 800a956:	899b      	ldrh	r3, [r3, #12]
 800a958:	4619      	mov	r1, r3
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a960:	441a      	add	r2, r3
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a966:	693b      	ldr	r3, [r7, #16]
 800a968:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	899b      	ldrh	r3, [r3, #12]
 800a970:	461a      	mov	r2, r3
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	fbb3 f0f2 	udiv	r0, r3, r2
 800a978:	fb00 f202 	mul.w	r2, r0, r2
 800a97c:	1a9b      	subs	r3, r3, r2
 800a97e:	18ca      	adds	r2, r1, r3
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800a984:	2300      	movs	r3, #0
}
 800a986:	4618      	mov	r0, r3
 800a988:	3718      	adds	r7, #24
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}

0800a98e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a98e:	b580      	push	{r7, lr}
 800a990:	b086      	sub	sp, #24
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
 800a996:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a2:	3320      	adds	r3, #32
 800a9a4:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d00b      	beq.n	800a9c6 <dir_next+0x38>
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	781b      	ldrb	r3, [r3, #0]
 800a9b2:	2b04      	cmp	r3, #4
 800a9b4:	d102      	bne.n	800a9bc <dir_next+0x2e>
 800a9b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a9ba:	e001      	b.n	800a9c0 <dir_next+0x32>
 800a9bc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	429a      	cmp	r2, r3
 800a9c4:	d801      	bhi.n	800a9ca <dir_next+0x3c>
 800a9c6:	2304      	movs	r3, #4
 800a9c8:	e0c3      	b.n	800ab52 <dir_next+0x1c4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	899b      	ldrh	r3, [r3, #12]
 800a9ce:	461a      	mov	r2, r3
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a9d6:	fb01 f202 	mul.w	r2, r1, r2
 800a9da:	1a9b      	subs	r3, r3, r2
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f040 80a5 	bne.w	800ab2c <dir_next+0x19e>
		dp->sect++;				/* Next sector */
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a9e6:	1c5a      	adds	r2, r3, #1
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d10b      	bne.n	800aa0c <dir_next+0x7e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	095b      	lsrs	r3, r3, #5
 800a9f8:	68fa      	ldr	r2, [r7, #12]
 800a9fa:	8912      	ldrh	r2, [r2, #8]
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	f0c0 8095 	bcc.w	800ab2c <dir_next+0x19e>
				dp->sect = 0; return FR_NO_FILE;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	2200      	movs	r2, #0
 800aa06:	639a      	str	r2, [r3, #56]	@ 0x38
 800aa08:	2304      	movs	r3, #4
 800aa0a:	e0a2      	b.n	800ab52 <dir_next+0x1c4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	899b      	ldrh	r3, [r3, #12]
 800aa10:	461a      	mov	r2, r3
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa18:	68fa      	ldr	r2, [r7, #12]
 800aa1a:	8952      	ldrh	r2, [r2, #10]
 800aa1c:	3a01      	subs	r2, #1
 800aa1e:	4013      	ands	r3, r2
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f040 8083 	bne.w	800ab2c <dir_next+0x19e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	4610      	mov	r0, r2
 800aa30:	f7ff f94a 	bl	8009cc8 <get_fat>
 800aa34:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	2b01      	cmp	r3, #1
 800aa3a:	d801      	bhi.n	800aa40 <dir_next+0xb2>
 800aa3c:	2302      	movs	r3, #2
 800aa3e:	e088      	b.n	800ab52 <dir_next+0x1c4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800aa40:	697b      	ldr	r3, [r7, #20]
 800aa42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa46:	d101      	bne.n	800aa4c <dir_next+0xbe>
 800aa48:	2301      	movs	r3, #1
 800aa4a:	e082      	b.n	800ab52 <dir_next+0x1c4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa50:	697a      	ldr	r2, [r7, #20]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d360      	bcc.n	800ab18 <dir_next+0x18a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d104      	bne.n	800aa66 <dir_next+0xd8>
						dp->sect = 0; return FR_NO_FILE;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2200      	movs	r2, #0
 800aa60:	639a      	str	r2, [r3, #56]	@ 0x38
 800aa62:	2304      	movs	r3, #4
 800aa64:	e075      	b.n	800ab52 <dir_next+0x1c4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800aa66:	687a      	ldr	r2, [r7, #4]
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	4610      	mov	r0, r2
 800aa70:	f7ff fdac 	bl	800a5cc <create_chain>
 800aa74:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d101      	bne.n	800aa80 <dir_next+0xf2>
 800aa7c:	2307      	movs	r3, #7
 800aa7e:	e068      	b.n	800ab52 <dir_next+0x1c4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	d101      	bne.n	800aa8a <dir_next+0xfc>
 800aa86:	2302      	movs	r3, #2
 800aa88:	e063      	b.n	800ab52 <dir_next+0x1c4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa90:	d101      	bne.n	800aa96 <dir_next+0x108>
 800aa92:	2301      	movs	r3, #1
 800aa94:	e05d      	b.n	800ab52 <dir_next+0x1c4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	79db      	ldrb	r3, [r3, #7]
 800aa9a:	f043 0304 	orr.w	r3, r3, #4
 800aa9e:	b2da      	uxtb	r2, r3
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800aaa4:	68f8      	ldr	r0, [r7, #12]
 800aaa6:	f7ff f80d 	bl	8009ac4 <sync_window>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d001      	beq.n	800aab4 <dir_next+0x126>
 800aab0:	2301      	movs	r3, #1
 800aab2:	e04e      	b.n	800ab52 <dir_next+0x1c4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	899b      	ldrh	r3, [r3, #12]
 800aabe:	461a      	mov	r2, r3
 800aac0:	2100      	movs	r1, #0
 800aac2:	f7fe fe05 	bl	80096d0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800aac6:	2300      	movs	r3, #0
 800aac8:	613b      	str	r3, [r7, #16]
 800aaca:	6979      	ldr	r1, [r7, #20]
 800aacc:	68f8      	ldr	r0, [r7, #12]
 800aace:	f7ff f8db 	bl	8009c88 <clust2sect>
 800aad2:	4602      	mov	r2, r0
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	63da      	str	r2, [r3, #60]	@ 0x3c
 800aad8:	e012      	b.n	800ab00 <dir_next+0x172>
						fs->wflag = 1;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2201      	movs	r2, #1
 800aade:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f7fe ffef 	bl	8009ac4 <sync_window>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d001      	beq.n	800aaf0 <dir_next+0x162>
 800aaec:	2301      	movs	r3, #1
 800aaee:	e030      	b.n	800ab52 <dir_next+0x1c4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	613b      	str	r3, [r7, #16]
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aafa:	1c5a      	adds	r2, r3, #1
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	63da      	str	r2, [r3, #60]	@ 0x3c
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	895b      	ldrh	r3, [r3, #10]
 800ab04:	461a      	mov	r2, r3
 800ab06:	693b      	ldr	r3, [r7, #16]
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d3e6      	bcc.n	800aada <dir_next+0x14c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	1ad2      	subs	r2, r2, r3
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	63da      	str	r2, [r3, #60]	@ 0x3c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	697a      	ldr	r2, [r7, #20]
 800ab1c:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 800ab1e:	6979      	ldr	r1, [r7, #20]
 800ab20:	68f8      	ldr	r0, [r7, #12]
 800ab22:	f7ff f8b1 	bl	8009c88 <clust2sect>
 800ab26:	4602      	mov	r2, r0
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	68ba      	ldr	r2, [r7, #8]
 800ab30:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	899b      	ldrh	r3, [r3, #12]
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	fbb3 f0f2 	udiv	r0, r3, r2
 800ab44:	fb00 f202 	mul.w	r2, r0, r2
 800ab48:	1a9b      	subs	r3, r3, r2
 800ab4a:	18ca      	adds	r2, r1, r3
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3718      	adds	r7, #24
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bd80      	pop	{r7, pc}

0800ab5a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800ab5a:	b580      	push	{r7, lr}
 800ab5c:	b086      	sub	sp, #24
 800ab5e:	af00      	add	r7, sp, #0
 800ab60:	6078      	str	r0, [r7, #4]
 800ab62:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ab6a:	2100      	movs	r1, #0
 800ab6c:	6878      	ldr	r0, [r7, #4]
 800ab6e:	f7ff fe7a 	bl	800a866 <dir_sdi>
 800ab72:	4603      	mov	r3, r0
 800ab74:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ab76:	7dfb      	ldrb	r3, [r7, #23]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d140      	bne.n	800abfe <dir_alloc+0xa4>
		n = 0;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab84:	4619      	mov	r1, r3
 800ab86:	68f8      	ldr	r0, [r7, #12]
 800ab88:	f7fe ffe0 	bl	8009b4c <move_window>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ab90:	7dfb      	ldrb	r3, [r7, #23]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d132      	bne.n	800abfc <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	2b04      	cmp	r3, #4
 800ab9c:	d108      	bne.n	800abb0 <dir_alloc+0x56>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	b25b      	sxtb	r3, r3
 800aba6:	43db      	mvns	r3, r3
 800aba8:	b2db      	uxtb	r3, r3
 800abaa:	09db      	lsrs	r3, r3, #7
 800abac:	b2db      	uxtb	r3, r3
 800abae:	e00f      	b.n	800abd0 <dir_alloc+0x76>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	2be5      	cmp	r3, #229	@ 0xe5
 800abb8:	d004      	beq.n	800abc4 <dir_alloc+0x6a>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d101      	bne.n	800abc8 <dir_alloc+0x6e>
 800abc4:	2301      	movs	r3, #1
 800abc6:	e000      	b.n	800abca <dir_alloc+0x70>
 800abc8:	2300      	movs	r3, #0
 800abca:	f003 0301 	and.w	r3, r3, #1
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d007      	beq.n	800abe4 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	3301      	adds	r3, #1
 800abd8:	613b      	str	r3, [r7, #16]
 800abda:	693a      	ldr	r2, [r7, #16]
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d102      	bne.n	800abe8 <dir_alloc+0x8e>
 800abe2:	e00c      	b.n	800abfe <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800abe4:	2300      	movs	r3, #0
 800abe6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800abe8:	2101      	movs	r1, #1
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f7ff fecf 	bl	800a98e <dir_next>
 800abf0:	4603      	mov	r3, r0
 800abf2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800abf4:	7dfb      	ldrb	r3, [r7, #23]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d0c2      	beq.n	800ab80 <dir_alloc+0x26>
 800abfa:	e000      	b.n	800abfe <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800abfc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800abfe:	7dfb      	ldrb	r3, [r7, #23]
 800ac00:	2b04      	cmp	r3, #4
 800ac02:	d101      	bne.n	800ac08 <dir_alloc+0xae>
 800ac04:	2307      	movs	r3, #7
 800ac06:	75fb      	strb	r3, [r7, #23]
	return res;
 800ac08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	3718      	adds	r7, #24
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}

0800ac12 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ac12:	b580      	push	{r7, lr}
 800ac14:	b084      	sub	sp, #16
 800ac16:	af00      	add	r7, sp, #0
 800ac18:	6078      	str	r0, [r7, #4]
 800ac1a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ac1c:	683b      	ldr	r3, [r7, #0]
 800ac1e:	331a      	adds	r3, #26
 800ac20:	4618      	mov	r0, r3
 800ac22:	f7fe fb4f 	bl	80092c4 <ld_word>
 800ac26:	4603      	mov	r3, r0
 800ac28:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	2b03      	cmp	r3, #3
 800ac30:	d109      	bne.n	800ac46 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	3314      	adds	r3, #20
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7fe fb44 	bl	80092c4 <ld_word>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	041b      	lsls	r3, r3, #16
 800ac40:	68fa      	ldr	r2, [r7, #12]
 800ac42:	4313      	orrs	r3, r2
 800ac44:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800ac46:	68fb      	ldr	r3, [r7, #12]
}
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3710      	adds	r7, #16
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b084      	sub	sp, #16
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	60f8      	str	r0, [r7, #12]
 800ac58:	60b9      	str	r1, [r7, #8]
 800ac5a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	331a      	adds	r3, #26
 800ac60:	687a      	ldr	r2, [r7, #4]
 800ac62:	b292      	uxth	r2, r2
 800ac64:	4611      	mov	r1, r2
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7fe fc42 	bl	80094f0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	781b      	ldrb	r3, [r3, #0]
 800ac70:	2b03      	cmp	r3, #3
 800ac72:	d109      	bne.n	800ac88 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	f103 0214 	add.w	r2, r3, #20
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	0c1b      	lsrs	r3, r3, #16
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	4619      	mov	r1, r3
 800ac82:	4610      	mov	r0, r2
 800ac84:	f7fe fc34 	bl	80094f0 <st_word>
	}
}
 800ac88:	bf00      	nop
 800ac8a:	3710      	adds	r7, #16
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800ac90:	b590      	push	{r4, r7, lr}
 800ac92:	b087      	sub	sp, #28
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
 800ac98:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	331a      	adds	r3, #26
 800ac9e:	4618      	mov	r0, r3
 800aca0:	f7fe fb10 	bl	80092c4 <ld_word>
 800aca4:	4603      	mov	r3, r0
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d001      	beq.n	800acae <cmp_lfn+0x1e>
 800acaa:	2300      	movs	r3, #0
 800acac:	e059      	b.n	800ad62 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	781b      	ldrb	r3, [r3, #0]
 800acb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800acb6:	1e5a      	subs	r2, r3, #1
 800acb8:	4613      	mov	r3, r2
 800acba:	005b      	lsls	r3, r3, #1
 800acbc:	4413      	add	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	4413      	add	r3, r2
 800acc2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800acc4:	2301      	movs	r3, #1
 800acc6:	81fb      	strh	r3, [r7, #14]
 800acc8:	2300      	movs	r3, #0
 800acca:	613b      	str	r3, [r7, #16]
 800accc:	e033      	b.n	800ad36 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800acce:	4a27      	ldr	r2, [pc, #156]	@ (800ad6c <cmp_lfn+0xdc>)
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	4413      	add	r3, r2
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	461a      	mov	r2, r3
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	4413      	add	r3, r2
 800acdc:	4618      	mov	r0, r3
 800acde:	f7fe faf1 	bl	80092c4 <ld_word>
 800ace2:	4603      	mov	r3, r0
 800ace4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800ace6:	89fb      	ldrh	r3, [r7, #14]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d01a      	beq.n	800ad22 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800acec:	697b      	ldr	r3, [r7, #20]
 800acee:	2bfe      	cmp	r3, #254	@ 0xfe
 800acf0:	d812      	bhi.n	800ad18 <cmp_lfn+0x88>
 800acf2:	89bb      	ldrh	r3, [r7, #12]
 800acf4:	4618      	mov	r0, r3
 800acf6:	f003 ff39 	bl	800eb6c <ff_wtoupper>
 800acfa:	4603      	mov	r3, r0
 800acfc:	461c      	mov	r4, r3
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	1c5a      	adds	r2, r3, #1
 800ad02:	617a      	str	r2, [r7, #20]
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	687a      	ldr	r2, [r7, #4]
 800ad08:	4413      	add	r3, r2
 800ad0a:	881b      	ldrh	r3, [r3, #0]
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	f003 ff2d 	bl	800eb6c <ff_wtoupper>
 800ad12:	4603      	mov	r3, r0
 800ad14:	429c      	cmp	r4, r3
 800ad16:	d001      	beq.n	800ad1c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800ad18:	2300      	movs	r3, #0
 800ad1a:	e022      	b.n	800ad62 <cmp_lfn+0xd2>
			}
			wc = uc;
 800ad1c:	89bb      	ldrh	r3, [r7, #12]
 800ad1e:	81fb      	strh	r3, [r7, #14]
 800ad20:	e006      	b.n	800ad30 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800ad22:	89bb      	ldrh	r3, [r7, #12]
 800ad24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d001      	beq.n	800ad30 <cmp_lfn+0xa0>
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	e018      	b.n	800ad62 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	3301      	adds	r3, #1
 800ad34:	613b      	str	r3, [r7, #16]
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	2b0c      	cmp	r3, #12
 800ad3a:	d9c8      	bls.n	800acce <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	781b      	ldrb	r3, [r3, #0]
 800ad40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d00b      	beq.n	800ad60 <cmp_lfn+0xd0>
 800ad48:	89fb      	ldrh	r3, [r7, #14]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d008      	beq.n	800ad60 <cmp_lfn+0xd0>
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	005b      	lsls	r3, r3, #1
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	4413      	add	r3, r2
 800ad56:	881b      	ldrh	r3, [r3, #0]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d001      	beq.n	800ad60 <cmp_lfn+0xd0>
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	e000      	b.n	800ad62 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800ad60:	2301      	movs	r3, #1
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	371c      	adds	r7, #28
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd90      	pop	{r4, r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	080182f0 	.word	0x080182f0

0800ad70 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b086      	sub	sp, #24
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	331a      	adds	r3, #26
 800ad7e:	4618      	mov	r0, r3
 800ad80:	f7fe faa0 	bl	80092c4 <ld_word>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <pick_lfn+0x1e>
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	e04d      	b.n	800ae2a <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ad96:	1e5a      	subs	r2, r3, #1
 800ad98:	4613      	mov	r3, r2
 800ad9a:	005b      	lsls	r3, r3, #1
 800ad9c:	4413      	add	r3, r2
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	4413      	add	r3, r2
 800ada2:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800ada4:	2301      	movs	r3, #1
 800ada6:	81fb      	strh	r3, [r7, #14]
 800ada8:	2300      	movs	r3, #0
 800adaa:	613b      	str	r3, [r7, #16]
 800adac:	e028      	b.n	800ae00 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800adae:	4a21      	ldr	r2, [pc, #132]	@ (800ae34 <pick_lfn+0xc4>)
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	4413      	add	r3, r2
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	461a      	mov	r2, r3
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	4413      	add	r3, r2
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7fe fa81 	bl	80092c4 <ld_word>
 800adc2:	4603      	mov	r3, r0
 800adc4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800adc6:	89fb      	ldrh	r3, [r7, #14]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d00f      	beq.n	800adec <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	2bfe      	cmp	r3, #254	@ 0xfe
 800add0:	d901      	bls.n	800add6 <pick_lfn+0x66>
 800add2:	2300      	movs	r3, #0
 800add4:	e029      	b.n	800ae2a <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800add6:	89bb      	ldrh	r3, [r7, #12]
 800add8:	81fb      	strh	r3, [r7, #14]
 800adda:	697b      	ldr	r3, [r7, #20]
 800addc:	1c5a      	adds	r2, r3, #1
 800adde:	617a      	str	r2, [r7, #20]
 800ade0:	005b      	lsls	r3, r3, #1
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	4413      	add	r3, r2
 800ade6:	89fa      	ldrh	r2, [r7, #14]
 800ade8:	801a      	strh	r2, [r3, #0]
 800adea:	e006      	b.n	800adfa <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800adec:	89bb      	ldrh	r3, [r7, #12]
 800adee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d001      	beq.n	800adfa <pick_lfn+0x8a>
 800adf6:	2300      	movs	r3, #0
 800adf8:	e017      	b.n	800ae2a <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	3301      	adds	r3, #1
 800adfe:	613b      	str	r3, [r7, #16]
 800ae00:	693b      	ldr	r3, [r7, #16]
 800ae02:	2b0c      	cmp	r3, #12
 800ae04:	d9d3      	bls.n	800adae <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d00a      	beq.n	800ae28 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	2bfe      	cmp	r3, #254	@ 0xfe
 800ae16:	d901      	bls.n	800ae1c <pick_lfn+0xac>
 800ae18:	2300      	movs	r3, #0
 800ae1a:	e006      	b.n	800ae2a <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	005b      	lsls	r3, r3, #1
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	4413      	add	r3, r2
 800ae24:	2200      	movs	r2, #0
 800ae26:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800ae28:	2301      	movs	r3, #1
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3718      	adds	r7, #24
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	080182f0 	.word	0x080182f0

0800ae38 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b088      	sub	sp, #32
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	60f8      	str	r0, [r7, #12]
 800ae40:	60b9      	str	r1, [r7, #8]
 800ae42:	4611      	mov	r1, r2
 800ae44:	461a      	mov	r2, r3
 800ae46:	460b      	mov	r3, r1
 800ae48:	71fb      	strb	r3, [r7, #7]
 800ae4a:	4613      	mov	r3, r2
 800ae4c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	330d      	adds	r3, #13
 800ae52:	79ba      	ldrb	r2, [r7, #6]
 800ae54:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ae56:	68bb      	ldr	r3, [r7, #8]
 800ae58:	330b      	adds	r3, #11
 800ae5a:	220f      	movs	r2, #15
 800ae5c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	330c      	adds	r3, #12
 800ae62:	2200      	movs	r2, #0
 800ae64:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	331a      	adds	r3, #26
 800ae6a:	2100      	movs	r1, #0
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fe fb3f 	bl	80094f0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ae72:	79fb      	ldrb	r3, [r7, #7]
 800ae74:	1e5a      	subs	r2, r3, #1
 800ae76:	4613      	mov	r3, r2
 800ae78:	005b      	lsls	r3, r3, #1
 800ae7a:	4413      	add	r3, r2
 800ae7c:	009b      	lsls	r3, r3, #2
 800ae7e:	4413      	add	r3, r2
 800ae80:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ae82:	2300      	movs	r3, #0
 800ae84:	82fb      	strh	r3, [r7, #22]
 800ae86:	2300      	movs	r3, #0
 800ae88:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ae8a:	8afb      	ldrh	r3, [r7, #22]
 800ae8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ae90:	4293      	cmp	r3, r2
 800ae92:	d007      	beq.n	800aea4 <put_lfn+0x6c>
 800ae94:	69fb      	ldr	r3, [r7, #28]
 800ae96:	1c5a      	adds	r2, r3, #1
 800ae98:	61fa      	str	r2, [r7, #28]
 800ae9a:	005b      	lsls	r3, r3, #1
 800ae9c:	68fa      	ldr	r2, [r7, #12]
 800ae9e:	4413      	add	r3, r2
 800aea0:	881b      	ldrh	r3, [r3, #0]
 800aea2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800aea4:	4a17      	ldr	r2, [pc, #92]	@ (800af04 <put_lfn+0xcc>)
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	4413      	add	r3, r2
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	461a      	mov	r2, r3
 800aeae:	68bb      	ldr	r3, [r7, #8]
 800aeb0:	4413      	add	r3, r2
 800aeb2:	8afa      	ldrh	r2, [r7, #22]
 800aeb4:	4611      	mov	r1, r2
 800aeb6:	4618      	mov	r0, r3
 800aeb8:	f7fe fb1a 	bl	80094f0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800aebc:	8afb      	ldrh	r3, [r7, #22]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d102      	bne.n	800aec8 <put_lfn+0x90>
 800aec2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aec6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800aec8:	69bb      	ldr	r3, [r7, #24]
 800aeca:	3301      	adds	r3, #1
 800aecc:	61bb      	str	r3, [r7, #24]
 800aece:	69bb      	ldr	r3, [r7, #24]
 800aed0:	2b0c      	cmp	r3, #12
 800aed2:	d9da      	bls.n	800ae8a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800aed4:	8afb      	ldrh	r3, [r7, #22]
 800aed6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d006      	beq.n	800aeec <put_lfn+0xb4>
 800aede:	69fb      	ldr	r3, [r7, #28]
 800aee0:	005b      	lsls	r3, r3, #1
 800aee2:	68fa      	ldr	r2, [r7, #12]
 800aee4:	4413      	add	r3, r2
 800aee6:	881b      	ldrh	r3, [r3, #0]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d103      	bne.n	800aef4 <put_lfn+0xbc>
 800aeec:	79fb      	ldrb	r3, [r7, #7]
 800aeee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aef2:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800aef4:	68bb      	ldr	r3, [r7, #8]
 800aef6:	79fa      	ldrb	r2, [r7, #7]
 800aef8:	701a      	strb	r2, [r3, #0]
}
 800aefa:	bf00      	nop
 800aefc:	3720      	adds	r7, #32
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	080182f0 	.word	0x080182f0

0800af08 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800af08:	b580      	push	{r7, lr}
 800af0a:	b08c      	sub	sp, #48	@ 0x30
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	60f8      	str	r0, [r7, #12]
 800af10:	60b9      	str	r1, [r7, #8]
 800af12:	607a      	str	r2, [r7, #4]
 800af14:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800af16:	220b      	movs	r2, #11
 800af18:	68b9      	ldr	r1, [r7, #8]
 800af1a:	68f8      	ldr	r0, [r7, #12]
 800af1c:	f7fe fbb7 	bl	800968e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	2b05      	cmp	r3, #5
 800af24:	d92b      	bls.n	800af7e <gen_numname+0x76>
		sr = seq;
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800af2a:	e022      	b.n	800af72 <gen_numname+0x6a>
			wc = *lfn++;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	1c9a      	adds	r2, r3, #2
 800af30:	607a      	str	r2, [r7, #4]
 800af32:	881b      	ldrh	r3, [r3, #0]
 800af34:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800af36:	2300      	movs	r3, #0
 800af38:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af3a:	e017      	b.n	800af6c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800af3c:	69fb      	ldr	r3, [r7, #28]
 800af3e:	005a      	lsls	r2, r3, #1
 800af40:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800af42:	f003 0301 	and.w	r3, r3, #1
 800af46:	4413      	add	r3, r2
 800af48:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800af4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800af4c:	085b      	lsrs	r3, r3, #1
 800af4e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800af50:	69fb      	ldr	r3, [r7, #28]
 800af52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af56:	2b00      	cmp	r3, #0
 800af58:	d005      	beq.n	800af66 <gen_numname+0x5e>
 800af5a:	69fb      	ldr	r3, [r7, #28]
 800af5c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800af60:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800af64:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800af66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af68:	3301      	adds	r3, #1
 800af6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800af6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af6e:	2b0f      	cmp	r3, #15
 800af70:	d9e4      	bls.n	800af3c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	881b      	ldrh	r3, [r3, #0]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1d8      	bne.n	800af2c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800af7a:	69fb      	ldr	r3, [r7, #28]
 800af7c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800af7e:	2307      	movs	r3, #7
 800af80:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	b2db      	uxtb	r3, r3
 800af86:	f003 030f 	and.w	r3, r3, #15
 800af8a:	b2db      	uxtb	r3, r3
 800af8c:	3330      	adds	r3, #48	@ 0x30
 800af8e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800af92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af96:	2b39      	cmp	r3, #57	@ 0x39
 800af98:	d904      	bls.n	800afa4 <gen_numname+0x9c>
 800af9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800af9e:	3307      	adds	r3, #7
 800afa0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800afa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afa6:	1e5a      	subs	r2, r3, #1
 800afa8:	62ba      	str	r2, [r7, #40]	@ 0x28
 800afaa:	3330      	adds	r3, #48	@ 0x30
 800afac:	443b      	add	r3, r7
 800afae:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800afb2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	091b      	lsrs	r3, r3, #4
 800afba:	603b      	str	r3, [r7, #0]
	} while (seq);
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d1df      	bne.n	800af82 <gen_numname+0x7a>
	ns[i] = '~';
 800afc2:	f107 0214 	add.w	r2, r7, #20
 800afc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afc8:	4413      	add	r3, r2
 800afca:	227e      	movs	r2, #126	@ 0x7e
 800afcc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800afce:	2300      	movs	r3, #0
 800afd0:	627b      	str	r3, [r7, #36]	@ 0x24
 800afd2:	e002      	b.n	800afda <gen_numname+0xd2>
 800afd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afd6:	3301      	adds	r3, #1
 800afd8:	627b      	str	r3, [r7, #36]	@ 0x24
 800afda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800afdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afde:	429a      	cmp	r2, r3
 800afe0:	d205      	bcs.n	800afee <gen_numname+0xe6>
 800afe2:	68fa      	ldr	r2, [r7, #12]
 800afe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afe6:	4413      	add	r3, r2
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	2b20      	cmp	r3, #32
 800afec:	d1f2      	bne.n	800afd4 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800afee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff0:	2b07      	cmp	r3, #7
 800aff2:	d807      	bhi.n	800b004 <gen_numname+0xfc>
 800aff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aff6:	1c5a      	adds	r2, r3, #1
 800aff8:	62ba      	str	r2, [r7, #40]	@ 0x28
 800affa:	3330      	adds	r3, #48	@ 0x30
 800affc:	443b      	add	r3, r7
 800affe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800b002:	e000      	b.n	800b006 <gen_numname+0xfe>
 800b004:	2120      	movs	r1, #32
 800b006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b008:	1c5a      	adds	r2, r3, #1
 800b00a:	627a      	str	r2, [r7, #36]	@ 0x24
 800b00c:	68fa      	ldr	r2, [r7, #12]
 800b00e:	4413      	add	r3, r2
 800b010:	460a      	mov	r2, r1
 800b012:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800b014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b016:	2b07      	cmp	r3, #7
 800b018:	d9e9      	bls.n	800afee <gen_numname+0xe6>
}
 800b01a:	bf00      	nop
 800b01c:	bf00      	nop
 800b01e:	3730      	adds	r7, #48	@ 0x30
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800b024:	b480      	push	{r7}
 800b026:	b085      	sub	sp, #20
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800b02c:	2300      	movs	r3, #0
 800b02e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800b030:	230b      	movs	r3, #11
 800b032:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800b034:	7bfb      	ldrb	r3, [r7, #15]
 800b036:	b2da      	uxtb	r2, r3
 800b038:	0852      	lsrs	r2, r2, #1
 800b03a:	01db      	lsls	r3, r3, #7
 800b03c:	4313      	orrs	r3, r2
 800b03e:	b2da      	uxtb	r2, r3
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	1c59      	adds	r1, r3, #1
 800b044:	6079      	str	r1, [r7, #4]
 800b046:	781b      	ldrb	r3, [r3, #0]
 800b048:	4413      	add	r3, r2
 800b04a:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	3b01      	subs	r3, #1
 800b050:	60bb      	str	r3, [r7, #8]
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	2b00      	cmp	r3, #0
 800b056:	d1ed      	bne.n	800b034 <sum_sfn+0x10>
	return sum;
 800b058:	7bfb      	ldrb	r3, [r7, #15]
}
 800b05a:	4618      	mov	r0, r3
 800b05c:	3714      	adds	r7, #20
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr

0800b066 <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800b066:	b480      	push	{r7}
 800b068:	b087      	sub	sp, #28
 800b06a:	af00      	add	r7, sp, #0
 800b06c:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	3301      	adds	r3, #1
 800b072:	781b      	ldrb	r3, [r3, #0]
 800b074:	3301      	adds	r3, #1
 800b076:	015b      	lsls	r3, r3, #5
 800b078:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800b07a:	2300      	movs	r3, #0
 800b07c:	827b      	strh	r3, [r7, #18]
 800b07e:	2300      	movs	r3, #0
 800b080:	617b      	str	r3, [r7, #20]
 800b082:	e017      	b.n	800b0b4 <xdir_sum+0x4e>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800b084:	697b      	ldr	r3, [r7, #20]
 800b086:	2b02      	cmp	r3, #2
 800b088:	d103      	bne.n	800b092 <xdir_sum+0x2c>
			i++;
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	3301      	adds	r3, #1
 800b08e:	617b      	str	r3, [r7, #20]
 800b090:	e00d      	b.n	800b0ae <xdir_sum+0x48>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800b092:	8a7b      	ldrh	r3, [r7, #18]
 800b094:	03db      	lsls	r3, r3, #15
 800b096:	b29a      	uxth	r2, r3
 800b098:	8a7b      	ldrh	r3, [r7, #18]
 800b09a:	085b      	lsrs	r3, r3, #1
 800b09c:	b29b      	uxth	r3, r3
 800b09e:	4413      	add	r3, r2
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	6879      	ldr	r1, [r7, #4]
 800b0a4:	697a      	ldr	r2, [r7, #20]
 800b0a6:	440a      	add	r2, r1
 800b0a8:	7812      	ldrb	r2, [r2, #0]
 800b0aa:	4413      	add	r3, r2
 800b0ac:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800b0ae:	697b      	ldr	r3, [r7, #20]
 800b0b0:	3301      	adds	r3, #1
 800b0b2:	617b      	str	r3, [r7, #20]
 800b0b4:	697a      	ldr	r2, [r7, #20]
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d3e3      	bcc.n	800b084 <xdir_sum+0x1e>
		}
	}
	return sum;
 800b0bc:	8a7b      	ldrh	r3, [r7, #18]
}
 800b0be:	4618      	mov	r0, r3
 800b0c0:	371c      	adds	r7, #28
 800b0c2:	46bd      	mov	sp, r7
 800b0c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c8:	4770      	bx	lr

0800b0ca <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b084      	sub	sp, #16
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800b0d6:	e01f      	b.n	800b118 <xname_sum+0x4e>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800b0d8:	89bb      	ldrh	r3, [r7, #12]
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f003 fd46 	bl	800eb6c <ff_wtoupper>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800b0e4:	89fb      	ldrh	r3, [r7, #14]
 800b0e6:	03db      	lsls	r3, r3, #15
 800b0e8:	b29a      	uxth	r2, r3
 800b0ea:	89fb      	ldrh	r3, [r7, #14]
 800b0ec:	085b      	lsrs	r3, r3, #1
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	4413      	add	r3, r2
 800b0f2:	b29a      	uxth	r2, r3
 800b0f4:	89bb      	ldrh	r3, [r7, #12]
 800b0f6:	b2db      	uxtb	r3, r3
 800b0f8:	b29b      	uxth	r3, r3
 800b0fa:	4413      	add	r3, r2
 800b0fc:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800b0fe:	89fb      	ldrh	r3, [r7, #14]
 800b100:	03db      	lsls	r3, r3, #15
 800b102:	b29a      	uxth	r2, r3
 800b104:	89fb      	ldrh	r3, [r7, #14]
 800b106:	085b      	lsrs	r3, r3, #1
 800b108:	b29b      	uxth	r3, r3
 800b10a:	4413      	add	r3, r2
 800b10c:	b29a      	uxth	r2, r3
 800b10e:	89bb      	ldrh	r3, [r7, #12]
 800b110:	0a1b      	lsrs	r3, r3, #8
 800b112:	b29b      	uxth	r3, r3
 800b114:	4413      	add	r3, r2
 800b116:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	1c9a      	adds	r2, r3, #2
 800b11c:	607a      	str	r2, [r7, #4]
 800b11e:	881b      	ldrh	r3, [r3, #0]
 800b120:	81bb      	strh	r3, [r7, #12]
 800b122:	89bb      	ldrh	r3, [r7, #12]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d1d7      	bne.n	800b0d8 <xname_sum+0xe>
	}
	return sum;
 800b128:	89fb      	ldrh	r3, [r7, #14]
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}

0800b132 <get_xdir_info>:
static
void get_xdir_info (
	BYTE* dirb,			/* Pointer to the direcotry entry block 85+C0+C1s */
	FILINFO* fno		/* Buffer to store the extracted file information */
)
{
 800b132:	b580      	push	{r7, lr}
 800b134:	b086      	sub	sp, #24
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
 800b13a:	6039      	str	r1, [r7, #0]
#if !_LFN_UNICODE
	UINT nc;
#endif

	/* Get file name */
	di = 0;
 800b13c:	2300      	movs	r3, #0
 800b13e:	617b      	str	r3, [r7, #20]
		w = ld_word(dirb + si);					/* Get a character */
		if (di >= _MAX_LFN) { di = 0; break; }	/* Buffer overflow --> inaccessible object name */
		fno->fname[di] = w;						/* Store it */
	}
#else
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800b140:	2340      	movs	r3, #64	@ 0x40
 800b142:	613b      	str	r3, [r7, #16]
 800b144:	2300      	movs	r3, #0
 800b146:	60fb      	str	r3, [r7, #12]
 800b148:	e02c      	b.n	800b1a4 <get_xdir_info+0x72>
		if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	f003 031f 	and.w	r3, r3, #31
 800b150:	2b00      	cmp	r3, #0
 800b152:	d102      	bne.n	800b15a <get_xdir_info+0x28>
 800b154:	693b      	ldr	r3, [r7, #16]
 800b156:	3302      	adds	r3, #2
 800b158:	613b      	str	r3, [r7, #16]
		w = ff_convert(ld_word(dirb + si), 0);	/* Get a character and Unicode -> OEM */
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	693b      	ldr	r3, [r7, #16]
 800b15e:	4413      	add	r3, r2
 800b160:	4618      	mov	r0, r3
 800b162:	f7fe f8af 	bl	80092c4 <ld_word>
 800b166:	4603      	mov	r3, r0
 800b168:	2100      	movs	r1, #0
 800b16a:	4618      	mov	r0, r3
 800b16c:	f003 fcc2 	bl	800eaf4 <ff_convert>
 800b170:	4603      	mov	r3, r0
 800b172:	817b      	strh	r3, [r7, #10]
		if (_DF1S && w >= 0x100) {				/* Is it a double byte char? (always false at SBCS cfg) */
			fno->fname[di++] = (char)(w >> 8);	/* Put 1st byte of the DBC */
		}
		if (w == 0 || di >= _MAX_LFN) { di = 0; break; }	/* Invalid char or buffer overflow --> inaccessible object name */
 800b174:	897b      	ldrh	r3, [r7, #10]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d002      	beq.n	800b180 <get_xdir_info+0x4e>
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	2bfe      	cmp	r3, #254	@ 0xfe
 800b17e:	d902      	bls.n	800b186 <get_xdir_info+0x54>
 800b180:	2300      	movs	r3, #0
 800b182:	617b      	str	r3, [r7, #20]
 800b184:	e015      	b.n	800b1b2 <get_xdir_info+0x80>
		fno->fname[di++] = (char)w;
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	1c5a      	adds	r2, r3, #1
 800b18a:	617a      	str	r2, [r7, #20]
 800b18c:	897a      	ldrh	r2, [r7, #10]
 800b18e:	b2d1      	uxtb	r1, r2
 800b190:	683a      	ldr	r2, [r7, #0]
 800b192:	4413      	add	r3, r2
 800b194:	460a      	mov	r2, r1
 800b196:	769a      	strb	r2, [r3, #26]
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800b198:	693b      	ldr	r3, [r7, #16]
 800b19a:	3302      	adds	r3, #2
 800b19c:	613b      	str	r3, [r7, #16]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	60fb      	str	r3, [r7, #12]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	3323      	adds	r3, #35	@ 0x23
 800b1a8:	781b      	ldrb	r3, [r3, #0]
 800b1aa:	461a      	mov	r2, r3
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d3cb      	bcc.n	800b14a <get_xdir_info+0x18>
	}
#endif
	if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800b1b2:	697b      	ldr	r3, [r7, #20]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d106      	bne.n	800b1c6 <get_xdir_info+0x94>
 800b1b8:	697b      	ldr	r3, [r7, #20]
 800b1ba:	1c5a      	adds	r2, r3, #1
 800b1bc:	617a      	str	r2, [r7, #20]
 800b1be:	683a      	ldr	r2, [r7, #0]
 800b1c0:	4413      	add	r3, r2
 800b1c2:	223f      	movs	r2, #63	@ 0x3f
 800b1c4:	769a      	strb	r2, [r3, #26]
	fno->fname[di] = 0;						/* Terminate file name */
 800b1c6:	683a      	ldr	r2, [r7, #0]
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	331a      	adds	r3, #26
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	701a      	strb	r2, [r3, #0]

	fno->altname[0] = 0;							/* No SFN */
 800b1d2:	683b      	ldr	r3, [r7, #0]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	735a      	strb	r2, [r3, #13]
	fno->fattrib = dirb[XDIR_Attr];					/* Attribute */
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	791a      	ldrb	r2, [r3, #4]
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	731a      	strb	r2, [r3, #12]
	fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(dirb + XDIR_FileSize);	/* Size */
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	7b1b      	ldrb	r3, [r3, #12]
 800b1e4:	f003 0310 	and.w	r3, r3, #16
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d107      	bne.n	800b1fc <get_xdir_info+0xca>
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	3338      	adds	r3, #56	@ 0x38
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	f7fe f8a2 	bl	800933a <ld_qword>
 800b1f6:	4602      	mov	r2, r0
 800b1f8:	460b      	mov	r3, r1
 800b1fa:	e003      	b.n	800b204 <get_xdir_info+0xd2>
 800b1fc:	f04f 0200 	mov.w	r2, #0
 800b200:	f04f 0300 	mov.w	r3, #0
 800b204:	6839      	ldr	r1, [r7, #0]
 800b206:	e9c1 2300 	strd	r2, r3, [r1]
	fno->ftime = ld_word(dirb + XDIR_ModTime + 0);	/* Time */
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	330c      	adds	r3, #12
 800b20e:	4618      	mov	r0, r3
 800b210:	f7fe f858 	bl	80092c4 <ld_word>
 800b214:	4603      	mov	r3, r0
 800b216:	461a      	mov	r2, r3
 800b218:	683b      	ldr	r3, [r7, #0]
 800b21a:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dirb + XDIR_ModTime + 2);	/* Date */
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	330e      	adds	r3, #14
 800b220:	4618      	mov	r0, r3
 800b222:	f7fe f84f 	bl	80092c4 <ld_word>
 800b226:	4603      	mov	r3, r0
 800b228:	461a      	mov	r2, r3
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	811a      	strh	r2, [r3, #8]
}
 800b22e:	bf00      	nop
 800b230:	3718      	adds	r7, #24
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
	...

0800b238 <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800b238:	b590      	push	{r4, r7, lr}
 800b23a:	b087      	sub	sp, #28
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	695b      	ldr	r3, [r3, #20]
 800b246:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681a      	ldr	r2, [r3, #0]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b250:	4619      	mov	r1, r3
 800b252:	4610      	mov	r0, r2
 800b254:	f7fe fc7a 	bl	8009b4c <move_window>
 800b258:	4603      	mov	r3, r0
 800b25a:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800b25c:	7bfb      	ldrb	r3, [r7, #15]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d001      	beq.n	800b266 <load_xdir+0x2e>
 800b262:	7bfb      	ldrb	r3, [r7, #15]
 800b264:	e09f      	b.n	800b3a6 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b26a:	781b      	ldrb	r3, [r3, #0]
 800b26c:	2b85      	cmp	r3, #133	@ 0x85
 800b26e:	d001      	beq.n	800b274 <load_xdir+0x3c>
 800b270:	2302      	movs	r3, #2
 800b272:	e098      	b.n	800b3a6 <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b278:	2220      	movs	r2, #32
 800b27a:	4619      	mov	r1, r3
 800b27c:	6938      	ldr	r0, [r7, #16]
 800b27e:	f7fe fa06 	bl	800968e <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800b282:	693b      	ldr	r3, [r7, #16]
 800b284:	3301      	adds	r3, #1
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	3301      	adds	r3, #1
 800b28a:	015b      	lsls	r3, r3, #5
 800b28c:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	2b5f      	cmp	r3, #95	@ 0x5f
 800b292:	d903      	bls.n	800b29c <load_xdir+0x64>
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800b29a:	d901      	bls.n	800b2a0 <load_xdir+0x68>
 800b29c:	2302      	movs	r3, #2
 800b29e:	e082      	b.n	800b3a6 <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800b2a0:	2100      	movs	r1, #0
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f7ff fb73 	bl	800a98e <dir_next>
 800b2a8:	4603      	mov	r3, r0
 800b2aa:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800b2ac:	7bfb      	ldrb	r3, [r7, #15]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <load_xdir+0x7e>
 800b2b2:	7bfb      	ldrb	r3, [r7, #15]
 800b2b4:	e077      	b.n	800b3a6 <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681a      	ldr	r2, [r3, #0]
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2be:	4619      	mov	r1, r3
 800b2c0:	4610      	mov	r0, r2
 800b2c2:	f7fe fc43 	bl	8009b4c <move_window>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800b2ca:	7bfb      	ldrb	r3, [r7, #15]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d001      	beq.n	800b2d4 <load_xdir+0x9c>
 800b2d0:	7bfb      	ldrb	r3, [r7, #15]
 800b2d2:	e068      	b.n	800b3a6 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	2bc0      	cmp	r3, #192	@ 0xc0
 800b2dc:	d001      	beq.n	800b2e2 <load_xdir+0xaa>
 800b2de:	2302      	movs	r3, #2
 800b2e0:	e061      	b.n	800b3a6 <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	f103 0020 	add.w	r0, r3, #32
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2ec:	2220      	movs	r2, #32
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	f7fe f9cd 	bl	800968e <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800b2f4:	693b      	ldr	r3, [r7, #16]
 800b2f6:	3323      	adds	r3, #35	@ 0x23
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	332c      	adds	r3, #44	@ 0x2c
 800b2fc:	4a2c      	ldr	r2, [pc, #176]	@ (800b3b0 <load_xdir+0x178>)
 800b2fe:	fba2 2303 	umull	r2, r3, r2, r3
 800b302:	08db      	lsrs	r3, r3, #3
 800b304:	015b      	lsls	r3, r3, #5
 800b306:	68ba      	ldr	r2, [r7, #8]
 800b308:	429a      	cmp	r2, r3
 800b30a:	d201      	bcs.n	800b310 <load_xdir+0xd8>
 800b30c:	2302      	movs	r3, #2
 800b30e:	e04a      	b.n	800b3a6 <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800b310:	2340      	movs	r3, #64	@ 0x40
 800b312:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800b314:	2100      	movs	r1, #0
 800b316:	6878      	ldr	r0, [r7, #4]
 800b318:	f7ff fb39 	bl	800a98e <dir_next>
 800b31c:	4603      	mov	r3, r0
 800b31e:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800b320:	7bfb      	ldrb	r3, [r7, #15]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d001      	beq.n	800b32a <load_xdir+0xf2>
 800b326:	7bfb      	ldrb	r3, [r7, #15]
 800b328:	e03d      	b.n	800b3a6 <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681a      	ldr	r2, [r3, #0]
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b332:	4619      	mov	r1, r3
 800b334:	4610      	mov	r0, r2
 800b336:	f7fe fc09 	bl	8009b4c <move_window>
 800b33a:	4603      	mov	r3, r0
 800b33c:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800b33e:	7bfb      	ldrb	r3, [r7, #15]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d001      	beq.n	800b348 <load_xdir+0x110>
 800b344:	7bfb      	ldrb	r3, [r7, #15]
 800b346:	e02e      	b.n	800b3a6 <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b34c:	781b      	ldrb	r3, [r3, #0]
 800b34e:	2bc1      	cmp	r3, #193	@ 0xc1
 800b350:	d001      	beq.n	800b356 <load_xdir+0x11e>
 800b352:	2302      	movs	r3, #2
 800b354:	e027      	b.n	800b3a6 <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800b356:	697b      	ldr	r3, [r7, #20]
 800b358:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800b35c:	d208      	bcs.n	800b370 <load_xdir+0x138>
 800b35e:	693a      	ldr	r2, [r7, #16]
 800b360:	697b      	ldr	r3, [r7, #20]
 800b362:	18d0      	adds	r0, r2, r3
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b368:	2220      	movs	r2, #32
 800b36a:	4619      	mov	r1, r3
 800b36c:	f7fe f98f 	bl	800968e <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	3320      	adds	r3, #32
 800b374:	617b      	str	r3, [r7, #20]
 800b376:	697a      	ldr	r2, [r7, #20]
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d3ca      	bcc.n	800b314 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800b384:	d80e      	bhi.n	800b3a4 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800b386:	6938      	ldr	r0, [r7, #16]
 800b388:	f7ff fe6d 	bl	800b066 <xdir_sum>
 800b38c:	4603      	mov	r3, r0
 800b38e:	461c      	mov	r4, r3
 800b390:	693b      	ldr	r3, [r7, #16]
 800b392:	3302      	adds	r3, #2
 800b394:	4618      	mov	r0, r3
 800b396:	f7fd ff95 	bl	80092c4 <ld_word>
 800b39a:	4603      	mov	r3, r0
 800b39c:	429c      	cmp	r4, r3
 800b39e:	d001      	beq.n	800b3a4 <load_xdir+0x16c>
 800b3a0:	2302      	movs	r3, #2
 800b3a2:	e000      	b.n	800b3a6 <load_xdir+0x16e>
	}
	return FR_OK;
 800b3a4:	2300      	movs	r3, #0
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	371c      	adds	r7, #28
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd90      	pop	{r4, r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	88888889 	.word	0x88888889

0800b3b4 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800b3b4:	b5b0      	push	{r4, r5, r7, lr}
 800b3b6:	b084      	sub	sp, #16
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
 800b3bc:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800b3be:	6839      	ldr	r1, [r7, #0]
 800b3c0:	6808      	ldr	r0, [r1, #0]
 800b3c2:	6879      	ldr	r1, [r7, #4]
 800b3c4:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800b3c6:	6839      	ldr	r1, [r7, #0]
 800b3c8:	6a08      	ldr	r0, [r1, #32]
 800b3ca:	6879      	ldr	r1, [r7, #4]
 800b3cc:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800b3ce:	6839      	ldr	r1, [r7, #0]
 800b3d0:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800b3d2:	b2c8      	uxtb	r0, r1
 800b3d4:	6879      	ldr	r1, [r7, #4]
 800b3d6:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800b3d8:	6839      	ldr	r1, [r7, #0]
 800b3da:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800b3dc:	2000      	movs	r0, #0
 800b3de:	460c      	mov	r4, r1
 800b3e0:	4605      	mov	r5, r0
 800b3e2:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	6879      	ldr	r1, [r7, #4]
 800b3ea:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3fa:	4619      	mov	r1, r3
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7ff fa32 	bl	800a866 <dir_sdi>
 800b402:	4603      	mov	r3, r0
 800b404:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b406:	7bfb      	ldrb	r3, [r7, #15]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d104      	bne.n	800b416 <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f7ff ff13 	bl	800b238 <load_xdir>
 800b412:	4603      	mov	r3, r0
 800b414:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800b416:	7bfb      	ldrb	r3, [r7, #15]
}
 800b418:	4618      	mov	r0, r3
 800b41a:	3710      	adds	r7, #16
 800b41c:	46bd      	mov	sp, r7
 800b41e:	bdb0      	pop	{r4, r5, r7, pc}

0800b420 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800b420:	b590      	push	{r4, r7, lr}
 800b422:	b087      	sub	sp, #28
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	695b      	ldr	r3, [r3, #20]
 800b42e:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	1c9c      	adds	r4, r3, #2
 800b434:	68f8      	ldr	r0, [r7, #12]
 800b436:	f7ff fe16 	bl	800b066 <xdir_sum>
 800b43a:	4603      	mov	r3, r0
 800b43c:	4619      	mov	r1, r3
 800b43e:	4620      	mov	r0, r4
 800b440:	f7fe f856 	bl	80094f0 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	3301      	adds	r3, #1
 800b448:	781b      	ldrb	r3, [r3, #0]
 800b44a:	3301      	adds	r3, #1
 800b44c:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b452:	4619      	mov	r1, r3
 800b454:	6878      	ldr	r0, [r7, #4]
 800b456:	f7ff fa06 	bl	800a866 <dir_sdi>
 800b45a:	4603      	mov	r3, r0
 800b45c:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800b45e:	e026      	b.n	800b4ae <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681a      	ldr	r2, [r3, #0]
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b468:	4619      	mov	r1, r3
 800b46a:	4610      	mov	r0, r2
 800b46c:	f7fe fb6e 	bl	8009b4c <move_window>
 800b470:	4603      	mov	r3, r0
 800b472:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b474:	7dfb      	ldrb	r3, [r7, #23]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d11d      	bne.n	800b4b6 <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b47e:	2220      	movs	r2, #32
 800b480:	68f9      	ldr	r1, [r7, #12]
 800b482:	4618      	mov	r0, r3
 800b484:	f7fe f903 	bl	800968e <mem_cpy>
		dp->obj.fs->wflag = 1;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	2201      	movs	r2, #1
 800b48e:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800b490:	693b      	ldr	r3, [r7, #16]
 800b492:	3b01      	subs	r3, #1
 800b494:	613b      	str	r3, [r7, #16]
 800b496:	693b      	ldr	r3, [r7, #16]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00e      	beq.n	800b4ba <store_xdir+0x9a>
		dirb += SZDIRE;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	3320      	adds	r3, #32
 800b4a0:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f7ff fa72 	bl	800a98e <dir_next>
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800b4ae:	7dfb      	ldrb	r3, [r7, #23]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d0d5      	beq.n	800b460 <store_xdir+0x40>
 800b4b4:	e002      	b.n	800b4bc <store_xdir+0x9c>
		if (res != FR_OK) break;
 800b4b6:	bf00      	nop
 800b4b8:	e000      	b.n	800b4bc <store_xdir+0x9c>
		if (--nent == 0) break;
 800b4ba:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800b4bc:	7dfb      	ldrb	r3, [r7, #23]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d002      	beq.n	800b4c8 <store_xdir+0xa8>
 800b4c2:	7dfb      	ldrb	r3, [r7, #23]
 800b4c4:	2b01      	cmp	r3, #1
 800b4c6:	d101      	bne.n	800b4cc <store_xdir+0xac>
 800b4c8:	7dfb      	ldrb	r3, [r7, #23]
 800b4ca:	e000      	b.n	800b4ce <store_xdir+0xae>
 800b4cc:	2302      	movs	r3, #2
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	371c      	adds	r7, #28
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd90      	pop	{r4, r7, pc}

0800b4d6 <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800b4d6:	b590      	push	{r4, r7, lr}
 800b4d8:	b085      	sub	sp, #20
 800b4da:	af00      	add	r7, sp, #0
 800b4dc:	6078      	str	r0, [r7, #4]
 800b4de:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800b4e0:	2240      	movs	r2, #64	@ 0x40
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	6878      	ldr	r0, [r7, #4]
 800b4e6:	f7fe f8f3 	bl	80096d0 <mem_set>
	dirb[XDIR_Type] = 0x85;
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	2285      	movs	r2, #133	@ 0x85
 800b4ee:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	3320      	adds	r3, #32
 800b4f4:	22c0      	movs	r2, #192	@ 0xc0
 800b4f6:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800b4f8:	2300      	movs	r3, #0
 800b4fa:	72bb      	strb	r3, [r7, #10]
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	72fb      	strb	r3, [r7, #11]
 800b500:	2301      	movs	r3, #1
 800b502:	813b      	strh	r3, [r7, #8]
 800b504:	2340      	movs	r3, #64	@ 0x40
 800b506:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	1c5a      	adds	r2, r3, #1
 800b50c:	60fa      	str	r2, [r7, #12]
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	4413      	add	r3, r2
 800b512:	22c1      	movs	r2, #193	@ 0xc1
 800b514:	701a      	strb	r2, [r3, #0]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	1c5a      	adds	r2, r3, #1
 800b51a:	60fa      	str	r2, [r7, #12]
 800b51c:	687a      	ldr	r2, [r7, #4]
 800b51e:	4413      	add	r3, r2
 800b520:	2200      	movs	r2, #0
 800b522:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800b524:	893b      	ldrh	r3, [r7, #8]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d00b      	beq.n	800b542 <create_xdir+0x6c>
 800b52a:	7abb      	ldrb	r3, [r7, #10]
 800b52c:	005b      	lsls	r3, r3, #1
 800b52e:	683a      	ldr	r2, [r7, #0]
 800b530:	4413      	add	r3, r2
 800b532:	881b      	ldrh	r3, [r3, #0]
 800b534:	813b      	strh	r3, [r7, #8]
 800b536:	893b      	ldrh	r3, [r7, #8]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d002      	beq.n	800b542 <create_xdir+0x6c>
 800b53c:	7abb      	ldrb	r3, [r7, #10]
 800b53e:	3301      	adds	r3, #1
 800b540:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	4413      	add	r3, r2
 800b548:	893a      	ldrh	r2, [r7, #8]
 800b54a:	4611      	mov	r1, r2
 800b54c:	4618      	mov	r0, r3
 800b54e:	f7fd ffcf 	bl	80094f0 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	3302      	adds	r3, #2
 800b556:	60fb      	str	r3, [r7, #12]
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	f003 031f 	and.w	r3, r3, #31
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d1e0      	bne.n	800b524 <create_xdir+0x4e>
		nb++;
 800b562:	7afb      	ldrb	r3, [r7, #11]
 800b564:	3301      	adds	r3, #1
 800b566:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800b568:	7abb      	ldrb	r3, [r7, #10]
 800b56a:	005b      	lsls	r3, r3, #1
 800b56c:	683a      	ldr	r2, [r7, #0]
 800b56e:	4413      	add	r3, r2
 800b570:	881b      	ldrh	r3, [r3, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d1c8      	bne.n	800b508 <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	3323      	adds	r3, #35	@ 0x23
 800b57a:	7aba      	ldrb	r2, [r7, #10]
 800b57c:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	3301      	adds	r3, #1
 800b582:	7afa      	ldrb	r2, [r7, #11]
 800b584:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800b58c:	6838      	ldr	r0, [r7, #0]
 800b58e:	f7ff fd9c 	bl	800b0ca <xname_sum>
 800b592:	4603      	mov	r3, r0
 800b594:	4619      	mov	r1, r3
 800b596:	4620      	mov	r0, r4
 800b598:	f7fd ffaa 	bl	80094f0 <st_word>
}
 800b59c:	bf00      	nop
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bd90      	pop	{r4, r7, pc}

0800b5a4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b086      	sub	sp, #24
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	6078      	str	r0, [r7, #4]
 800b5ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800b5ae:	2304      	movs	r3, #4
 800b5b0:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800b5b8:	23ff      	movs	r3, #255	@ 0xff
 800b5ba:	757b      	strb	r3, [r7, #21]
 800b5bc:	23ff      	movs	r3, #255	@ 0xff
 800b5be:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800b5c0:	e09f      	b.n	800b702 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5c6:	4619      	mov	r1, r3
 800b5c8:	6938      	ldr	r0, [r7, #16]
 800b5ca:	f7fe fabf 	bl	8009b4c <move_window>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b5d2:	7dfb      	ldrb	r3, [r7, #23]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	f040 809a 	bne.w	800b70e <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800b5e2:	7dbb      	ldrb	r3, [r7, #22]
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d102      	bne.n	800b5ee <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800b5e8:	2304      	movs	r3, #4
 800b5ea:	75fb      	strb	r3, [r7, #23]
 800b5ec:	e096      	b.n	800b71c <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	2b04      	cmp	r3, #4
 800b5f4:	d118      	bne.n	800b628 <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800b5f6:	7dbb      	ldrb	r3, [r7, #22]
 800b5f8:	2b85      	cmp	r3, #133	@ 0x85
 800b5fa:	d179      	bne.n	800b6f0 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f7ff fe17 	bl	800b238 <load_xdir>
 800b60a:	4603      	mov	r3, r0
 800b60c:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800b60e:	7dfb      	ldrb	r3, [r7, #23]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d17e      	bne.n	800b712 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	695b      	ldr	r3, [r3, #20]
 800b618:	3304      	adds	r3, #4
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b620:	b2da      	uxtb	r2, r3
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	719a      	strb	r2, [r3, #6]
					}
					break;
 800b626:	e074      	b.n	800b712 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b62c:	330b      	adds	r3, #11
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b634:	73fb      	strb	r3, [r7, #15]
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	7bfa      	ldrb	r2, [r7, #15]
 800b63a:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800b63c:	7dbb      	ldrb	r3, [r7, #22]
 800b63e:	2be5      	cmp	r3, #229	@ 0xe5
 800b640:	d00e      	beq.n	800b660 <dir_read+0xbc>
 800b642:	7dbb      	ldrb	r3, [r7, #22]
 800b644:	2b2e      	cmp	r3, #46	@ 0x2e
 800b646:	d00b      	beq.n	800b660 <dir_read+0xbc>
 800b648:	7bfb      	ldrb	r3, [r7, #15]
 800b64a:	f023 0320 	bic.w	r3, r3, #32
 800b64e:	2b08      	cmp	r3, #8
 800b650:	bf0c      	ite	eq
 800b652:	2301      	moveq	r3, #1
 800b654:	2300      	movne	r3, #0
 800b656:	b2db      	uxtb	r3, r3
 800b658:	461a      	mov	r2, r3
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d002      	beq.n	800b666 <dir_read+0xc2>
				ord = 0xFF;
 800b660:	23ff      	movs	r3, #255	@ 0xff
 800b662:	757b      	strb	r3, [r7, #21]
 800b664:	e044      	b.n	800b6f0 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800b666:	7bfb      	ldrb	r3, [r7, #15]
 800b668:	2b0f      	cmp	r3, #15
 800b66a:	d12f      	bne.n	800b6cc <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800b66c:	7dbb      	ldrb	r3, [r7, #22]
 800b66e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b672:	2b00      	cmp	r3, #0
 800b674:	d00d      	beq.n	800b692 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b67a:	7b5b      	ldrb	r3, [r3, #13]
 800b67c:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800b67e:	7dbb      	ldrb	r3, [r7, #22]
 800b680:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b684:	75bb      	strb	r3, [r7, #22]
 800b686:	7dbb      	ldrb	r3, [r7, #22]
 800b688:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800b692:	7dba      	ldrb	r2, [r7, #22]
 800b694:	7d7b      	ldrb	r3, [r7, #21]
 800b696:	429a      	cmp	r2, r3
 800b698:	d115      	bne.n	800b6c6 <dir_read+0x122>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b69e:	330d      	adds	r3, #13
 800b6a0:	781b      	ldrb	r3, [r3, #0]
 800b6a2:	7d3a      	ldrb	r2, [r7, #20]
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	d10e      	bne.n	800b6c6 <dir_read+0x122>
 800b6a8:	693b      	ldr	r3, [r7, #16]
 800b6aa:	691a      	ldr	r2, [r3, #16]
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6b0:	4619      	mov	r1, r3
 800b6b2:	4610      	mov	r0, r2
 800b6b4:	f7ff fb5c 	bl	800ad70 <pick_lfn>
 800b6b8:	4603      	mov	r3, r0
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d003      	beq.n	800b6c6 <dir_read+0x122>
 800b6be:	7d7b      	ldrb	r3, [r7, #21]
 800b6c0:	3b01      	subs	r3, #1
 800b6c2:	b2db      	uxtb	r3, r3
 800b6c4:	e000      	b.n	800b6c8 <dir_read+0x124>
 800b6c6:	23ff      	movs	r3, #255	@ 0xff
 800b6c8:	757b      	strb	r3, [r7, #21]
 800b6ca:	e011      	b.n	800b6f0 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800b6cc:	7d7b      	ldrb	r3, [r7, #21]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d109      	bne.n	800b6e6 <dir_read+0x142>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7ff fca4 	bl	800b024 <sum_sfn>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	461a      	mov	r2, r3
 800b6e0:	7d3b      	ldrb	r3, [r7, #20]
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	d017      	beq.n	800b716 <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6ec:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800b6ee:	e012      	b.n	800b716 <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	6878      	ldr	r0, [r7, #4]
 800b6f4:	f7ff f94b 	bl	800a98e <dir_next>
 800b6f8:	4603      	mov	r3, r0
 800b6fa:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b6fc:	7dfb      	ldrb	r3, [r7, #23]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d10b      	bne.n	800b71a <dir_read+0x176>
	while (dp->sect) {
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b706:	2b00      	cmp	r3, #0
 800b708:	f47f af5b 	bne.w	800b5c2 <dir_read+0x1e>
 800b70c:	e006      	b.n	800b71c <dir_read+0x178>
		if (res != FR_OK) break;
 800b70e:	bf00      	nop
 800b710:	e004      	b.n	800b71c <dir_read+0x178>
					break;
 800b712:	bf00      	nop
 800b714:	e002      	b.n	800b71c <dir_read+0x178>
					break;
 800b716:	bf00      	nop
 800b718:	e000      	b.n	800b71c <dir_read+0x178>
		if (res != FR_OK) break;
 800b71a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800b71c:	7dfb      	ldrb	r3, [r7, #23]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d002      	beq.n	800b728 <dir_read+0x184>
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2200      	movs	r2, #0
 800b726:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800b728:	7dfb      	ldrb	r3, [r7, #23]
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3718      	adds	r7, #24
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}

0800b732 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b732:	b590      	push	{r4, r7, lr}
 800b734:	b089      	sub	sp, #36	@ 0x24
 800b736:	af00      	add	r7, sp, #0
 800b738:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b73a:	687b      	ldr	r3, [r7, #4]
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b740:	2100      	movs	r1, #0
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f7ff f88f 	bl	800a866 <dir_sdi>
 800b748:	4603      	mov	r3, r0
 800b74a:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800b74c:	7ffb      	ldrb	r3, [r7, #31]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d001      	beq.n	800b756 <dir_find+0x24>
 800b752:	7ffb      	ldrb	r3, [r7, #31]
 800b754:	e113      	b.n	800b97e <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	781b      	ldrb	r3, [r3, #0]
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	d165      	bne.n	800b82a <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	691b      	ldr	r3, [r3, #16]
 800b762:	4618      	mov	r0, r3
 800b764:	f7ff fcb1 	bl	800b0ca <xname_sum>
 800b768:	4603      	mov	r3, r0
 800b76a:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800b76c:	e050      	b.n	800b810 <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	695b      	ldr	r3, [r3, #20]
 800b772:	3324      	adds	r3, #36	@ 0x24
 800b774:	4618      	mov	r0, r3
 800b776:	f7fd fda5 	bl	80092c4 <ld_word>
 800b77a:	4603      	mov	r3, r0
 800b77c:	461a      	mov	r2, r3
 800b77e:	893b      	ldrh	r3, [r7, #8]
 800b780:	4293      	cmp	r3, r2
 800b782:	d144      	bne.n	800b80e <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	695b      	ldr	r3, [r3, #20]
 800b788:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800b78c:	76fb      	strb	r3, [r7, #27]
 800b78e:	2340      	movs	r3, #64	@ 0x40
 800b790:	617b      	str	r3, [r7, #20]
 800b792:	2300      	movs	r3, #0
 800b794:	613b      	str	r3, [r7, #16]
 800b796:	e029      	b.n	800b7ec <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800b798:	697b      	ldr	r3, [r7, #20]
 800b79a:	f003 031f 	and.w	r3, r3, #31
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d102      	bne.n	800b7a8 <dir_find+0x76>
 800b7a2:	697b      	ldr	r3, [r7, #20]
 800b7a4:	3302      	adds	r3, #2
 800b7a6:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	695a      	ldr	r2, [r3, #20]
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f7fd fd87 	bl	80092c4 <ld_word>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f003 f9d7 	bl	800eb6c <ff_wtoupper>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	461c      	mov	r4, r3
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	691a      	ldr	r2, [r3, #16]
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	005b      	lsls	r3, r3, #1
 800b7ca:	4413      	add	r3, r2
 800b7cc:	881b      	ldrh	r3, [r3, #0]
 800b7ce:	4618      	mov	r0, r3
 800b7d0:	f003 f9cc 	bl	800eb6c <ff_wtoupper>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	429c      	cmp	r4, r3
 800b7d8:	d10c      	bne.n	800b7f4 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800b7da:	7efb      	ldrb	r3, [r7, #27]
 800b7dc:	3b01      	subs	r3, #1
 800b7de:	76fb      	strb	r3, [r7, #27]
 800b7e0:	697b      	ldr	r3, [r7, #20]
 800b7e2:	3302      	adds	r3, #2
 800b7e4:	617b      	str	r3, [r7, #20]
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	3301      	adds	r3, #1
 800b7ea:	613b      	str	r3, [r7, #16]
 800b7ec:	7efb      	ldrb	r3, [r7, #27]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d1d2      	bne.n	800b798 <dir_find+0x66>
 800b7f2:	e000      	b.n	800b7f6 <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800b7f4:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800b7f6:	7efb      	ldrb	r3, [r7, #27]
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d109      	bne.n	800b810 <dir_find+0xde>
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	691a      	ldr	r2, [r3, #16]
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	005b      	lsls	r3, r3, #1
 800b804:	4413      	add	r3, r2
 800b806:	881b      	ldrh	r3, [r3, #0]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d00b      	beq.n	800b824 <dir_find+0xf2>
 800b80c:	e000      	b.n	800b810 <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800b80e:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800b810:	2100      	movs	r1, #0
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f7ff fec6 	bl	800b5a4 <dir_read>
 800b818:	4603      	mov	r3, r0
 800b81a:	77fb      	strb	r3, [r7, #31]
 800b81c:	7ffb      	ldrb	r3, [r7, #31]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d0a5      	beq.n	800b76e <dir_find+0x3c>
 800b822:	e000      	b.n	800b826 <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800b824:	bf00      	nop
		}
		return res;
 800b826:	7ffb      	ldrb	r3, [r7, #31]
 800b828:	e0a9      	b.n	800b97e <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b82a:	23ff      	movs	r3, #255	@ 0xff
 800b82c:	773b      	strb	r3, [r7, #28]
 800b82e:	7f3b      	ldrb	r3, [r7, #28]
 800b830:	777b      	strb	r3, [r7, #29]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f04f 32ff 	mov.w	r2, #4294967295
 800b838:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b83e:	4619      	mov	r1, r3
 800b840:	68f8      	ldr	r0, [r7, #12]
 800b842:	f7fe f983 	bl	8009b4c <move_window>
 800b846:	4603      	mov	r3, r0
 800b848:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800b84a:	7ffb      	ldrb	r3, [r7, #31]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	f040 8090 	bne.w	800b972 <dir_find+0x240>
		c = dp->dir[DIR_Name];
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b856:	781b      	ldrb	r3, [r3, #0]
 800b858:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b85a:	7fbb      	ldrb	r3, [r7, #30]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d102      	bne.n	800b866 <dir_find+0x134>
 800b860:	2304      	movs	r3, #4
 800b862:	77fb      	strb	r3, [r7, #31]
 800b864:	e08a      	b.n	800b97c <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b86a:	330b      	adds	r3, #11
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b872:	72fb      	strb	r3, [r7, #11]
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	7afa      	ldrb	r2, [r7, #11]
 800b878:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800b87a:	7fbb      	ldrb	r3, [r7, #30]
 800b87c:	2be5      	cmp	r3, #229	@ 0xe5
 800b87e:	d007      	beq.n	800b890 <dir_find+0x15e>
 800b880:	7afb      	ldrb	r3, [r7, #11]
 800b882:	f003 0308 	and.w	r3, r3, #8
 800b886:	2b00      	cmp	r3, #0
 800b888:	d009      	beq.n	800b89e <dir_find+0x16c>
 800b88a:	7afb      	ldrb	r3, [r7, #11]
 800b88c:	2b0f      	cmp	r3, #15
 800b88e:	d006      	beq.n	800b89e <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b890:	23ff      	movs	r3, #255	@ 0xff
 800b892:	777b      	strb	r3, [r7, #29]
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	f04f 32ff 	mov.w	r2, #4294967295
 800b89a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b89c:	e05e      	b.n	800b95c <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800b89e:	7afb      	ldrb	r3, [r7, #11]
 800b8a0:	2b0f      	cmp	r3, #15
 800b8a2:	d136      	bne.n	800b912 <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b8aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d154      	bne.n	800b95c <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800b8b2:	7fbb      	ldrb	r3, [r7, #30]
 800b8b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d00d      	beq.n	800b8d8 <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8c0:	7b5b      	ldrb	r3, [r3, #13]
 800b8c2:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800b8c4:	7fbb      	ldrb	r3, [r7, #30]
 800b8c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8ca:	77bb      	strb	r3, [r7, #30]
 800b8cc:	7fbb      	ldrb	r3, [r7, #30]
 800b8ce:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800b8d8:	7fba      	ldrb	r2, [r7, #30]
 800b8da:	7f7b      	ldrb	r3, [r7, #29]
 800b8dc:	429a      	cmp	r2, r3
 800b8de:	d115      	bne.n	800b90c <dir_find+0x1da>
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8e4:	330d      	adds	r3, #13
 800b8e6:	781b      	ldrb	r3, [r3, #0]
 800b8e8:	7f3a      	ldrb	r2, [r7, #28]
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d10e      	bne.n	800b90c <dir_find+0x1da>
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	691a      	ldr	r2, [r3, #16]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	4610      	mov	r0, r2
 800b8fa:	f7ff f9c9 	bl	800ac90 <cmp_lfn>
 800b8fe:	4603      	mov	r3, r0
 800b900:	2b00      	cmp	r3, #0
 800b902:	d003      	beq.n	800b90c <dir_find+0x1da>
 800b904:	7f7b      	ldrb	r3, [r7, #29]
 800b906:	3b01      	subs	r3, #1
 800b908:	b2db      	uxtb	r3, r3
 800b90a:	e000      	b.n	800b90e <dir_find+0x1dc>
 800b90c:	23ff      	movs	r3, #255	@ 0xff
 800b90e:	777b      	strb	r3, [r7, #29]
 800b910:	e024      	b.n	800b95c <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b912:	7f7b      	ldrb	r3, [r7, #29]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d109      	bne.n	800b92c <dir_find+0x1fa>
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b91c:	4618      	mov	r0, r3
 800b91e:	f7ff fb81 	bl	800b024 <sum_sfn>
 800b922:	4603      	mov	r3, r0
 800b924:	461a      	mov	r2, r3
 800b926:	7f3b      	ldrb	r3, [r7, #28]
 800b928:	4293      	cmp	r3, r2
 800b92a:	d024      	beq.n	800b976 <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b932:	f003 0301 	and.w	r3, r3, #1
 800b936:	2b00      	cmp	r3, #0
 800b938:	d10a      	bne.n	800b950 <dir_find+0x21e>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	3340      	adds	r3, #64	@ 0x40
 800b942:	220b      	movs	r2, #11
 800b944:	4619      	mov	r1, r3
 800b946:	f7fd fede 	bl	8009706 <mem_cmp>
 800b94a:	4603      	mov	r3, r0
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d014      	beq.n	800b97a <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b950:	23ff      	movs	r3, #255	@ 0xff
 800b952:	777b      	strb	r3, [r7, #29]
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f04f 32ff 	mov.w	r2, #4294967295
 800b95a:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b95c:	2100      	movs	r1, #0
 800b95e:	6878      	ldr	r0, [r7, #4]
 800b960:	f7ff f815 	bl	800a98e <dir_next>
 800b964:	4603      	mov	r3, r0
 800b966:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800b968:	7ffb      	ldrb	r3, [r7, #31]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	f43f af65 	beq.w	800b83a <dir_find+0x108>
 800b970:	e004      	b.n	800b97c <dir_find+0x24a>
		if (res != FR_OK) break;
 800b972:	bf00      	nop
 800b974:	e002      	b.n	800b97c <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b976:	bf00      	nop
 800b978:	e000      	b.n	800b97c <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b97a:	bf00      	nop

	return res;
 800b97c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3724      	adds	r7, #36	@ 0x24
 800b982:	46bd      	mov	sp, r7
 800b984:	bd90      	pop	{r4, r7, pc}
	...

0800b988 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b988:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b98c:	b0a0      	sub	sp, #128	@ 0x80
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800b99e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d001      	beq.n	800b9aa <dir_register+0x22>
 800b9a6:	2306      	movs	r3, #6
 800b9a8:	e192      	b.n	800bcd0 <dir_register+0x348>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	677b      	str	r3, [r7, #116]	@ 0x74
 800b9ae:	e002      	b.n	800b9b6 <dir_register+0x2e>
 800b9b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	677b      	str	r3, [r7, #116]	@ 0x74
 800b9b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9b8:	691a      	ldr	r2, [r3, #16]
 800b9ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b9bc:	005b      	lsls	r3, r3, #1
 800b9be:	4413      	add	r3, r2
 800b9c0:	881b      	ldrh	r3, [r3, #0]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d1f4      	bne.n	800b9b0 <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b9c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9c8:	781b      	ldrb	r3, [r3, #0]
 800b9ca:	2b04      	cmp	r3, #4
 800b9cc:	f040 80a3 	bne.w	800bb16 <dir_register+0x18e>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800b9d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b9d2:	330e      	adds	r3, #14
 800b9d4:	4aa4      	ldr	r2, [pc, #656]	@ (800bc68 <dir_register+0x2e0>)
 800b9d6:	fba2 2303 	umull	r2, r3, r2, r3
 800b9da:	08db      	lsrs	r3, r3, #3
 800b9dc:	3302      	adds	r3, #2
 800b9de:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800b9e0:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	f7ff f8b9 	bl	800ab5a <dir_alloc>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800b9ee:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d002      	beq.n	800b9fc <dir_register+0x74>
 800b9f6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800b9fa:	e169      	b.n	800bcd0 <dir_register+0x348>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ba00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ba02:	3b01      	subs	r3, #1
 800ba04:	015b      	lsls	r3, r3, #5
 800ba06:	1ad2      	subs	r2, r2, r3
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	689b      	ldr	r3, [r3, #8]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d076      	beq.n	800bb02 <dir_register+0x17a>
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	79db      	ldrb	r3, [r3, #7]
 800ba18:	f003 0304 	and.w	r3, r3, #4
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d070      	beq.n	800bb02 <dir_register+0x17a>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ba26:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800ba28:	8949      	ldrh	r1, [r1, #10]
 800ba2a:	4608      	mov	r0, r1
 800ba2c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800ba2e:	8989      	ldrh	r1, [r1, #12]
 800ba30:	fb00 f101 	mul.w	r1, r0, r1
 800ba34:	2000      	movs	r0, #0
 800ba36:	460c      	mov	r4, r1
 800ba38:	4605      	mov	r5, r0
 800ba3a:	eb12 0804 	adds.w	r8, r2, r4
 800ba3e:	eb43 0905 	adc.w	r9, r3, r5
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f7fe fcaa 	bl	800a3a4 <fill_first_frag>
 800ba50:	4603      	mov	r3, r0
 800ba52:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800ba56:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d002      	beq.n	800ba64 <dir_register+0xdc>
 800ba5e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ba62:	e135      	b.n	800bcd0 <dir_register+0x348>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ba6a:	f04f 32ff 	mov.w	r2, #4294967295
 800ba6e:	4619      	mov	r1, r3
 800ba70:	f7fe fcc7 	bl	800a402 <fill_last_frag>
 800ba74:	4603      	mov	r3, r0
 800ba76:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800ba7a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d002      	beq.n	800ba88 <dir_register+0x100>
 800ba82:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800ba86:	e123      	b.n	800bcd0 <dir_register+0x348>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800ba88:	687a      	ldr	r2, [r7, #4]
 800ba8a:	f107 0308 	add.w	r3, r7, #8
 800ba8e:	4611      	mov	r1, r2
 800ba90:	4618      	mov	r0, r3
 800ba92:	f7ff fc8f 	bl	800b3b4 <load_obj_dir>
 800ba96:	4603      	mov	r3, r0
 800ba98:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800ba9c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d002      	beq.n	800baaa <dir_register+0x122>
 800baa4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800baa8:	e112      	b.n	800bcd0 <dir_register+0x348>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800baaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800baac:	695b      	ldr	r3, [r3, #20]
 800baae:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800bab8:	4608      	mov	r0, r1
 800baba:	f7fd fd60 	bl	800957e <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800babe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bac0:	695b      	ldr	r3, [r3, #20]
 800bac2:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800bacc:	4608      	mov	r0, r1
 800bace:	f7fd fd56 	bl	800957e <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	79da      	ldrb	r2, [r3, #7]
 800bad6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bad8:	695b      	ldr	r3, [r3, #20]
 800bada:	3321      	adds	r3, #33	@ 0x21
 800badc:	f042 0201 	orr.w	r2, r2, #1
 800bae0:	b2d2      	uxtb	r2, r2
 800bae2:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800bae4:	f107 0308 	add.w	r3, r7, #8
 800bae8:	4618      	mov	r0, r3
 800baea:	f7ff fc99 	bl	800b420 <store_xdir>
 800baee:	4603      	mov	r3, r0
 800baf0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800baf4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d002      	beq.n	800bb02 <dir_register+0x17a>
 800bafc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bb00:	e0e6      	b.n	800bcd0 <dir_register+0x348>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800bb02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb04:	695a      	ldr	r2, [r3, #20]
 800bb06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	4619      	mov	r1, r3
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	f7ff fce2 	bl	800b4d6 <create_xdir>
		return FR_OK;
 800bb12:	2300      	movs	r3, #0
 800bb14:	e0dc      	b.n	800bcd0 <dir_register+0x348>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800bb1c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800bb20:	220c      	movs	r2, #12
 800bb22:	4618      	mov	r0, r3
 800bb24:	f7fd fdb3 	bl	800968e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800bb28:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bb2c:	f003 0301 	and.w	r3, r3, #1
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d033      	beq.n	800bb9c <dir_register+0x214>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2240      	movs	r2, #64	@ 0x40
 800bb38:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bb40:	e016      	b.n	800bb70 <dir_register+0x1e8>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800bb48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb4a:	691a      	ldr	r2, [r3, #16]
 800bb4c:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800bb50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb52:	f7ff f9d9 	bl	800af08 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f7ff fdeb 	bl	800b732 <dir_find>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800bb62:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d106      	bne.n	800bb78 <dir_register+0x1f0>
		for (n = 1; n < 100; n++) {
 800bb6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb6c:	3301      	adds	r3, #1
 800bb6e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bb70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb72:	2b63      	cmp	r3, #99	@ 0x63
 800bb74:	d9e5      	bls.n	800bb42 <dir_register+0x1ba>
 800bb76:	e000      	b.n	800bb7a <dir_register+0x1f2>
			if (res != FR_OK) break;
 800bb78:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800bb7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb7c:	2b64      	cmp	r3, #100	@ 0x64
 800bb7e:	d101      	bne.n	800bb84 <dir_register+0x1fc>
 800bb80:	2307      	movs	r3, #7
 800bb82:	e0a5      	b.n	800bcd0 <dir_register+0x348>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800bb84:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bb88:	2b04      	cmp	r3, #4
 800bb8a:	d002      	beq.n	800bb92 <dir_register+0x20a>
 800bb8c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bb90:	e09e      	b.n	800bcd0 <dir_register+0x348>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800bb92:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800bb9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800bba0:	f003 0302 	and.w	r3, r3, #2
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d007      	beq.n	800bbb8 <dir_register+0x230>
 800bba8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bbaa:	330c      	adds	r3, #12
 800bbac:	4a2f      	ldr	r2, [pc, #188]	@ (800bc6c <dir_register+0x2e4>)
 800bbae:	fba2 2303 	umull	r2, r3, r2, r3
 800bbb2:	089b      	lsrs	r3, r3, #2
 800bbb4:	3301      	adds	r3, #1
 800bbb6:	e000      	b.n	800bbba <dir_register+0x232>
 800bbb8:	2301      	movs	r3, #1
 800bbba:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800bbbc:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800bbbe:	6878      	ldr	r0, [r7, #4]
 800bbc0:	f7fe ffcb 	bl	800ab5a <dir_alloc>
 800bbc4:	4603      	mov	r3, r0
 800bbc6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800bbca:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d14f      	bne.n	800bc72 <dir_register+0x2ea>
 800bbd2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbd4:	3b01      	subs	r3, #1
 800bbd6:	673b      	str	r3, [r7, #112]	@ 0x70
 800bbd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d049      	beq.n	800bc72 <dir_register+0x2ea>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bbe2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bbe4:	015b      	lsls	r3, r3, #5
 800bbe6:	1ad3      	subs	r3, r2, r3
 800bbe8:	4619      	mov	r1, r3
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f7fe fe3b 	bl	800a866 <dir_sdi>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800bbf6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d139      	bne.n	800bc72 <dir_register+0x2ea>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	3340      	adds	r3, #64	@ 0x40
 800bc02:	4618      	mov	r0, r3
 800bc04:	f7ff fa0e 	bl	800b024 <sum_sfn>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc12:	4619      	mov	r1, r3
 800bc14:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bc16:	f7fd ff99 	bl	8009b4c <move_window>
 800bc1a:	4603      	mov	r3, r0
 800bc1c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800bc20:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d123      	bne.n	800bc70 <dir_register+0x2e8>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800bc28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc2a:	6918      	ldr	r0, [r3, #16]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800bc30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc32:	b2da      	uxtb	r2, r3
 800bc34:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800bc38:	f7ff f8fe 	bl	800ae38 <put_lfn>
				fs->wflag = 1;
 800bc3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc3e:	2201      	movs	r2, #1
 800bc40:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800bc42:	2100      	movs	r1, #0
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f7fe fea2 	bl	800a98e <dir_next>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 800bc50:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10c      	bne.n	800bc72 <dir_register+0x2ea>
 800bc58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc5a:	3b01      	subs	r3, #1
 800bc5c:	673b      	str	r3, [r7, #112]	@ 0x70
 800bc5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d1d4      	bne.n	800bc0e <dir_register+0x286>
 800bc64:	e005      	b.n	800bc72 <dir_register+0x2ea>
 800bc66:	bf00      	nop
 800bc68:	88888889 	.word	0x88888889
 800bc6c:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800bc70:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bc72:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d128      	bne.n	800bccc <dir_register+0x344>
		res = move_window(fs, dp->sect);
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bc7e:	4619      	mov	r1, r3
 800bc80:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800bc82:	f7fd ff63 	bl	8009b4c <move_window>
 800bc86:	4603      	mov	r3, r0
 800bc88:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800bc8c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d11b      	bne.n	800bccc <dir_register+0x344>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bc98:	2220      	movs	r2, #32
 800bc9a:	2100      	movs	r1, #0
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f7fd fd17 	bl	80096d0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	3340      	adds	r3, #64	@ 0x40
 800bcaa:	220b      	movs	r2, #11
 800bcac:	4619      	mov	r1, r3
 800bcae:	f7fd fcee 	bl	800968e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bcbc:	330c      	adds	r3, #12
 800bcbe:	f002 0218 	and.w	r2, r2, #24
 800bcc2:	b2d2      	uxtb	r2, r2
 800bcc4:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800bcc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bcc8:	2201      	movs	r2, #1
 800bcca:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bccc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3780      	adds	r7, #128	@ 0x80
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800bcda:	bf00      	nop

0800bcdc <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b086      	sub	sp, #24
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcee:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bcf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcf8:	d007      	beq.n	800bd0a <dir_remove+0x2e>
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f7fe fdb0 	bl	800a866 <dir_sdi>
 800bd06:	4603      	mov	r3, r0
 800bd08:	e000      	b.n	800bd0c <dir_remove+0x30>
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bd0e:	7dfb      	ldrb	r3, [r7, #23]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d136      	bne.n	800bd82 <dir_remove+0xa6>
		do {
			res = move_window(fs, dp->sect);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd18:	4619      	mov	r1, r3
 800bd1a:	6938      	ldr	r0, [r7, #16]
 800bd1c:	f7fd ff16 	bl	8009b4c <move_window>
 800bd20:	4603      	mov	r3, r0
 800bd22:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800bd24:	7dfb      	ldrb	r3, [r7, #23]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d123      	bne.n	800bd72 <dir_remove+0x96>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	2b04      	cmp	r3, #4
 800bd30:	d109      	bne.n	800bd46 <dir_remove+0x6a>
				dp->dir[XDIR_Type] &= 0x7F;
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd36:	781a      	ldrb	r2, [r3, #0]
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800bd40:	b2d2      	uxtb	r2, r2
 800bd42:	701a      	strb	r2, [r3, #0]
 800bd44:	e003      	b.n	800bd4e <dir_remove+0x72>
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd4a:	22e5      	movs	r2, #229	@ 0xe5
 800bd4c:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800bd4e:	693b      	ldr	r3, [r7, #16]
 800bd50:	2201      	movs	r2, #1
 800bd52:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd58:	68fa      	ldr	r2, [r7, #12]
 800bd5a:	429a      	cmp	r2, r3
 800bd5c:	d90b      	bls.n	800bd76 <dir_remove+0x9a>
			res = dir_next(dp, 0);	/* Next entry */
 800bd5e:	2100      	movs	r1, #0
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f7fe fe14 	bl	800a98e <dir_next>
 800bd66:	4603      	mov	r3, r0
 800bd68:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800bd6a:	7dfb      	ldrb	r3, [r7, #23]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d0d1      	beq.n	800bd14 <dir_remove+0x38>
 800bd70:	e002      	b.n	800bd78 <dir_remove+0x9c>
			if (res != FR_OK) break;
 800bd72:	bf00      	nop
 800bd74:	e000      	b.n	800bd78 <dir_remove+0x9c>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800bd76:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800bd78:	7dfb      	ldrb	r3, [r7, #23]
 800bd7a:	2b04      	cmp	r3, #4
 800bd7c:	d101      	bne.n	800bd82 <dir_remove+0xa6>
 800bd7e:	2302      	movs	r3, #2
 800bd80:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800bd82:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	3718      	adds	r7, #24
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	bd80      	pop	{r7, pc}

0800bd8c <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800bd8c:	b5b0      	push	{r4, r5, r7, lr}
 800bd8e:	b088      	sub	sp, #32
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
 800bd94:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800bd9c:	683b      	ldr	r3, [r7, #0]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	769a      	strb	r2, [r3, #26]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	f000 80d9 	beq.w	800bf5e <get_fileinfo+0x1d2>

#if _USE_LFN != 0	/* LFN configuration */
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	781b      	ldrb	r3, [r3, #0]
 800bdb0:	2b04      	cmp	r3, #4
 800bdb2:	d106      	bne.n	800bdc2 <get_fileinfo+0x36>
		get_xdir_info(fs->dirbuf, fno);
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	695b      	ldr	r3, [r3, #20]
 800bdb8:	6839      	ldr	r1, [r7, #0]
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7ff f9b9 	bl	800b132 <get_xdir_info>
		return;
 800bdc0:	e0ce      	b.n	800bf60 <get_fileinfo+0x1d4>
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bdca:	d032      	beq.n	800be32 <get_fileinfo+0xa6>
			i = j = 0;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	61bb      	str	r3, [r7, #24]
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800bdd4:	e01b      	b.n	800be0e <get_fileinfo+0x82>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800bdd6:	89fb      	ldrh	r3, [r7, #14]
 800bdd8:	2100      	movs	r1, #0
 800bdda:	4618      	mov	r0, r3
 800bddc:	f002 fe8a 	bl	800eaf4 <ff_convert>
 800bde0:	4603      	mov	r3, r0
 800bde2:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800bde4:	89fb      	ldrh	r3, [r7, #14]
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d102      	bne.n	800bdf0 <get_fileinfo+0x64>
 800bdea:	2300      	movs	r3, #0
 800bdec:	61fb      	str	r3, [r7, #28]
 800bdee:	e01a      	b.n	800be26 <get_fileinfo+0x9a>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800bdf0:	69fb      	ldr	r3, [r7, #28]
 800bdf2:	2bfe      	cmp	r3, #254	@ 0xfe
 800bdf4:	d902      	bls.n	800bdfc <get_fileinfo+0x70>
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	61fb      	str	r3, [r7, #28]
 800bdfa:	e014      	b.n	800be26 <get_fileinfo+0x9a>
				fno->fname[i++] = (TCHAR)w;
 800bdfc:	69fb      	ldr	r3, [r7, #28]
 800bdfe:	1c5a      	adds	r2, r3, #1
 800be00:	61fa      	str	r2, [r7, #28]
 800be02:	89fa      	ldrh	r2, [r7, #14]
 800be04:	b2d1      	uxtb	r1, r2
 800be06:	683a      	ldr	r2, [r7, #0]
 800be08:	4413      	add	r3, r2
 800be0a:	460a      	mov	r2, r1
 800be0c:	769a      	strb	r2, [r3, #26]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800be0e:	693b      	ldr	r3, [r7, #16]
 800be10:	691a      	ldr	r2, [r3, #16]
 800be12:	69bb      	ldr	r3, [r7, #24]
 800be14:	1c59      	adds	r1, r3, #1
 800be16:	61b9      	str	r1, [r7, #24]
 800be18:	005b      	lsls	r3, r3, #1
 800be1a:	4413      	add	r3, r2
 800be1c:	881b      	ldrh	r3, [r3, #0]
 800be1e:	81fb      	strh	r3, [r7, #14]
 800be20:	89fb      	ldrh	r3, [r7, #14]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d1d7      	bne.n	800bdd6 <get_fileinfo+0x4a>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800be26:	683a      	ldr	r2, [r7, #0]
 800be28:	69fb      	ldr	r3, [r7, #28]
 800be2a:	4413      	add	r3, r2
 800be2c:	331a      	adds	r3, #26
 800be2e:	2200      	movs	r2, #0
 800be30:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800be32:	2300      	movs	r3, #0
 800be34:	61bb      	str	r3, [r7, #24]
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	69fb      	ldr	r3, [r7, #28]
 800be3e:	4413      	add	r3, r2
 800be40:	331a      	adds	r3, #26
 800be42:	781b      	ldrb	r3, [r3, #0]
 800be44:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800be46:	e04d      	b.n	800bee4 <get_fileinfo+0x158>
		c = (TCHAR)dp->dir[i++];
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be4c:	69fb      	ldr	r3, [r7, #28]
 800be4e:	1c59      	adds	r1, r3, #1
 800be50:	61f9      	str	r1, [r7, #28]
 800be52:	4413      	add	r3, r2
 800be54:	781b      	ldrb	r3, [r3, #0]
 800be56:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800be58:	7dfb      	ldrb	r3, [r7, #23]
 800be5a:	2b20      	cmp	r3, #32
 800be5c:	d041      	beq.n	800bee2 <get_fileinfo+0x156>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800be5e:	7dfb      	ldrb	r3, [r7, #23]
 800be60:	2b05      	cmp	r3, #5
 800be62:	d101      	bne.n	800be68 <get_fileinfo+0xdc>
 800be64:	23e5      	movs	r3, #229	@ 0xe5
 800be66:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800be68:	69fb      	ldr	r3, [r7, #28]
 800be6a:	2b09      	cmp	r3, #9
 800be6c:	d10f      	bne.n	800be8e <get_fileinfo+0x102>
			if (!lfv) fno->fname[j] = '.';
 800be6e:	89bb      	ldrh	r3, [r7, #12]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d105      	bne.n	800be80 <get_fileinfo+0xf4>
 800be74:	683a      	ldr	r2, [r7, #0]
 800be76:	69bb      	ldr	r3, [r7, #24]
 800be78:	4413      	add	r3, r2
 800be7a:	331a      	adds	r3, #26
 800be7c:	222e      	movs	r2, #46	@ 0x2e
 800be7e:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	1c5a      	adds	r2, r3, #1
 800be84:	61ba      	str	r2, [r7, #24]
 800be86:	683a      	ldr	r2, [r7, #0]
 800be88:	4413      	add	r3, r2
 800be8a:	222e      	movs	r2, #46	@ 0x2e
 800be8c:	735a      	strb	r2, [r3, #13]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800be8e:	683a      	ldr	r2, [r7, #0]
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	4413      	add	r3, r2
 800be94:	330d      	adds	r3, #13
 800be96:	7dfa      	ldrb	r2, [r7, #23]
 800be98:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800be9a:	89bb      	ldrh	r3, [r7, #12]
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d11c      	bne.n	800beda <get_fileinfo+0x14e>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800bea0:	7dfb      	ldrb	r3, [r7, #23]
 800bea2:	2b40      	cmp	r3, #64	@ 0x40
 800bea4:	d913      	bls.n	800bece <get_fileinfo+0x142>
 800bea6:	7dfb      	ldrb	r3, [r7, #23]
 800bea8:	2b5a      	cmp	r3, #90	@ 0x5a
 800beaa:	d810      	bhi.n	800bece <get_fileinfo+0x142>
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800beb0:	330c      	adds	r3, #12
 800beb2:	781b      	ldrb	r3, [r3, #0]
 800beb4:	461a      	mov	r2, r3
 800beb6:	69fb      	ldr	r3, [r7, #28]
 800beb8:	2b08      	cmp	r3, #8
 800beba:	d901      	bls.n	800bec0 <get_fileinfo+0x134>
 800bebc:	2310      	movs	r3, #16
 800bebe:	e000      	b.n	800bec2 <get_fileinfo+0x136>
 800bec0:	2308      	movs	r3, #8
 800bec2:	4013      	ands	r3, r2
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d002      	beq.n	800bece <get_fileinfo+0x142>
				c += 0x20;			/* To lower */
 800bec8:	7dfb      	ldrb	r3, [r7, #23]
 800beca:	3320      	adds	r3, #32
 800becc:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800bece:	683a      	ldr	r2, [r7, #0]
 800bed0:	69bb      	ldr	r3, [r7, #24]
 800bed2:	4413      	add	r3, r2
 800bed4:	331a      	adds	r3, #26
 800bed6:	7dfa      	ldrb	r2, [r7, #23]
 800bed8:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800beda:	69bb      	ldr	r3, [r7, #24]
 800bedc:	3301      	adds	r3, #1
 800bede:	61bb      	str	r3, [r7, #24]
 800bee0:	e000      	b.n	800bee4 <get_fileinfo+0x158>
		if (c == ' ') continue;				/* Skip padding spaces */
 800bee2:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800bee4:	69fb      	ldr	r3, [r7, #28]
 800bee6:	2b0a      	cmp	r3, #10
 800bee8:	d9ae      	bls.n	800be48 <get_fileinfo+0xbc>
	}
	if (!lfv) {
 800beea:	89bb      	ldrh	r3, [r7, #12]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d10d      	bne.n	800bf0c <get_fileinfo+0x180>
		fno->fname[j] = 0;
 800bef0:	683a      	ldr	r2, [r7, #0]
 800bef2:	69bb      	ldr	r3, [r7, #24]
 800bef4:	4413      	add	r3, r2
 800bef6:	331a      	adds	r3, #26
 800bef8:	2200      	movs	r2, #0
 800befa:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf00:	330c      	adds	r3, #12
 800bf02:	781b      	ldrb	r3, [r3, #0]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d101      	bne.n	800bf0c <get_fileinfo+0x180>
 800bf08:	2300      	movs	r3, #0
 800bf0a:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800bf0c:	683a      	ldr	r2, [r7, #0]
 800bf0e:	69bb      	ldr	r3, [r7, #24]
 800bf10:	4413      	add	r3, r2
 800bf12:	330d      	adds	r3, #13
 800bf14:	2200      	movs	r2, #0
 800bf16:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf1c:	7ada      	ldrb	r2, [r3, #11]
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf26:	331c      	adds	r3, #28
 800bf28:	4618      	mov	r0, r3
 800bf2a:	f7fd f9e3 	bl	80092f4 <ld_dword>
 800bf2e:	4603      	mov	r3, r0
 800bf30:	2200      	movs	r2, #0
 800bf32:	461c      	mov	r4, r3
 800bf34:	4615      	mov	r5, r2
 800bf36:	683b      	ldr	r3, [r7, #0]
 800bf38:	e9c3 4500 	strd	r4, r5, [r3]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf40:	3316      	adds	r3, #22
 800bf42:	4618      	mov	r0, r3
 800bf44:	f7fd f9d6 	bl	80092f4 <ld_dword>
 800bf48:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	b29a      	uxth	r2, r3
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	815a      	strh	r2, [r3, #10]
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	0c1b      	lsrs	r3, r3, #16
 800bf56:	b29a      	uxth	r2, r3
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	811a      	strh	r2, [r3, #8]
 800bf5c:	e000      	b.n	800bf60 <get_fileinfo+0x1d4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800bf5e:	bf00      	nop
}
 800bf60:	3720      	adds	r7, #32
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bf68 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b08a      	sub	sp, #40	@ 0x28
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
 800bf70:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	613b      	str	r3, [r7, #16]
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	691b      	ldr	r3, [r3, #16]
 800bf7e:	60fb      	str	r3, [r7, #12]
 800bf80:	2300      	movs	r3, #0
 800bf82:	617b      	str	r3, [r7, #20]
 800bf84:	697b      	ldr	r3, [r7, #20]
 800bf86:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800bf88:	69bb      	ldr	r3, [r7, #24]
 800bf8a:	1c5a      	adds	r2, r3, #1
 800bf8c:	61ba      	str	r2, [r7, #24]
 800bf8e:	693a      	ldr	r2, [r7, #16]
 800bf90:	4413      	add	r3, r2
 800bf92:	781b      	ldrb	r3, [r3, #0]
 800bf94:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800bf96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf98:	2b1f      	cmp	r3, #31
 800bf9a:	d940      	bls.n	800c01e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800bf9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bf9e:	2b2f      	cmp	r3, #47	@ 0x2f
 800bfa0:	d006      	beq.n	800bfb0 <create_name+0x48>
 800bfa2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfa4:	2b5c      	cmp	r3, #92	@ 0x5c
 800bfa6:	d110      	bne.n	800bfca <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bfa8:	e002      	b.n	800bfb0 <create_name+0x48>
 800bfaa:	69bb      	ldr	r3, [r7, #24]
 800bfac:	3301      	adds	r3, #1
 800bfae:	61bb      	str	r3, [r7, #24]
 800bfb0:	693a      	ldr	r2, [r7, #16]
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	4413      	add	r3, r2
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	2b2f      	cmp	r3, #47	@ 0x2f
 800bfba:	d0f6      	beq.n	800bfaa <create_name+0x42>
 800bfbc:	693a      	ldr	r2, [r7, #16]
 800bfbe:	69bb      	ldr	r3, [r7, #24]
 800bfc0:	4413      	add	r3, r2
 800bfc2:	781b      	ldrb	r3, [r3, #0]
 800bfc4:	2b5c      	cmp	r3, #92	@ 0x5c
 800bfc6:	d0f0      	beq.n	800bfaa <create_name+0x42>
			break;
 800bfc8:	e02a      	b.n	800c020 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	2bfe      	cmp	r3, #254	@ 0xfe
 800bfce:	d901      	bls.n	800bfd4 <create_name+0x6c>
 800bfd0:	2306      	movs	r3, #6
 800bfd2:	e17d      	b.n	800c2d0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800bfd4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfd6:	b2db      	uxtb	r3, r3
 800bfd8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800bfda:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfdc:	2101      	movs	r1, #1
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f002 fd88 	bl	800eaf4 <ff_convert>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800bfe8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d101      	bne.n	800bff2 <create_name+0x8a>
 800bfee:	2306      	movs	r3, #6
 800bff0:	e16e      	b.n	800c2d0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800bff2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bff4:	2b7f      	cmp	r3, #127	@ 0x7f
 800bff6:	d809      	bhi.n	800c00c <create_name+0xa4>
 800bff8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bffa:	4619      	mov	r1, r3
 800bffc:	488d      	ldr	r0, [pc, #564]	@ (800c234 <create_name+0x2cc>)
 800bffe:	f7fd fba9 	bl	8009754 <chk_chr>
 800c002:	4603      	mov	r3, r0
 800c004:	2b00      	cmp	r3, #0
 800c006:	d001      	beq.n	800c00c <create_name+0xa4>
 800c008:	2306      	movs	r3, #6
 800c00a:	e161      	b.n	800c2d0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c00c:	697b      	ldr	r3, [r7, #20]
 800c00e:	1c5a      	adds	r2, r3, #1
 800c010:	617a      	str	r2, [r7, #20]
 800c012:	005b      	lsls	r3, r3, #1
 800c014:	68fa      	ldr	r2, [r7, #12]
 800c016:	4413      	add	r3, r2
 800c018:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c01a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c01c:	e7b4      	b.n	800bf88 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c01e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c020:	693a      	ldr	r2, [r7, #16]
 800c022:	69bb      	ldr	r3, [r7, #24]
 800c024:	441a      	add	r2, r3
 800c026:	683b      	ldr	r3, [r7, #0]
 800c028:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c02a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c02c:	2b1f      	cmp	r3, #31
 800c02e:	d801      	bhi.n	800c034 <create_name+0xcc>
 800c030:	2304      	movs	r3, #4
 800c032:	e000      	b.n	800c036 <create_name+0xce>
 800c034:	2300      	movs	r3, #0
 800c036:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c03a:	e011      	b.n	800c060 <create_name+0xf8>
		w = lfn[di - 1];
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c042:	3b01      	subs	r3, #1
 800c044:	005b      	lsls	r3, r3, #1
 800c046:	68fa      	ldr	r2, [r7, #12]
 800c048:	4413      	add	r3, r2
 800c04a:	881b      	ldrh	r3, [r3, #0]
 800c04c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800c04e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c050:	2b20      	cmp	r3, #32
 800c052:	d002      	beq.n	800c05a <create_name+0xf2>
 800c054:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c056:	2b2e      	cmp	r3, #46	@ 0x2e
 800c058:	d106      	bne.n	800c068 <create_name+0x100>
		di--;
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	3b01      	subs	r3, #1
 800c05e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c060:	697b      	ldr	r3, [r7, #20]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d1ea      	bne.n	800c03c <create_name+0xd4>
 800c066:	e000      	b.n	800c06a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c068:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	005b      	lsls	r3, r3, #1
 800c06e:	68fa      	ldr	r2, [r7, #12]
 800c070:	4413      	add	r3, r2
 800c072:	2200      	movs	r2, #0
 800c074:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c076:	697b      	ldr	r3, [r7, #20]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d101      	bne.n	800c080 <create_name+0x118>
 800c07c:	2306      	movs	r3, #6
 800c07e:	e127      	b.n	800c2d0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	3340      	adds	r3, #64	@ 0x40
 800c084:	220b      	movs	r2, #11
 800c086:	2120      	movs	r1, #32
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fd fb21 	bl	80096d0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c08e:	2300      	movs	r3, #0
 800c090:	61bb      	str	r3, [r7, #24]
 800c092:	e002      	b.n	800c09a <create_name+0x132>
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	3301      	adds	r3, #1
 800c098:	61bb      	str	r3, [r7, #24]
 800c09a:	69bb      	ldr	r3, [r7, #24]
 800c09c:	005b      	lsls	r3, r3, #1
 800c09e:	68fa      	ldr	r2, [r7, #12]
 800c0a0:	4413      	add	r3, r2
 800c0a2:	881b      	ldrh	r3, [r3, #0]
 800c0a4:	2b20      	cmp	r3, #32
 800c0a6:	d0f5      	beq.n	800c094 <create_name+0x12c>
 800c0a8:	69bb      	ldr	r3, [r7, #24]
 800c0aa:	005b      	lsls	r3, r3, #1
 800c0ac:	68fa      	ldr	r2, [r7, #12]
 800c0ae:	4413      	add	r3, r2
 800c0b0:	881b      	ldrh	r3, [r3, #0]
 800c0b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0b4:	d0ee      	beq.n	800c094 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c0b6:	69bb      	ldr	r3, [r7, #24]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d009      	beq.n	800c0d0 <create_name+0x168>
 800c0bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0c0:	f043 0303 	orr.w	r3, r3, #3
 800c0c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c0c8:	e002      	b.n	800c0d0 <create_name+0x168>
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	3b01      	subs	r3, #1
 800c0ce:	617b      	str	r3, [r7, #20]
 800c0d0:	697b      	ldr	r3, [r7, #20]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d009      	beq.n	800c0ea <create_name+0x182>
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c0dc:	3b01      	subs	r3, #1
 800c0de:	005b      	lsls	r3, r3, #1
 800c0e0:	68fa      	ldr	r2, [r7, #12]
 800c0e2:	4413      	add	r3, r2
 800c0e4:	881b      	ldrh	r3, [r3, #0]
 800c0e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0e8:	d1ef      	bne.n	800c0ca <create_name+0x162>

	i = b = 0; ni = 8;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	623b      	str	r3, [r7, #32]
 800c0f4:	2308      	movs	r3, #8
 800c0f6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	1c5a      	adds	r2, r3, #1
 800c0fc:	61ba      	str	r2, [r7, #24]
 800c0fe:	005b      	lsls	r3, r3, #1
 800c100:	68fa      	ldr	r2, [r7, #12]
 800c102:	4413      	add	r3, r2
 800c104:	881b      	ldrh	r3, [r3, #0]
 800c106:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c108:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	f000 8090 	beq.w	800c230 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c110:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c112:	2b20      	cmp	r3, #32
 800c114:	d006      	beq.n	800c124 <create_name+0x1bc>
 800c116:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c118:	2b2e      	cmp	r3, #46	@ 0x2e
 800c11a:	d10a      	bne.n	800c132 <create_name+0x1ca>
 800c11c:	69ba      	ldr	r2, [r7, #24]
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	429a      	cmp	r2, r3
 800c122:	d006      	beq.n	800c132 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c124:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c128:	f043 0303 	orr.w	r3, r3, #3
 800c12c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c130:	e07d      	b.n	800c22e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c132:	6a3a      	ldr	r2, [r7, #32]
 800c134:	69fb      	ldr	r3, [r7, #28]
 800c136:	429a      	cmp	r2, r3
 800c138:	d203      	bcs.n	800c142 <create_name+0x1da>
 800c13a:	69ba      	ldr	r2, [r7, #24]
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d123      	bne.n	800c18a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c142:	69fb      	ldr	r3, [r7, #28]
 800c144:	2b0b      	cmp	r3, #11
 800c146:	d106      	bne.n	800c156 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c148:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c14c:	f043 0303 	orr.w	r3, r3, #3
 800c150:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c154:	e075      	b.n	800c242 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c156:	69ba      	ldr	r2, [r7, #24]
 800c158:	697b      	ldr	r3, [r7, #20]
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d005      	beq.n	800c16a <create_name+0x202>
 800c15e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c162:	f043 0303 	orr.w	r3, r3, #3
 800c166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800c16a:	69ba      	ldr	r2, [r7, #24]
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	429a      	cmp	r2, r3
 800c170:	d866      	bhi.n	800c240 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c172:	697b      	ldr	r3, [r7, #20]
 800c174:	61bb      	str	r3, [r7, #24]
 800c176:	2308      	movs	r3, #8
 800c178:	623b      	str	r3, [r7, #32]
 800c17a:	230b      	movs	r3, #11
 800c17c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c17e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c182:	009b      	lsls	r3, r3, #2
 800c184:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c188:	e051      	b.n	800c22e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c18a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c18c:	2b7f      	cmp	r3, #127	@ 0x7f
 800c18e:	d914      	bls.n	800c1ba <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c190:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c192:	2100      	movs	r1, #0
 800c194:	4618      	mov	r0, r3
 800c196:	f002 fcad 	bl	800eaf4 <ff_convert>
 800c19a:	4603      	mov	r3, r0
 800c19c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c19e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d004      	beq.n	800c1ae <create_name+0x246>
 800c1a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1a6:	3b80      	subs	r3, #128	@ 0x80
 800c1a8:	4a23      	ldr	r2, [pc, #140]	@ (800c238 <create_name+0x2d0>)
 800c1aa:	5cd3      	ldrb	r3, [r2, r3]
 800c1ac:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c1ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1b2:	f043 0302 	orr.w	r3, r3, #2
 800c1b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c1ba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d007      	beq.n	800c1d0 <create_name+0x268>
 800c1c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1c2:	4619      	mov	r1, r3
 800c1c4:	481d      	ldr	r0, [pc, #116]	@ (800c23c <create_name+0x2d4>)
 800c1c6:	f7fd fac5 	bl	8009754 <chk_chr>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d008      	beq.n	800c1e2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c1d0:	235f      	movs	r3, #95	@ 0x5f
 800c1d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c1d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1d8:	f043 0303 	orr.w	r3, r3, #3
 800c1dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c1e0:	e01b      	b.n	800c21a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c1e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1e4:	2b40      	cmp	r3, #64	@ 0x40
 800c1e6:	d909      	bls.n	800c1fc <create_name+0x294>
 800c1e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1ea:	2b5a      	cmp	r3, #90	@ 0x5a
 800c1ec:	d806      	bhi.n	800c1fc <create_name+0x294>
					b |= 2;
 800c1ee:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c1f2:	f043 0302 	orr.w	r3, r3, #2
 800c1f6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c1fa:	e00e      	b.n	800c21a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c1fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1fe:	2b60      	cmp	r3, #96	@ 0x60
 800c200:	d90b      	bls.n	800c21a <create_name+0x2b2>
 800c202:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c204:	2b7a      	cmp	r3, #122	@ 0x7a
 800c206:	d808      	bhi.n	800c21a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c208:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c20c:	f043 0301 	orr.w	r3, r3, #1
 800c210:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c214:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c216:	3b20      	subs	r3, #32
 800c218:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c21a:	6a3b      	ldr	r3, [r7, #32]
 800c21c:	1c5a      	adds	r2, r3, #1
 800c21e:	623a      	str	r2, [r7, #32]
 800c220:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c222:	b2d1      	uxtb	r1, r2
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	4413      	add	r3, r2
 800c228:	460a      	mov	r2, r1
 800c22a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 800c22e:	e763      	b.n	800c0f8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c230:	bf00      	nop
 800c232:	e006      	b.n	800c242 <create_name+0x2da>
 800c234:	08014708 	.word	0x08014708
 800c238:	08018270 	.word	0x08018270
 800c23c:	08014714 	.word	0x08014714
			if (si > di) break;			/* No extension */
 800c240:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c248:	2be5      	cmp	r3, #229	@ 0xe5
 800c24a:	d103      	bne.n	800c254 <create_name+0x2ec>
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2205      	movs	r2, #5
 800c250:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 800c254:	69fb      	ldr	r3, [r7, #28]
 800c256:	2b08      	cmp	r3, #8
 800c258:	d104      	bne.n	800c264 <create_name+0x2fc>
 800c25a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c264:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c268:	f003 030c 	and.w	r3, r3, #12
 800c26c:	2b0c      	cmp	r3, #12
 800c26e:	d005      	beq.n	800c27c <create_name+0x314>
 800c270:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c274:	f003 0303 	and.w	r3, r3, #3
 800c278:	2b03      	cmp	r3, #3
 800c27a:	d105      	bne.n	800c288 <create_name+0x320>
 800c27c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c280:	f043 0302 	orr.w	r3, r3, #2
 800c284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c28c:	f003 0302 	and.w	r3, r3, #2
 800c290:	2b00      	cmp	r3, #0
 800c292:	d117      	bne.n	800c2c4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c294:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c298:	f003 0303 	and.w	r3, r3, #3
 800c29c:	2b01      	cmp	r3, #1
 800c29e:	d105      	bne.n	800c2ac <create_name+0x344>
 800c2a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2a4:	f043 0310 	orr.w	r3, r3, #16
 800c2a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c2ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2b0:	f003 030c 	and.w	r3, r3, #12
 800c2b4:	2b04      	cmp	r3, #4
 800c2b6:	d105      	bne.n	800c2c4 <create_name+0x35c>
 800c2b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2bc:	f043 0308 	orr.w	r3, r3, #8
 800c2c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c2ca:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800c2ce:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3728      	adds	r7, #40	@ 0x28
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	bd80      	pop	{r7, pc}

0800c2d8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b086      	sub	sp, #24
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
 800c2e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c2ec:	e002      	b.n	800c2f4 <follow_path+0x1c>
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	603b      	str	r3, [r7, #0]
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	2b2f      	cmp	r3, #47	@ 0x2f
 800c2fa:	d0f8      	beq.n	800c2ee <follow_path+0x16>
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	2b5c      	cmp	r3, #92	@ 0x5c
 800c302:	d0f4      	beq.n	800c2ee <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c304:	693b      	ldr	r3, [r7, #16]
 800c306:	2200      	movs	r2, #0
 800c308:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800c30a:	693b      	ldr	r3, [r7, #16]
 800c30c:	2200      	movs	r2, #0
 800c30e:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	2b1f      	cmp	r3, #31
 800c316:	d80a      	bhi.n	800c32e <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2280      	movs	r2, #128	@ 0x80
 800c31c:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800c320:	2100      	movs	r1, #0
 800c322:	6878      	ldr	r0, [r7, #4]
 800c324:	f7fe fa9f 	bl	800a866 <dir_sdi>
 800c328:	4603      	mov	r3, r0
 800c32a:	75fb      	strb	r3, [r7, #23]
 800c32c:	e07d      	b.n	800c42a <follow_path+0x152>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c32e:	463b      	mov	r3, r7
 800c330:	4619      	mov	r1, r3
 800c332:	6878      	ldr	r0, [r7, #4]
 800c334:	f7ff fe18 	bl	800bf68 <create_name>
 800c338:	4603      	mov	r3, r0
 800c33a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c33c:	7dfb      	ldrb	r3, [r7, #23]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d16e      	bne.n	800c420 <follow_path+0x148>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c342:	6878      	ldr	r0, [r7, #4]
 800c344:	f7ff f9f5 	bl	800b732 <dir_find>
 800c348:	4603      	mov	r3, r0
 800c34a:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800c352:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c354:	7dfb      	ldrb	r3, [r7, #23]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d00a      	beq.n	800c370 <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c35a:	7dfb      	ldrb	r3, [r7, #23]
 800c35c:	2b04      	cmp	r3, #4
 800c35e:	d161      	bne.n	800c424 <follow_path+0x14c>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c360:	7afb      	ldrb	r3, [r7, #11]
 800c362:	f003 0304 	and.w	r3, r3, #4
 800c366:	2b00      	cmp	r3, #0
 800c368:	d15c      	bne.n	800c424 <follow_path+0x14c>
 800c36a:	2305      	movs	r3, #5
 800c36c:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c36e:	e059      	b.n	800c424 <follow_path+0x14c>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c370:	7afb      	ldrb	r3, [r7, #11]
 800c372:	f003 0304 	and.w	r3, r3, #4
 800c376:	2b00      	cmp	r3, #0
 800c378:	d156      	bne.n	800c428 <follow_path+0x150>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c37a:	693b      	ldr	r3, [r7, #16]
 800c37c:	799b      	ldrb	r3, [r3, #6]
 800c37e:	f003 0310 	and.w	r3, r3, #16
 800c382:	2b00      	cmp	r3, #0
 800c384:	d102      	bne.n	800c38c <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800c386:	2305      	movs	r3, #5
 800c388:	75fb      	strb	r3, [r7, #23]
 800c38a:	e04e      	b.n	800c42a <follow_path+0x152>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	781b      	ldrb	r3, [r3, #0]
 800c390:	2b04      	cmp	r3, #4
 800c392:	d130      	bne.n	800c3f6 <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	689a      	ldr	r2, [r3, #8]
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800c39c:	693b      	ldr	r3, [r7, #16]
 800c39e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c3a2:	4613      	mov	r3, r2
 800c3a4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800c3a8:	693a      	ldr	r2, [r7, #16]
 800c3aa:	79d2      	ldrb	r2, [r2, #7]
 800c3ac:	431a      	orrs	r2, r3
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 800c3b2:	687b      	ldr	r3, [r7, #4]
 800c3b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c3b6:	693b      	ldr	r3, [r7, #16]
 800c3b8:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	695b      	ldr	r3, [r3, #20]
 800c3be:	3334      	adds	r3, #52	@ 0x34
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	f7fc ff97 	bl	80092f4 <ld_dword>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	693b      	ldr	r3, [r7, #16]
 800c3ca:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	695b      	ldr	r3, [r3, #20]
 800c3d0:	3321      	adds	r3, #33	@ 0x21
 800c3d2:	781b      	ldrb	r3, [r3, #0]
 800c3d4:	f003 0302 	and.w	r3, r3, #2
 800c3d8:	b2da      	uxtb	r2, r3
 800c3da:	693b      	ldr	r3, [r7, #16]
 800c3dc:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	695b      	ldr	r3, [r3, #20]
 800c3e2:	3338      	adds	r3, #56	@ 0x38
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7fc ffa8 	bl	800933a <ld_qword>
 800c3ea:	4602      	mov	r2, r0
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	6939      	ldr	r1, [r7, #16]
 800c3f0:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800c3f4:	e79b      	b.n	800c32e <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c400:	68fa      	ldr	r2, [r7, #12]
 800c402:	8992      	ldrh	r2, [r2, #12]
 800c404:	fbb3 f0f2 	udiv	r0, r3, r2
 800c408:	fb00 f202 	mul.w	r2, r0, r2
 800c40c:	1a9b      	subs	r3, r3, r2
 800c40e:	440b      	add	r3, r1
 800c410:	4619      	mov	r1, r3
 800c412:	68f8      	ldr	r0, [r7, #12]
 800c414:	f7fe fbfd 	bl	800ac12 <ld_clust>
 800c418:	4602      	mov	r2, r0
 800c41a:	693b      	ldr	r3, [r7, #16]
 800c41c:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c41e:	e786      	b.n	800c32e <follow_path+0x56>
			if (res != FR_OK) break;
 800c420:	bf00      	nop
 800c422:	e002      	b.n	800c42a <follow_path+0x152>
				break;
 800c424:	bf00      	nop
 800c426:	e000      	b.n	800c42a <follow_path+0x152>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c428:	bf00      	nop
			}
		}
	}

	return res;
 800c42a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c42c:	4618      	mov	r0, r3
 800c42e:	3718      	adds	r7, #24
 800c430:	46bd      	mov	sp, r7
 800c432:	bd80      	pop	{r7, pc}

0800c434 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c434:	b480      	push	{r7}
 800c436:	b087      	sub	sp, #28
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c43c:	f04f 33ff 	mov.w	r3, #4294967295
 800c440:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d031      	beq.n	800c4ae <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	617b      	str	r3, [r7, #20]
 800c450:	e002      	b.n	800c458 <get_ldnumber+0x24>
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	3301      	adds	r3, #1
 800c456:	617b      	str	r3, [r7, #20]
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	2b1f      	cmp	r3, #31
 800c45e:	d903      	bls.n	800c468 <get_ldnumber+0x34>
 800c460:	697b      	ldr	r3, [r7, #20]
 800c462:	781b      	ldrb	r3, [r3, #0]
 800c464:	2b3a      	cmp	r3, #58	@ 0x3a
 800c466:	d1f4      	bne.n	800c452 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	781b      	ldrb	r3, [r3, #0]
 800c46c:	2b3a      	cmp	r3, #58	@ 0x3a
 800c46e:	d11c      	bne.n	800c4aa <get_ldnumber+0x76>
			tp = *path;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	1c5a      	adds	r2, r3, #1
 800c47a:	60fa      	str	r2, [r7, #12]
 800c47c:	781b      	ldrb	r3, [r3, #0]
 800c47e:	3b30      	subs	r3, #48	@ 0x30
 800c480:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c482:	68bb      	ldr	r3, [r7, #8]
 800c484:	2b09      	cmp	r3, #9
 800c486:	d80e      	bhi.n	800c4a6 <get_ldnumber+0x72>
 800c488:	68fa      	ldr	r2, [r7, #12]
 800c48a:	697b      	ldr	r3, [r7, #20]
 800c48c:	429a      	cmp	r2, r3
 800c48e:	d10a      	bne.n	800c4a6 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c490:	68bb      	ldr	r3, [r7, #8]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d107      	bne.n	800c4a6 <get_ldnumber+0x72>
					vol = (int)i;
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c49a:	697b      	ldr	r3, [r7, #20]
 800c49c:	3301      	adds	r3, #1
 800c49e:	617b      	str	r3, [r7, #20]
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	697a      	ldr	r2, [r7, #20]
 800c4a4:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c4a6:	693b      	ldr	r3, [r7, #16]
 800c4a8:	e002      	b.n	800c4b0 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c4ae:	693b      	ldr	r3, [r7, #16]
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	371c      	adds	r7, #28
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr

0800c4bc <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b082      	sub	sp, #8
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
 800c4c4:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	70da      	strb	r2, [r3, #3]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f04f 32ff 	mov.w	r2, #4294967295
 800c4d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c4d4:	6839      	ldr	r1, [r7, #0]
 800c4d6:	6878      	ldr	r0, [r7, #4]
 800c4d8:	f7fd fb38 	bl	8009b4c <move_window>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d001      	beq.n	800c4e6 <check_fs+0x2a>
 800c4e2:	2304      	movs	r3, #4
 800c4e4:	e044      	b.n	800c570 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	3340      	adds	r3, #64	@ 0x40
 800c4ea:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	f7fc fee8 	bl	80092c4 <ld_word>
 800c4f4:	4603      	mov	r3, r0
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c4fc:	429a      	cmp	r2, r3
 800c4fe:	d001      	beq.n	800c504 <check_fs+0x48>
 800c500:	2303      	movs	r3, #3
 800c502:	e035      	b.n	800c570 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c50a:	2be9      	cmp	r3, #233	@ 0xe9
 800c50c:	d009      	beq.n	800c522 <check_fs+0x66>
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800c514:	2beb      	cmp	r3, #235	@ 0xeb
 800c516:	d11e      	bne.n	800c556 <check_fs+0x9a>
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c51e:	2b90      	cmp	r3, #144	@ 0x90
 800c520:	d119      	bne.n	800c556 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	3340      	adds	r3, #64	@ 0x40
 800c526:	3336      	adds	r3, #54	@ 0x36
 800c528:	4618      	mov	r0, r3
 800c52a:	f7fc fee3 	bl	80092f4 <ld_dword>
 800c52e:	4603      	mov	r3, r0
 800c530:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c534:	4a10      	ldr	r2, [pc, #64]	@ (800c578 <check_fs+0xbc>)
 800c536:	4293      	cmp	r3, r2
 800c538:	d101      	bne.n	800c53e <check_fs+0x82>
 800c53a:	2300      	movs	r3, #0
 800c53c:	e018      	b.n	800c570 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	3340      	adds	r3, #64	@ 0x40
 800c542:	3352      	adds	r3, #82	@ 0x52
 800c544:	4618      	mov	r0, r3
 800c546:	f7fc fed5 	bl	80092f4 <ld_dword>
 800c54a:	4603      	mov	r3, r0
 800c54c:	4a0b      	ldr	r2, [pc, #44]	@ (800c57c <check_fs+0xc0>)
 800c54e:	4293      	cmp	r3, r2
 800c550:	d101      	bne.n	800c556 <check_fs+0x9a>
 800c552:	2300      	movs	r3, #0
 800c554:	e00c      	b.n	800c570 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	3340      	adds	r3, #64	@ 0x40
 800c55a:	220b      	movs	r2, #11
 800c55c:	4908      	ldr	r1, [pc, #32]	@ (800c580 <check_fs+0xc4>)
 800c55e:	4618      	mov	r0, r3
 800c560:	f7fd f8d1 	bl	8009706 <mem_cmp>
 800c564:	4603      	mov	r3, r0
 800c566:	2b00      	cmp	r3, #0
 800c568:	d101      	bne.n	800c56e <check_fs+0xb2>
 800c56a:	2301      	movs	r3, #1
 800c56c:	e000      	b.n	800c570 <check_fs+0xb4>
#endif
	return 2;
 800c56e:	2302      	movs	r3, #2
}
 800c570:	4618      	mov	r0, r3
 800c572:	3708      	adds	r7, #8
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}
 800c578:	00544146 	.word	0x00544146
 800c57c:	33544146 	.word	0x33544146
 800c580:	0801471c 	.word	0x0801471c

0800c584 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c584:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c588:	b09c      	sub	sp, #112	@ 0x70
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	61f8      	str	r0, [r7, #28]
 800c58e:	61b9      	str	r1, [r7, #24]
 800c590:	4613      	mov	r3, r2
 800c592:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c594:	69bb      	ldr	r3, [r7, #24]
 800c596:	2200      	movs	r2, #0
 800c598:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c59a:	69f8      	ldr	r0, [r7, #28]
 800c59c:	f7ff ff4a 	bl	800c434 <get_ldnumber>
 800c5a0:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800c5a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	da01      	bge.n	800c5ac <find_volume+0x28>
 800c5a8:	230b      	movs	r3, #11
 800c5aa:	e378      	b.n	800cc9e <find_volume+0x71a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c5ac:	4aa2      	ldr	r2, [pc, #648]	@ (800c838 <find_volume+0x2b4>)
 800c5ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5b4:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c5b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d101      	bne.n	800c5c0 <find_volume+0x3c>
 800c5bc:	230c      	movs	r3, #12
 800c5be:	e36e      	b.n	800cc9e <find_volume+0x71a>

	ENTER_FF(fs);						/* Lock the volume */
 800c5c0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c5c2:	f7fd f8e2 	bl	800978a <lock_fs>
 800c5c6:	4603      	mov	r3, r0
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	d101      	bne.n	800c5d0 <find_volume+0x4c>
 800c5cc:	230f      	movs	r3, #15
 800c5ce:	e366      	b.n	800cc9e <find_volume+0x71a>
	*rfs = fs;							/* Return pointer to the file system object */
 800c5d0:	69bb      	ldr	r3, [r7, #24]
 800c5d2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c5d4:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c5d6:	7dfb      	ldrb	r3, [r7, #23]
 800c5d8:	f023 0301 	bic.w	r3, r3, #1
 800c5dc:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c5de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d01a      	beq.n	800c61c <find_volume+0x98>
		stat = disk_status(fs->drv);
 800c5e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c5e8:	785b      	ldrb	r3, [r3, #1]
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f7fc fdca 	bl	8009184 <disk_status>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c5f6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c5fa:	f003 0301 	and.w	r3, r3, #1
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d10c      	bne.n	800c61c <find_volume+0x98>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c602:	7dfb      	ldrb	r3, [r7, #23]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d007      	beq.n	800c618 <find_volume+0x94>
 800c608:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c60c:	f003 0304 	and.w	r3, r3, #4
 800c610:	2b00      	cmp	r3, #0
 800c612:	d001      	beq.n	800c618 <find_volume+0x94>
				return FR_WRITE_PROTECTED;
 800c614:	230a      	movs	r3, #10
 800c616:	e342      	b.n	800cc9e <find_volume+0x71a>
			}
			return FR_OK;				/* The file system object is valid */
 800c618:	2300      	movs	r3, #0
 800c61a:	e340      	b.n	800cc9e <find_volume+0x71a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c61c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c61e:	2200      	movs	r2, #0
 800c620:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c624:	b2da      	uxtb	r2, r3
 800c626:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c628:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c62a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c62c:	785b      	ldrb	r3, [r3, #1]
 800c62e:	4618      	mov	r0, r3
 800c630:	f7fc fdc2 	bl	80091b8 <disk_initialize>
 800c634:	4603      	mov	r3, r0
 800c636:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c63a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c63e:	f003 0301 	and.w	r3, r3, #1
 800c642:	2b00      	cmp	r3, #0
 800c644:	d001      	beq.n	800c64a <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c646:	2303      	movs	r3, #3
 800c648:	e329      	b.n	800cc9e <find_volume+0x71a>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c64a:	7dfb      	ldrb	r3, [r7, #23]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d007      	beq.n	800c660 <find_volume+0xdc>
 800c650:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800c654:	f003 0304 	and.w	r3, r3, #4
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d001      	beq.n	800c660 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 800c65c:	230a      	movs	r3, #10
 800c65e:	e31e      	b.n	800cc9e <find_volume+0x71a>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800c660:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c662:	7858      	ldrb	r0, [r3, #1]
 800c664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c666:	330c      	adds	r3, #12
 800c668:	461a      	mov	r2, r3
 800c66a:	2102      	movs	r1, #2
 800c66c:	f7fc fe0c 	bl	8009288 <disk_ioctl>
 800c670:	4603      	mov	r3, r0
 800c672:	2b00      	cmp	r3, #0
 800c674:	d001      	beq.n	800c67a <find_volume+0xf6>
 800c676:	2301      	movs	r3, #1
 800c678:	e311      	b.n	800cc9e <find_volume+0x71a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800c67a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c67c:	899b      	ldrh	r3, [r3, #12]
 800c67e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c682:	d80d      	bhi.n	800c6a0 <find_volume+0x11c>
 800c684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c686:	899b      	ldrh	r3, [r3, #12]
 800c688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c68c:	d308      	bcc.n	800c6a0 <find_volume+0x11c>
 800c68e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c690:	899b      	ldrh	r3, [r3, #12]
 800c692:	461a      	mov	r2, r3
 800c694:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c696:	899b      	ldrh	r3, [r3, #12]
 800c698:	3b01      	subs	r3, #1
 800c69a:	4013      	ands	r3, r2
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d001      	beq.n	800c6a4 <find_volume+0x120>
 800c6a0:	2301      	movs	r3, #1
 800c6a2:	e2fc      	b.n	800cc9e <find_volume+0x71a>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c6a8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c6aa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c6ac:	f7ff ff06 	bl	800c4bc <check_fs>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c6b6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c6ba:	2b02      	cmp	r3, #2
 800c6bc:	d14d      	bne.n	800c75a <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c6be:	2300      	movs	r3, #0
 800c6c0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c6c2:	e020      	b.n	800c706 <find_volume+0x182>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c6c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c6c6:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800c6ca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c6cc:	011b      	lsls	r3, r3, #4
 800c6ce:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c6d2:	4413      	add	r3, r2
 800c6d4:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c6d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6d8:	3304      	adds	r3, #4
 800c6da:	781b      	ldrb	r3, [r3, #0]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d006      	beq.n	800c6ee <find_volume+0x16a>
 800c6e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6e2:	3308      	adds	r3, #8
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7fc fe05 	bl	80092f4 <ld_dword>
 800c6ea:	4602      	mov	r2, r0
 800c6ec:	e000      	b.n	800c6f0 <find_volume+0x16c>
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c6f2:	009b      	lsls	r3, r3, #2
 800c6f4:	3360      	adds	r3, #96	@ 0x60
 800c6f6:	f107 0110 	add.w	r1, r7, #16
 800c6fa:	440b      	add	r3, r1
 800c6fc:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c700:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c702:	3301      	adds	r3, #1
 800c704:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c706:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c708:	2b03      	cmp	r3, #3
 800c70a:	d9db      	bls.n	800c6c4 <find_volume+0x140>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c70c:	2300      	movs	r3, #0
 800c70e:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800c710:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c712:	2b00      	cmp	r3, #0
 800c714:	d002      	beq.n	800c71c <find_volume+0x198>
 800c716:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c718:	3b01      	subs	r3, #1
 800c71a:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c71c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c71e:	009b      	lsls	r3, r3, #2
 800c720:	3360      	adds	r3, #96	@ 0x60
 800c722:	f107 0210 	add.w	r2, r7, #16
 800c726:	4413      	add	r3, r2
 800c728:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800c72c:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c72e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c730:	2b00      	cmp	r3, #0
 800c732:	d005      	beq.n	800c740 <find_volume+0x1bc>
 800c734:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c736:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c738:	f7ff fec0 	bl	800c4bc <check_fs>
 800c73c:	4603      	mov	r3, r0
 800c73e:	e000      	b.n	800c742 <find_volume+0x1be>
 800c740:	2303      	movs	r3, #3
 800c742:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c746:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c74a:	2b01      	cmp	r3, #1
 800c74c:	d905      	bls.n	800c75a <find_volume+0x1d6>
 800c74e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c750:	3301      	adds	r3, #1
 800c752:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c754:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c756:	2b03      	cmp	r3, #3
 800c758:	d9e0      	bls.n	800c71c <find_volume+0x198>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c75a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c75e:	2b04      	cmp	r3, #4
 800c760:	d101      	bne.n	800c766 <find_volume+0x1e2>
 800c762:	2301      	movs	r3, #1
 800c764:	e29b      	b.n	800cc9e <find_volume+0x71a>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c766:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c76a:	2b01      	cmp	r3, #1
 800c76c:	d901      	bls.n	800c772 <find_volume+0x1ee>
 800c76e:	230d      	movs	r3, #13
 800c770:	e295      	b.n	800cc9e <find_volume+0x71a>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800c772:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800c776:	2b01      	cmp	r3, #1
 800c778:	f040 8100 	bne.w	800c97c <find_volume+0x3f8>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800c77c:	230b      	movs	r3, #11
 800c77e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c780:	e002      	b.n	800c788 <find_volume+0x204>
 800c782:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c784:	3301      	adds	r3, #1
 800c786:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c788:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c78a:	2b3f      	cmp	r3, #63	@ 0x3f
 800c78c:	d806      	bhi.n	800c79c <find_volume+0x218>
 800c78e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c790:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c792:	4413      	add	r3, r2
 800c794:	3340      	adds	r3, #64	@ 0x40
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d0f2      	beq.n	800c782 <find_volume+0x1fe>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800c79c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c79e:	2b3f      	cmp	r3, #63	@ 0x3f
 800c7a0:	d801      	bhi.n	800c7a6 <find_volume+0x222>
 800c7a2:	230d      	movs	r3, #13
 800c7a4:	e27b      	b.n	800cc9e <find_volume+0x71a>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800c7a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7a8:	3340      	adds	r3, #64	@ 0x40
 800c7aa:	3368      	adds	r3, #104	@ 0x68
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f7fc fd89 	bl	80092c4 <ld_word>
 800c7b2:	4603      	mov	r3, r0
 800c7b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c7b8:	d001      	beq.n	800c7be <find_volume+0x23a>
 800c7ba:	230d      	movs	r3, #13
 800c7bc:	e26f      	b.n	800cc9e <find_volume+0x71a>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800c7be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7c0:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	4093      	lsls	r3, r2
 800c7ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c7cc:	8992      	ldrh	r2, [r2, #12]
 800c7ce:	4293      	cmp	r3, r2
 800c7d0:	d001      	beq.n	800c7d6 <find_volume+0x252>
			return FR_NO_FILESYSTEM;
 800c7d2:	230d      	movs	r3, #13
 800c7d4:	e263      	b.n	800cc9e <find_volume+0x71a>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800c7d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7d8:	3340      	adds	r3, #64	@ 0x40
 800c7da:	3348      	adds	r3, #72	@ 0x48
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f7fc fdac 	bl	800933a <ld_qword>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c7e8:	2000      	movs	r0, #0
 800c7ea:	60b9      	str	r1, [r7, #8]
 800c7ec:	60f8      	str	r0, [r7, #12]
 800c7ee:	68b9      	ldr	r1, [r7, #8]
 800c7f0:	1851      	adds	r1, r2, r1
 800c7f2:	6039      	str	r1, [r7, #0]
 800c7f4:	68f9      	ldr	r1, [r7, #12]
 800c7f6:	eb43 0101 	adc.w	r1, r3, r1
 800c7fa:	6079      	str	r1, [r7, #4]
 800c7fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c800:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800c804:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c808:	2b01      	cmp	r3, #1
 800c80a:	d301      	bcc.n	800c810 <find_volume+0x28c>
 800c80c:	230d      	movs	r3, #13
 800c80e:	e246      	b.n	800cc9e <find_volume+0x71a>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800c810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c812:	3340      	adds	r3, #64	@ 0x40
 800c814:	3354      	adds	r3, #84	@ 0x54
 800c816:	4618      	mov	r0, r3
 800c818:	f7fc fd6c 	bl	80092f4 <ld_dword>
 800c81c:	4602      	mov	r2, r0
 800c81e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c820:	629a      	str	r2, [r3, #40]	@ 0x28

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800c822:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c824:	f893 20ae 	ldrb.w	r2, [r3, #174]	@ 0xae
 800c828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c82a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800c82c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c82e:	789b      	ldrb	r3, [r3, #2]
 800c830:	2b01      	cmp	r3, #1
 800c832:	d003      	beq.n	800c83c <find_volume+0x2b8>
 800c834:	230d      	movs	r3, #13
 800c836:	e232      	b.n	800cc9e <find_volume+0x71a>
 800c838:	20002b70 	.word	0x20002b70

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800c83c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c83e:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800c842:	461a      	mov	r2, r3
 800c844:	2301      	movs	r3, #1
 800c846:	4093      	lsls	r3, r2
 800c848:	b29a      	uxth	r2, r3
 800c84a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c84c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800c84e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c850:	895b      	ldrh	r3, [r3, #10]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d101      	bne.n	800c85a <find_volume+0x2d6>
 800c856:	230d      	movs	r3, #13
 800c858:	e221      	b.n	800cc9e <find_volume+0x71a>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800c85a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c85c:	3340      	adds	r3, #64	@ 0x40
 800c85e:	335c      	adds	r3, #92	@ 0x5c
 800c860:	4618      	mov	r0, r3
 800c862:	f7fc fd47 	bl	80092f4 <ld_dword>
 800c866:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800c868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c86a:	4a9a      	ldr	r2, [pc, #616]	@ (800cad4 <find_volume+0x550>)
 800c86c:	4293      	cmp	r3, r2
 800c86e:	d901      	bls.n	800c874 <find_volume+0x2f0>
 800c870:	230d      	movs	r3, #13
 800c872:	e214      	b.n	800cc9e <find_volume+0x71a>
		fs->n_fatent = nclst + 2;
 800c874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c876:	1c9a      	adds	r2, r3, #2
 800c878:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c87a:	625a      	str	r2, [r3, #36]	@ 0x24

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800c87c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c87e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c880:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800c882:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c884:	3340      	adds	r3, #64	@ 0x40
 800c886:	3358      	adds	r3, #88	@ 0x58
 800c888:	4618      	mov	r0, r3
 800c88a:	f7fc fd33 	bl	80092f4 <ld_dword>
 800c88e:	4602      	mov	r2, r0
 800c890:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c892:	441a      	add	r2, r3
 800c894:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c896:	639a      	str	r2, [r3, #56]	@ 0x38
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800c898:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c89a:	3340      	adds	r3, #64	@ 0x40
 800c89c:	3350      	adds	r3, #80	@ 0x50
 800c89e:	4618      	mov	r0, r3
 800c8a0:	f7fc fd28 	bl	80092f4 <ld_dword>
 800c8a4:	4602      	mov	r2, r0
 800c8a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c8a8:	441a      	add	r2, r3
 800c8aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8ac:	631a      	str	r2, [r3, #48]	@ 0x30
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800c8ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	469a      	mov	sl, r3
 800c8b6:	4693      	mov	fp, r2
 800c8b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8ba:	895b      	ldrh	r3, [r3, #10]
 800c8bc:	461a      	mov	r2, r3
 800c8be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c8c0:	fb02 f303 	mul.w	r3, r2, r3
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	4698      	mov	r8, r3
 800c8c8:	4691      	mov	r9, r2
 800c8ca:	eb1a 0408 	adds.w	r4, sl, r8
 800c8ce:	eb4b 0509 	adc.w	r5, fp, r9
 800c8d2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800c8d6:	42a2      	cmp	r2, r4
 800c8d8:	41ab      	sbcs	r3, r5
 800c8da:	d201      	bcs.n	800c8e0 <find_volume+0x35c>
 800c8dc:	230d      	movs	r3, #13
 800c8de:	e1de      	b.n	800cc9e <find_volume+0x71a>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800c8e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8e2:	3340      	adds	r3, #64	@ 0x40
 800c8e4:	3360      	adds	r3, #96	@ 0x60
 800c8e6:	4618      	mov	r0, r3
 800c8e8:	f7fc fd04 	bl	80092f4 <ld_dword>
 800c8ec:	4602      	mov	r2, r0
 800c8ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8f0:	635a      	str	r2, [r3, #52]	@ 0x34

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800c8f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8f6:	4619      	mov	r1, r3
 800c8f8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c8fa:	f7fd f9c5 	bl	8009c88 <clust2sect>
 800c8fe:	4603      	mov	r3, r0
 800c900:	4619      	mov	r1, r3
 800c902:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c904:	f7fd f922 	bl	8009b4c <move_window>
 800c908:	4603      	mov	r3, r0
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d001      	beq.n	800c912 <find_volume+0x38e>
 800c90e:	2301      	movs	r3, #1
 800c910:	e1c5      	b.n	800cc9e <find_volume+0x71a>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800c912:	2300      	movs	r3, #0
 800c914:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c916:	e015      	b.n	800c944 <find_volume+0x3c0>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800c918:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c91a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c91c:	4413      	add	r3, r2
 800c91e:	3340      	adds	r3, #64	@ 0x40
 800c920:	781b      	ldrb	r3, [r3, #0]
 800c922:	2b81      	cmp	r3, #129	@ 0x81
 800c924:	d10b      	bne.n	800c93e <find_volume+0x3ba>
 800c926:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c928:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800c92c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c92e:	3314      	adds	r3, #20
 800c930:	4413      	add	r3, r2
 800c932:	4618      	mov	r0, r3
 800c934:	f7fc fcde 	bl	80092f4 <ld_dword>
 800c938:	4603      	mov	r3, r0
 800c93a:	2b02      	cmp	r3, #2
 800c93c:	d009      	beq.n	800c952 <find_volume+0x3ce>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800c93e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c940:	3320      	adds	r3, #32
 800c942:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c944:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c946:	899b      	ldrh	r3, [r3, #12]
 800c948:	461a      	mov	r2, r3
 800c94a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c94c:	4293      	cmp	r3, r2
 800c94e:	d3e3      	bcc.n	800c918 <find_volume+0x394>
 800c950:	e000      	b.n	800c954 <find_volume+0x3d0>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800c952:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800c954:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c956:	899b      	ldrh	r3, [r3, #12]
 800c958:	461a      	mov	r2, r3
 800c95a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c95c:	4293      	cmp	r3, r2
 800c95e:	d101      	bne.n	800c964 <find_volume+0x3e0>
 800c960:	230d      	movs	r3, #13
 800c962:	e19c      	b.n	800cc9e <find_volume+0x71a>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c966:	f04f 32ff 	mov.w	r2, #4294967295
 800c96a:	621a      	str	r2, [r3, #32]
 800c96c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c96e:	6a1a      	ldr	r2, [r3, #32]
 800c970:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c972:	61da      	str	r2, [r3, #28]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800c974:	2304      	movs	r3, #4
 800c976:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800c97a:	e17e      	b.n	800cc7a <find_volume+0x6f6>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c97c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c97e:	3340      	adds	r3, #64	@ 0x40
 800c980:	330b      	adds	r3, #11
 800c982:	4618      	mov	r0, r3
 800c984:	f7fc fc9e 	bl	80092c4 <ld_word>
 800c988:	4603      	mov	r3, r0
 800c98a:	461a      	mov	r2, r3
 800c98c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c98e:	899b      	ldrh	r3, [r3, #12]
 800c990:	429a      	cmp	r2, r3
 800c992:	d001      	beq.n	800c998 <find_volume+0x414>
 800c994:	230d      	movs	r3, #13
 800c996:	e182      	b.n	800cc9e <find_volume+0x71a>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c998:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c99a:	3340      	adds	r3, #64	@ 0x40
 800c99c:	3316      	adds	r3, #22
 800c99e:	4618      	mov	r0, r3
 800c9a0:	f7fc fc90 	bl	80092c4 <ld_word>
 800c9a4:	4603      	mov	r3, r0
 800c9a6:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c9a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d106      	bne.n	800c9bc <find_volume+0x438>
 800c9ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9b0:	3340      	adds	r3, #64	@ 0x40
 800c9b2:	3324      	adds	r3, #36	@ 0x24
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	f7fc fc9d 	bl	80092f4 <ld_dword>
 800c9ba:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800c9bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9be:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c9c0:	629a      	str	r2, [r3, #40]	@ 0x28

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c9c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9c4:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 800c9c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9ca:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c9cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9ce:	789b      	ldrb	r3, [r3, #2]
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	d005      	beq.n	800c9e0 <find_volume+0x45c>
 800c9d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9d6:	789b      	ldrb	r3, [r3, #2]
 800c9d8:	2b02      	cmp	r3, #2
 800c9da:	d001      	beq.n	800c9e0 <find_volume+0x45c>
 800c9dc:	230d      	movs	r3, #13
 800c9de:	e15e      	b.n	800cc9e <find_volume+0x71a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c9e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9e2:	789b      	ldrb	r3, [r3, #2]
 800c9e4:	461a      	mov	r2, r3
 800c9e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c9e8:	fb02 f303 	mul.w	r3, r2, r3
 800c9ec:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c9ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9f0:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9f8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c9fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9fc:	895b      	ldrh	r3, [r3, #10]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d008      	beq.n	800ca14 <find_volume+0x490>
 800ca02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca04:	895b      	ldrh	r3, [r3, #10]
 800ca06:	461a      	mov	r2, r3
 800ca08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca0a:	895b      	ldrh	r3, [r3, #10]
 800ca0c:	3b01      	subs	r3, #1
 800ca0e:	4013      	ands	r3, r2
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d001      	beq.n	800ca18 <find_volume+0x494>
 800ca14:	230d      	movs	r3, #13
 800ca16:	e142      	b.n	800cc9e <find_volume+0x71a>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ca18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca1a:	3340      	adds	r3, #64	@ 0x40
 800ca1c:	3311      	adds	r3, #17
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f7fc fc50 	bl	80092c4 <ld_word>
 800ca24:	4603      	mov	r3, r0
 800ca26:	461a      	mov	r2, r3
 800ca28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca2a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800ca2c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca2e:	891b      	ldrh	r3, [r3, #8]
 800ca30:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ca32:	8992      	ldrh	r2, [r2, #12]
 800ca34:	0952      	lsrs	r2, r2, #5
 800ca36:	b292      	uxth	r2, r2
 800ca38:	fbb3 f1f2 	udiv	r1, r3, r2
 800ca3c:	fb01 f202 	mul.w	r2, r1, r2
 800ca40:	1a9b      	subs	r3, r3, r2
 800ca42:	b29b      	uxth	r3, r3
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d001      	beq.n	800ca4c <find_volume+0x4c8>
 800ca48:	230d      	movs	r3, #13
 800ca4a:	e128      	b.n	800cc9e <find_volume+0x71a>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800ca4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca4e:	3340      	adds	r3, #64	@ 0x40
 800ca50:	3313      	adds	r3, #19
 800ca52:	4618      	mov	r0, r3
 800ca54:	f7fc fc36 	bl	80092c4 <ld_word>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800ca5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d106      	bne.n	800ca70 <find_volume+0x4ec>
 800ca62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca64:	3340      	adds	r3, #64	@ 0x40
 800ca66:	3320      	adds	r3, #32
 800ca68:	4618      	mov	r0, r3
 800ca6a:	f7fc fc43 	bl	80092f4 <ld_dword>
 800ca6e:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800ca70:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca72:	3340      	adds	r3, #64	@ 0x40
 800ca74:	330e      	adds	r3, #14
 800ca76:	4618      	mov	r0, r3
 800ca78:	f7fc fc24 	bl	80092c4 <ld_word>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800ca82:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d101      	bne.n	800ca8e <find_volume+0x50a>
 800ca8a:	230d      	movs	r3, #13
 800ca8c:	e107      	b.n	800cc9e <find_volume+0x71a>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800ca8e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800ca92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca94:	4413      	add	r3, r2
 800ca96:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ca98:	8911      	ldrh	r1, [r2, #8]
 800ca9a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ca9c:	8992      	ldrh	r2, [r2, #12]
 800ca9e:	0952      	lsrs	r2, r2, #5
 800caa0:	b292      	uxth	r2, r2
 800caa2:	fbb1 f2f2 	udiv	r2, r1, r2
 800caa6:	b292      	uxth	r2, r2
 800caa8:	4413      	add	r3, r2
 800caaa:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800caac:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800caae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cab0:	429a      	cmp	r2, r3
 800cab2:	d201      	bcs.n	800cab8 <find_volume+0x534>
 800cab4:	230d      	movs	r3, #13
 800cab6:	e0f2      	b.n	800cc9e <find_volume+0x71a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cab8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800caba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cabc:	1ad3      	subs	r3, r2, r3
 800cabe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cac0:	8952      	ldrh	r2, [r2, #10]
 800cac2:	fbb3 f3f2 	udiv	r3, r3, r2
 800cac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cac8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d104      	bne.n	800cad8 <find_volume+0x554>
 800cace:	230d      	movs	r3, #13
 800cad0:	e0e5      	b.n	800cc9e <find_volume+0x71a>
 800cad2:	bf00      	nop
 800cad4:	7ffffffd 	.word	0x7ffffffd
		fmt = FS_FAT32;
 800cad8:	2303      	movs	r3, #3
 800cada:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cade:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cae0:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d802      	bhi.n	800caee <find_volume+0x56a>
 800cae8:	2302      	movs	r3, #2
 800caea:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800caee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800caf0:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d802      	bhi.n	800cafe <find_volume+0x57a>
 800caf8:	2301      	movs	r3, #1
 800cafa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cafe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb00:	1c9a      	adds	r2, r3, #2
 800cb02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb04:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->volbase = bsect;							/* Volume start sector */
 800cb06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb08:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cb0a:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800cb0c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cb10:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb12:	441a      	add	r2, r3
 800cb14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb16:	631a      	str	r2, [r3, #48]	@ 0x30
		fs->database = bsect + sysect;					/* Data start sector */
 800cb18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cb1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb1c:	441a      	add	r2, r3
 800cb1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb20:	639a      	str	r2, [r3, #56]	@ 0x38
		if (fmt == FS_FAT32) {
 800cb22:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cb26:	2b03      	cmp	r3, #3
 800cb28:	d11e      	bne.n	800cb68 <find_volume+0x5e4>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800cb2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb2c:	3340      	adds	r3, #64	@ 0x40
 800cb2e:	332a      	adds	r3, #42	@ 0x2a
 800cb30:	4618      	mov	r0, r3
 800cb32:	f7fc fbc7 	bl	80092c4 <ld_word>
 800cb36:	4603      	mov	r3, r0
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d001      	beq.n	800cb40 <find_volume+0x5bc>
 800cb3c:	230d      	movs	r3, #13
 800cb3e:	e0ae      	b.n	800cc9e <find_volume+0x71a>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800cb40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb42:	891b      	ldrh	r3, [r3, #8]
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d001      	beq.n	800cb4c <find_volume+0x5c8>
 800cb48:	230d      	movs	r3, #13
 800cb4a:	e0a8      	b.n	800cc9e <find_volume+0x71a>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800cb4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb4e:	3340      	adds	r3, #64	@ 0x40
 800cb50:	332c      	adds	r3, #44	@ 0x2c
 800cb52:	4618      	mov	r0, r3
 800cb54:	f7fc fbce 	bl	80092f4 <ld_dword>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb5c:	635a      	str	r2, [r3, #52]	@ 0x34
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800cb5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb62:	009b      	lsls	r3, r3, #2
 800cb64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb66:	e01f      	b.n	800cba8 <find_volume+0x624>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800cb68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb6a:	891b      	ldrh	r3, [r3, #8]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d101      	bne.n	800cb74 <find_volume+0x5f0>
 800cb70:	230d      	movs	r3, #13
 800cb72:	e094      	b.n	800cc9e <find_volume+0x71a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cb74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cb78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb7a:	441a      	add	r2, r3
 800cb7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb7e:	635a      	str	r2, [r3, #52]	@ 0x34
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800cb80:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cb84:	2b02      	cmp	r3, #2
 800cb86:	d103      	bne.n	800cb90 <find_volume+0x60c>
 800cb88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cb8c:	005b      	lsls	r3, r3, #1
 800cb8e:	e00a      	b.n	800cba6 <find_volume+0x622>
 800cb90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cb94:	4613      	mov	r3, r2
 800cb96:	005b      	lsls	r3, r3, #1
 800cb98:	4413      	add	r3, r2
 800cb9a:	085a      	lsrs	r2, r3, #1
 800cb9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cba0:	f003 0301 	and.w	r3, r3, #1
 800cba4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cba6:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbaa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800cbac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbae:	899b      	ldrh	r3, [r3, #12]
 800cbb0:	4619      	mov	r1, r3
 800cbb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cbb4:	440b      	add	r3, r1
 800cbb6:	3b01      	subs	r3, #1
 800cbb8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cbba:	8989      	ldrh	r1, [r1, #12]
 800cbbc:	fbb3 f3f1 	udiv	r3, r3, r1
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	d201      	bcs.n	800cbc8 <find_volume+0x644>
 800cbc4:	230d      	movs	r3, #13
 800cbc6:	e06a      	b.n	800cc9e <find_volume+0x71a>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cbc8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbca:	f04f 32ff 	mov.w	r2, #4294967295
 800cbce:	621a      	str	r2, [r3, #32]
 800cbd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbd2:	6a1a      	ldr	r2, [r3, #32]
 800cbd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbd6:	61da      	str	r2, [r3, #28]
		fs->fsi_flag = 0x80;
 800cbd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbda:	2280      	movs	r2, #128	@ 0x80
 800cbdc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800cbde:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800cbe2:	2b03      	cmp	r3, #3
 800cbe4:	d149      	bne.n	800cc7a <find_volume+0x6f6>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cbe6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbe8:	3340      	adds	r3, #64	@ 0x40
 800cbea:	3330      	adds	r3, #48	@ 0x30
 800cbec:	4618      	mov	r0, r3
 800cbee:	f7fc fb69 	bl	80092c4 <ld_word>
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	d140      	bne.n	800cc7a <find_volume+0x6f6>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cbf8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbfa:	3301      	adds	r3, #1
 800cbfc:	4619      	mov	r1, r3
 800cbfe:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cc00:	f7fc ffa4 	bl	8009b4c <move_window>
 800cc04:	4603      	mov	r3, r0
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d137      	bne.n	800cc7a <find_volume+0x6f6>
		{
			fs->fsi_flag = 0;
 800cc0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cc10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc12:	3340      	adds	r3, #64	@ 0x40
 800cc14:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7fc fb53 	bl	80092c4 <ld_word>
 800cc1e:	4603      	mov	r3, r0
 800cc20:	461a      	mov	r2, r3
 800cc22:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d127      	bne.n	800cc7a <find_volume+0x6f6>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cc2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc2c:	3340      	adds	r3, #64	@ 0x40
 800cc2e:	4618      	mov	r0, r3
 800cc30:	f7fc fb60 	bl	80092f4 <ld_dword>
 800cc34:	4603      	mov	r3, r0
 800cc36:	4a1c      	ldr	r2, [pc, #112]	@ (800cca8 <find_volume+0x724>)
 800cc38:	4293      	cmp	r3, r2
 800cc3a:	d11e      	bne.n	800cc7a <find_volume+0x6f6>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cc3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc3e:	3340      	adds	r3, #64	@ 0x40
 800cc40:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800cc44:	4618      	mov	r0, r3
 800cc46:	f7fc fb55 	bl	80092f4 <ld_dword>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	4a17      	ldr	r2, [pc, #92]	@ (800ccac <find_volume+0x728>)
 800cc4e:	4293      	cmp	r3, r2
 800cc50:	d113      	bne.n	800cc7a <find_volume+0x6f6>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cc52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc54:	3340      	adds	r3, #64	@ 0x40
 800cc56:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800cc5a:	4618      	mov	r0, r3
 800cc5c:	f7fc fb4a 	bl	80092f4 <ld_dword>
 800cc60:	4602      	mov	r2, r0
 800cc62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc64:	621a      	str	r2, [r3, #32]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800cc66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc68:	3340      	adds	r3, #64	@ 0x40
 800cc6a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800cc6e:	4618      	mov	r0, r3
 800cc70:	f7fc fb40 	bl	80092f4 <ld_dword>
 800cc74:	4602      	mov	r2, r0
 800cc76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc78:	61da      	str	r2, [r3, #28]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800cc7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc7c:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800cc80:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800cc82:	4b0b      	ldr	r3, [pc, #44]	@ (800ccb0 <find_volume+0x72c>)
 800cc84:	881b      	ldrh	r3, [r3, #0]
 800cc86:	3301      	adds	r3, #1
 800cc88:	b29a      	uxth	r2, r3
 800cc8a:	4b09      	ldr	r3, [pc, #36]	@ (800ccb0 <find_volume+0x72c>)
 800cc8c:	801a      	strh	r2, [r3, #0]
 800cc8e:	4b08      	ldr	r3, [pc, #32]	@ (800ccb0 <find_volume+0x72c>)
 800cc90:	881a      	ldrh	r2, [r3, #0]
 800cc92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc94:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800cc96:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cc98:	f7fc fef0 	bl	8009a7c <clear_lock>
#endif
	return FR_OK;
 800cc9c:	2300      	movs	r3, #0
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3770      	adds	r7, #112	@ 0x70
 800cca2:	46bd      	mov	sp, r7
 800cca4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cca8:	41615252 	.word	0x41615252
 800ccac:	61417272 	.word	0x61417272
 800ccb0:	20002b74 	.word	0x20002b74

0800ccb4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b084      	sub	sp, #16
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
 800ccbc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800ccbe:	2309      	movs	r3, #9
 800ccc0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d02e      	beq.n	800cd26 <validate+0x72>
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	d02a      	beq.n	800cd26 <validate+0x72>
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	781b      	ldrb	r3, [r3, #0]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d025      	beq.n	800cd26 <validate+0x72>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	889a      	ldrh	r2, [r3, #4]
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	88db      	ldrh	r3, [r3, #6]
 800cce4:	429a      	cmp	r2, r3
 800cce6:	d11e      	bne.n	800cd26 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4618      	mov	r0, r3
 800ccee:	f7fc fd4c 	bl	800978a <lock_fs>
 800ccf2:	4603      	mov	r3, r0
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d014      	beq.n	800cd22 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	785b      	ldrb	r3, [r3, #1]
 800ccfe:	4618      	mov	r0, r3
 800cd00:	f7fc fa40 	bl	8009184 <disk_status>
 800cd04:	4603      	mov	r3, r0
 800cd06:	f003 0301 	and.w	r3, r3, #1
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d102      	bne.n	800cd14 <validate+0x60>
				res = FR_OK;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	73fb      	strb	r3, [r7, #15]
 800cd12:	e008      	b.n	800cd26 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	2100      	movs	r1, #0
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f7fc fd4b 	bl	80097b6 <unlock_fs>
 800cd20:	e001      	b.n	800cd26 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800cd22:	230f      	movs	r3, #15
 800cd24:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cd26:	7bfb      	ldrb	r3, [r7, #15]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d102      	bne.n	800cd32 <validate+0x7e>
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	e000      	b.n	800cd34 <validate+0x80>
 800cd32:	2300      	movs	r3, #0
 800cd34:	683a      	ldr	r2, [r7, #0]
 800cd36:	6013      	str	r3, [r2, #0]
	return res;
 800cd38:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
	...

0800cd44 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b088      	sub	sp, #32
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	60f8      	str	r0, [r7, #12]
 800cd4c:	60b9      	str	r1, [r7, #8]
 800cd4e:	4613      	mov	r3, r2
 800cd50:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cd56:	f107 0310 	add.w	r3, r7, #16
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f7ff fb6a 	bl	800c434 <get_ldnumber>
 800cd60:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cd62:	69fb      	ldr	r3, [r7, #28]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	da01      	bge.n	800cd6c <f_mount+0x28>
 800cd68:	230b      	movs	r3, #11
 800cd6a:	e048      	b.n	800cdfe <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cd6c:	4a26      	ldr	r2, [pc, #152]	@ (800ce08 <f_mount+0xc4>)
 800cd6e:	69fb      	ldr	r3, [r7, #28]
 800cd70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd74:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d00f      	beq.n	800cd9c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cd7c:	69b8      	ldr	r0, [r7, #24]
 800cd7e:	f7fc fe7d 	bl	8009a7c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800cd82:	69bb      	ldr	r3, [r7, #24]
 800cd84:	699b      	ldr	r3, [r3, #24]
 800cd86:	4618      	mov	r0, r3
 800cd88:	f001 ff9a 	bl	800ecc0 <ff_del_syncobj>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d101      	bne.n	800cd96 <f_mount+0x52>
 800cd92:	2302      	movs	r3, #2
 800cd94:	e033      	b.n	800cdfe <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cd96:	69bb      	ldr	r3, [r7, #24]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d00f      	beq.n	800cdc2 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	2200      	movs	r2, #0
 800cda6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800cda8:	69fb      	ldr	r3, [r7, #28]
 800cdaa:	b2da      	uxtb	r2, r3
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	3318      	adds	r3, #24
 800cdb0:	4619      	mov	r1, r3
 800cdb2:	4610      	mov	r0, r2
 800cdb4:	f001 ff64 	bl	800ec80 <ff_cre_syncobj>
 800cdb8:	4603      	mov	r3, r0
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d101      	bne.n	800cdc2 <f_mount+0x7e>
 800cdbe:	2302      	movs	r3, #2
 800cdc0:	e01d      	b.n	800cdfe <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cdc2:	68fa      	ldr	r2, [r7, #12]
 800cdc4:	4910      	ldr	r1, [pc, #64]	@ (800ce08 <f_mount+0xc4>)
 800cdc6:	69fb      	ldr	r3, [r7, #28]
 800cdc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d002      	beq.n	800cdd8 <f_mount+0x94>
 800cdd2:	79fb      	ldrb	r3, [r7, #7]
 800cdd4:	2b01      	cmp	r3, #1
 800cdd6:	d001      	beq.n	800cddc <f_mount+0x98>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	e010      	b.n	800cdfe <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cddc:	f107 010c 	add.w	r1, r7, #12
 800cde0:	f107 0308 	add.w	r3, r7, #8
 800cde4:	2200      	movs	r2, #0
 800cde6:	4618      	mov	r0, r3
 800cde8:	f7ff fbcc 	bl	800c584 <find_volume>
 800cdec:	4603      	mov	r3, r0
 800cdee:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	7dfa      	ldrb	r2, [r7, #23]
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f7fc fcdd 	bl	80097b6 <unlock_fs>
 800cdfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3720      	adds	r7, #32
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}
 800ce06:	bf00      	nop
 800ce08:	20002b70 	.word	0x20002b70

0800ce0c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800ce0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ce10:	b0aa      	sub	sp, #168	@ 0xa8
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	6278      	str	r0, [r7, #36]	@ 0x24
 800ce16:	6239      	str	r1, [r7, #32]
 800ce18:	4613      	mov	r3, r2
 800ce1a:	77fb      	strb	r3, [r7, #31]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ce1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d101      	bne.n	800ce26 <f_open+0x1a>
 800ce22:	2309      	movs	r3, #9
 800ce24:	e2e2      	b.n	800d3ec <f_open+0x5e0>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ce26:	7ffb      	ldrb	r3, [r7, #31]
 800ce28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ce2c:	77fb      	strb	r3, [r7, #31]
	res = find_volume(&path, &fs, mode);
 800ce2e:	7ffb      	ldrb	r3, [r7, #31]
 800ce30:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800ce34:	f107 0020 	add.w	r0, r7, #32
 800ce38:	461a      	mov	r2, r3
 800ce3a:	f7ff fba3 	bl	800c584 <find_volume>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	if (res == FR_OK) {
 800ce44:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	f040 82bf 	bne.w	800d3cc <f_open+0x5c0>
		dj.obj.fs = fs;
 800ce4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce50:	633b      	str	r3, [r7, #48]	@ 0x30
		INIT_NAMBUF(fs);
 800ce52:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800ce56:	f001 ff5f 	bl	800ed18 <ff_memalloc>
 800ce5a:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 800ce5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d106      	bne.n	800ce74 <f_open+0x68>
 800ce66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce68:	2111      	movs	r1, #17
 800ce6a:	4618      	mov	r0, r3
 800ce6c:	f7fc fca3 	bl	80097b6 <unlock_fs>
 800ce70:	2311      	movs	r3, #17
 800ce72:	e2bb      	b.n	800d3ec <f_open+0x5e0>
 800ce74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ce7a:	611a      	str	r2, [r3, #16]
 800ce7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ce82:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800ce86:	6153      	str	r3, [r2, #20]
		res = follow_path(&dj, path);	/* Follow the file path */
 800ce88:	6a3b      	ldr	r3, [r7, #32]
 800ce8a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800ce8e:	4619      	mov	r1, r3
 800ce90:	4610      	mov	r0, r2
 800ce92:	f7ff fa21 	bl	800c2d8 <follow_path>
 800ce96:	4603      	mov	r3, r0
 800ce98:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ce9c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d118      	bne.n	800ced6 <f_open+0xca>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cea4:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800cea8:	b25b      	sxtb	r3, r3
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	da03      	bge.n	800ceb6 <f_open+0xaa>
				res = FR_INVALID_NAME;
 800ceae:	2306      	movs	r3, #6
 800ceb0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800ceb4:	e00f      	b.n	800ced6 <f_open+0xca>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ceb6:	7ffb      	ldrb	r3, [r7, #31]
 800ceb8:	2b01      	cmp	r3, #1
 800ceba:	bf8c      	ite	hi
 800cebc:	2301      	movhi	r3, #1
 800cebe:	2300      	movls	r3, #0
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	461a      	mov	r2, r3
 800cec4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cec8:	4611      	mov	r1, r2
 800ceca:	4618      	mov	r0, r3
 800cecc:	f7fc fc8e 	bl	80097ec <chk_lock>
 800ced0:	4603      	mov	r3, r0
 800ced2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ced6:	7ffb      	ldrb	r3, [r7, #31]
 800ced8:	f003 031c 	and.w	r3, r3, #28
 800cedc:	2b00      	cmp	r3, #0
 800cede:	f000 8117 	beq.w	800d110 <f_open+0x304>
			if (res != FR_OK) {					/* No file, create new */
 800cee2:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d017      	beq.n	800cf1a <f_open+0x10e>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ceea:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ceee:	2b04      	cmp	r3, #4
 800cef0:	d10e      	bne.n	800cf10 <f_open+0x104>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cef2:	f7fc fcd7 	bl	80098a4 <enq_lock>
 800cef6:	4603      	mov	r3, r0
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d006      	beq.n	800cf0a <f_open+0xfe>
 800cefc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800cf00:	4618      	mov	r0, r3
 800cf02:	f7fe fd41 	bl	800b988 <dir_register>
 800cf06:	4603      	mov	r3, r0
 800cf08:	e000      	b.n	800cf0c <f_open+0x100>
 800cf0a:	2312      	movs	r3, #18
 800cf0c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cf10:	7ffb      	ldrb	r3, [r7, #31]
 800cf12:	f043 0308 	orr.w	r3, r3, #8
 800cf16:	77fb      	strb	r3, [r7, #31]
 800cf18:	e011      	b.n	800cf3e <f_open+0x132>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cf1a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800cf1e:	f003 0311 	and.w	r3, r3, #17
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d003      	beq.n	800cf2e <f_open+0x122>
					res = FR_DENIED;
 800cf26:	2307      	movs	r3, #7
 800cf28:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800cf2c:	e007      	b.n	800cf3e <f_open+0x132>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cf2e:	7ffb      	ldrb	r3, [r7, #31]
 800cf30:	f003 0304 	and.w	r3, r3, #4
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d002      	beq.n	800cf3e <f_open+0x132>
 800cf38:	2308      	movs	r3, #8
 800cf3a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cf3e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	f040 8100 	bne.w	800d148 <f_open+0x33c>
 800cf48:	7ffb      	ldrb	r3, [r7, #31]
 800cf4a:	f003 0308 	and.w	r3, r3, #8
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	f000 80fa 	beq.w	800d148 <f_open+0x33c>
				dw = GET_FATTIME();
 800cf54:	f7fc f8b8 	bl	80090c8 <get_fattime>
 800cf58:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800cf5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf5e:	781b      	ldrb	r3, [r3, #0]
 800cf60:	2b04      	cmp	r3, #4
 800cf62:	f040 8085 	bne.w	800d070 <f_open+0x264>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800cf66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf6a:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 800cf6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf6e:	695b      	ldr	r3, [r3, #20]
 800cf70:	3334      	adds	r3, #52	@ 0x34
 800cf72:	4618      	mov	r0, r3
 800cf74:	f7fc f9be 	bl	80092f4 <ld_dword>
 800cf78:	4602      	mov	r2, r0
 800cf7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf7c:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800cf7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf80:	695b      	ldr	r3, [r3, #20]
 800cf82:	3338      	adds	r3, #56	@ 0x38
 800cf84:	4618      	mov	r0, r3
 800cf86:	f7fc f9d8 	bl	800933a <ld_qword>
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf8c:	e9c3 0104 	strd	r0, r1, [r3, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800cf90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf92:	695b      	ldr	r3, [r3, #20]
 800cf94:	3321      	adds	r3, #33	@ 0x21
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	f003 0302 	and.w	r3, r3, #2
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfa0:	71d3      	strb	r3, [r2, #7]
					fp->obj.n_frag = 0;
 800cfa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 800cfa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfaa:	695b      	ldr	r3, [r3, #20]
 800cfac:	3308      	adds	r3, #8
 800cfae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7fc fab7 	bl	8009526 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 800cfb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfba:	695b      	ldr	r3, [r3, #20]
 800cfbc:	f103 0214 	add.w	r2, r3, #20
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	7013      	strb	r3, [r2, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 800cfc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfc6:	695b      	ldr	r3, [r3, #20]
 800cfc8:	330c      	adds	r3, #12
 800cfca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800cfce:	4618      	mov	r0, r3
 800cfd0:	f7fc faa9 	bl	8009526 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 800cfd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfd6:	695b      	ldr	r3, [r3, #20]
 800cfd8:	f103 0215 	add.w	r2, r3, #21
 800cfdc:	2300      	movs	r3, #0
 800cfde:	7013      	strb	r3, [r2, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 800cfe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfe2:	695b      	ldr	r3, [r3, #20]
 800cfe4:	1d1a      	adds	r2, r3, #4
 800cfe6:	2320      	movs	r3, #32
 800cfe8:	7013      	strb	r3, [r2, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 800cfea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfec:	695b      	ldr	r3, [r3, #20]
 800cfee:	3334      	adds	r3, #52	@ 0x34
 800cff0:	2100      	movs	r1, #0
 800cff2:	4618      	mov	r0, r3
 800cff4:	f7fc fa97 	bl	8009526 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 800cff8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cffa:	695b      	ldr	r3, [r3, #20]
 800cffc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800d000:	f04f 0200 	mov.w	r2, #0
 800d004:	f04f 0300 	mov.w	r3, #0
 800d008:	4608      	mov	r0, r1
 800d00a:	f7fc fab8 	bl	800957e <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 800d00e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d010:	695b      	ldr	r3, [r3, #20]
 800d012:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800d016:	f04f 0200 	mov.w	r2, #0
 800d01a:	f04f 0300 	mov.w	r3, #0
 800d01e:	4608      	mov	r0, r1
 800d020:	f7fc faad 	bl	800957e <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800d024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d026:	695b      	ldr	r3, [r3, #20]
 800d028:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 800d02c:	2301      	movs	r3, #1
 800d02e:	7013      	strb	r3, [r2, #0]
					res = store_xdir(&dj);
 800d030:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d034:	4618      	mov	r0, r3
 800d036:	f7fe f9f3 	bl	800b420 <store_xdir>
 800d03a:	4603      	mov	r3, r0
 800d03c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 800d040:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d044:	2b00      	cmp	r3, #0
 800d046:	d17f      	bne.n	800d148 <f_open+0x33c>
 800d048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d04a:	689b      	ldr	r3, [r3, #8]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d07b      	beq.n	800d148 <f_open+0x33c>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800d050:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d054:	689b      	ldr	r3, [r3, #8]
 800d056:	2200      	movs	r2, #0
 800d058:	4619      	mov	r1, r3
 800d05a:	f7fd fa03 	bl	800a464 <remove_chain>
 800d05e:	4603      	mov	r3, r0
 800d060:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800d064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d066:	689b      	ldr	r3, [r3, #8]
 800d068:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d06a:	3b01      	subs	r3, #1
 800d06c:	61d3      	str	r3, [r2, #28]
 800d06e:	e06b      	b.n	800d148 <f_open+0x33c>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d070:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d072:	330e      	adds	r3, #14
 800d074:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d078:	4618      	mov	r0, r3
 800d07a:	f7fc fa54 	bl	8009526 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d07e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d080:	3316      	adds	r3, #22
 800d082:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d086:	4618      	mov	r0, r3
 800d088:	f7fc fa4d 	bl	8009526 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d08c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d08e:	f103 020b 	add.w	r2, r3, #11
 800d092:	2320      	movs	r3, #32
 800d094:	7013      	strb	r3, [r2, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d096:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d098:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d09a:	4619      	mov	r1, r3
 800d09c:	4610      	mov	r0, r2
 800d09e:	f7fd fdb8 	bl	800ac12 <ld_clust>
 800d0a2:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d0a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d0a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0aa:	2200      	movs	r2, #0
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	f7fd fdcf 	bl	800ac50 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d0b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0b4:	331c      	adds	r3, #28
 800d0b6:	2100      	movs	r1, #0
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f7fc fa34 	bl	8009526 <st_dword>
					fs->wflag = 1;
 800d0be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0c0:	2301      	movs	r3, #1
 800d0c2:	70d3      	strb	r3, [r2, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d0c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d03d      	beq.n	800d148 <f_open+0x33c>
						dw = fs->winsect;
 800d0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d0d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						res = remove_chain(&dj.obj, cl, 0);
 800d0d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d0d8:	2200      	movs	r2, #0
 800d0da:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800d0de:	4618      	mov	r0, r3
 800d0e0:	f7fd f9c0 	bl	800a464 <remove_chain>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
						if (res == FR_OK) {
 800d0ea:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d12a      	bne.n	800d148 <f_open+0x33c>
							res = move_window(fs, dw);
 800d0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0f4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	f7fc fd27 	bl	8009b4c <move_window>
 800d0fe:	4603      	mov	r3, r0
 800d100:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d106:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d10a:	3b01      	subs	r3, #1
 800d10c:	61d3      	str	r3, [r2, #28]
 800d10e:	e01b      	b.n	800d148 <f_open+0x33c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d110:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d114:	2b00      	cmp	r3, #0
 800d116:	d117      	bne.n	800d148 <f_open+0x33c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d118:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d11c:	f003 0310 	and.w	r3, r3, #16
 800d120:	2b00      	cmp	r3, #0
 800d122:	d003      	beq.n	800d12c <f_open+0x320>
					res = FR_NO_FILE;
 800d124:	2304      	movs	r3, #4
 800d126:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800d12a:	e00d      	b.n	800d148 <f_open+0x33c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d12c:	7ffb      	ldrb	r3, [r7, #31]
 800d12e:	f003 0302 	and.w	r3, r3, #2
 800d132:	2b00      	cmp	r3, #0
 800d134:	d008      	beq.n	800d148 <f_open+0x33c>
 800d136:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d13a:	f003 0301 	and.w	r3, r3, #1
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d002      	beq.n	800d148 <f_open+0x33c>
						res = FR_DENIED;
 800d142:	2307      	movs	r3, #7
 800d144:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					}
				}
			}
		}
		if (res == FR_OK) {
 800d148:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d126      	bne.n	800d19e <f_open+0x392>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d150:	7ffb      	ldrb	r3, [r7, #31]
 800d152:	f003 0308 	and.w	r3, r3, #8
 800d156:	2b00      	cmp	r3, #0
 800d158:	d003      	beq.n	800d162 <f_open+0x356>
				mode |= FA_MODIFIED;
 800d15a:	7ffb      	ldrb	r3, [r7, #31]
 800d15c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d160:	77fb      	strb	r3, [r7, #31]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d164:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d168:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800d16a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d16e:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d170:	7ffb      	ldrb	r3, [r7, #31]
 800d172:	2b01      	cmp	r3, #1
 800d174:	bf8c      	ite	hi
 800d176:	2301      	movhi	r3, #1
 800d178:	2300      	movls	r3, #0
 800d17a:	b2db      	uxtb	r3, r3
 800d17c:	461a      	mov	r2, r3
 800d17e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d182:	4611      	mov	r1, r2
 800d184:	4618      	mov	r0, r3
 800d186:	f7fc fbaf 	bl	80098e8 <inc_lock>
 800d18a:	4602      	mov	r2, r0
 800d18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d18e:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d194:	2b00      	cmp	r3, #0
 800d196:	d102      	bne.n	800d19e <f_open+0x392>
 800d198:	2302      	movs	r3, #2
 800d19a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d19e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	f040 810e 	bne.w	800d3c4 <f_open+0x5b8>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800d1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1aa:	781b      	ldrb	r3, [r3, #0]
 800d1ac:	2b04      	cmp	r3, #4
 800d1ae:	d12d      	bne.n	800d20c <f_open+0x400>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800d1b0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d1b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b4:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800d1b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d1ba:	4613      	mov	r3, r2
 800d1bc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d1c0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800d1c4:	431a      	orrs	r2, r3
 800d1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1c8:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800d1ca:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ce:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800d1d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1d2:	695b      	ldr	r3, [r3, #20]
 800d1d4:	3334      	adds	r3, #52	@ 0x34
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f7fc f88c 	bl	80092f4 <ld_dword>
 800d1dc:	4602      	mov	r2, r0
 800d1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1e0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800d1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1e4:	695b      	ldr	r3, [r3, #20]
 800d1e6:	3338      	adds	r3, #56	@ 0x38
 800d1e8:	4618      	mov	r0, r3
 800d1ea:	f7fc f8a6 	bl	800933a <ld_qword>
 800d1ee:	4602      	mov	r2, r0
 800d1f0:	460b      	mov	r3, r1
 800d1f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d1f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800d1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1fa:	695b      	ldr	r3, [r3, #20]
 800d1fc:	3321      	adds	r3, #33	@ 0x21
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	f003 0302 	and.w	r3, r3, #2
 800d204:	b2da      	uxtb	r2, r3
 800d206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d208:	71da      	strb	r2, [r3, #7]
 800d20a:	e016      	b.n	800d23a <f_open+0x42e>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d20c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d20e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d210:	4619      	mov	r1, r3
 800d212:	4610      	mov	r0, r2
 800d214:	f7fd fcfd 	bl	800ac12 <ld_clust>
 800d218:	4602      	mov	r2, r0
 800d21a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d21c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d21e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d220:	331c      	adds	r3, #28
 800d222:	4618      	mov	r0, r3
 800d224:	f7fc f866 	bl	80092f4 <ld_dword>
 800d228:	4603      	mov	r3, r0
 800d22a:	2200      	movs	r2, #0
 800d22c:	613b      	str	r3, [r7, #16]
 800d22e:	617a      	str	r2, [r7, #20]
 800d230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d232:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800d236:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23c:	2200      	movs	r2, #0
 800d23e:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d240:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d244:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d248:	88da      	ldrh	r2, [r3, #6]
 800d24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d24c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d250:	7ffa      	ldrb	r2, [r7, #31]
 800d252:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 800d256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d258:	2200      	movs	r2, #0
 800d25a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 800d25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d260:	2200      	movs	r2, #0
 800d262:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d264:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d266:	f04f 0200 	mov.w	r2, #0
 800d26a:	f04f 0300 	mov.w	r3, #0
 800d26e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d274:	3354      	adds	r3, #84	@ 0x54
 800d276:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800d27a:	2100      	movs	r1, #0
 800d27c:	4618      	mov	r0, r3
 800d27e:	f7fc fa27 	bl	80096d0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d282:	7ffb      	ldrb	r3, [r7, #31]
 800d284:	f003 0320 	and.w	r3, r3, #32
 800d288:	2b00      	cmp	r3, #0
 800d28a:	f000 809b 	beq.w	800d3c4 <f_open+0x5b8>
 800d28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d290:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d294:	4313      	orrs	r3, r2
 800d296:	f000 8095 	beq.w	800d3c4 <f_open+0x5b8>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d29c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d2a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d2a2:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d2a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2a8:	895b      	ldrh	r3, [r3, #10]
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2ae:	899b      	ldrh	r3, [r3, #12]
 800d2b0:	fb02 f303 	mul.w	r3, r2, r3
 800d2b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d2b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ba:	689b      	ldr	r3, [r3, #8]
 800d2bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d2c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2c2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800d2c6:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 800d2ca:	e023      	b.n	800d314 <f_open+0x508>
					clst = get_fat(&fp->obj, clst);
 800d2cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2ce:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7fc fcf8 	bl	8009cc8 <get_fat>
 800d2d8:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
					if (clst <= 1) res = FR_INT_ERR;
 800d2dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d802      	bhi.n	800d2ea <f_open+0x4de>
 800d2e4:	2302      	movs	r3, #2
 800d2e6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d2ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800d2ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2f2:	d102      	bne.n	800d2fa <f_open+0x4ee>
 800d2f4:	2301      	movs	r3, #1
 800d2f6:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d2fa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d2fe:	2200      	movs	r2, #0
 800d300:	4698      	mov	r8, r3
 800d302:	4691      	mov	r9, r2
 800d304:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800d308:	ebb2 0a08 	subs.w	sl, r2, r8
 800d30c:	eb63 0b09 	sbc.w	fp, r3, r9
 800d310:	e9c7 ab26 	strd	sl, fp, [r7, #152]	@ 0x98
 800d314:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d10a      	bne.n	800d332 <f_open+0x526>
 800d31c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d320:	2200      	movs	r2, #0
 800d322:	461c      	mov	r4, r3
 800d324:	4615      	mov	r5, r2
 800d326:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800d32a:	4294      	cmp	r4, r2
 800d32c:	eb75 0303 	sbcs.w	r3, r5, r3
 800d330:	d3cc      	bcc.n	800d2cc <f_open+0x4c0>
				}
				fp->clust = clst;
 800d332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d334:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800d338:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d33a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d140      	bne.n	800d3c4 <f_open+0x5b8>
 800d342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d344:	899b      	ldrh	r3, [r3, #12]
 800d346:	b29b      	uxth	r3, r3
 800d348:	2200      	movs	r2, #0
 800d34a:	60bb      	str	r3, [r7, #8]
 800d34c:	60fa      	str	r2, [r7, #12]
 800d34e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d352:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d356:	f7f3 fc29 	bl	8000bac <__aeabi_uldivmod>
 800d35a:	4313      	orrs	r3, r2
 800d35c:	d032      	beq.n	800d3c4 <f_open+0x5b8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d35e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d360:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800d364:	4618      	mov	r0, r3
 800d366:	f7fc fc8f 	bl	8009c88 <clust2sect>
 800d36a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
 800d36e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d372:	2b00      	cmp	r3, #0
 800d374:	d103      	bne.n	800d37e <f_open+0x572>
						res = FR_INT_ERR;
 800d376:	2302      	movs	r3, #2
 800d378:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800d37c:	e022      	b.n	800d3c4 <f_open+0x5b8>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d37e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d380:	899b      	ldrh	r3, [r3, #12]
 800d382:	b29b      	uxth	r3, r3
 800d384:	2200      	movs	r2, #0
 800d386:	603b      	str	r3, [r7, #0]
 800d388:	607a      	str	r2, [r7, #4]
 800d38a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d38e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800d392:	f7f3 fc0b 	bl	8000bac <__aeabi_uldivmod>
 800d396:	4602      	mov	r2, r0
 800d398:	460b      	mov	r3, r1
 800d39a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d39e:	441a      	add	r2, r3
 800d3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a2:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d3a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3a6:	7858      	ldrb	r0, [r3, #1]
 800d3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3aa:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800d3ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d3b2:	2301      	movs	r3, #1
 800d3b4:	f7fb ff28 	bl	8009208 <disk_read>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d002      	beq.n	800d3c4 <f_open+0x5b8>
 800d3be:	2301      	movs	r3, #1
 800d3c0:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				}
			}
#endif
		}

		FREE_NAMBUF();
 800d3c4:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800d3c8:	f001 fcb2 	bl	800ed30 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d3cc:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d002      	beq.n	800d3da <f_open+0x5ce>
 800d3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d3da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3dc:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800d3e0:	4611      	mov	r1, r2
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7fc f9e7 	bl	80097b6 <unlock_fs>
 800d3e8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	37a8      	adds	r7, #168	@ 0xa8
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d3f6 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d3f6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d3fa:	b098      	sub	sp, #96	@ 0x60
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800d400:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d402:	627a      	str	r2, [r7, #36]	@ 0x24
 800d404:	623b      	str	r3, [r7, #32]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d408:	64fb      	str	r3, [r7, #76]	@ 0x4c


	*br = 0;	/* Clear read byte counter */
 800d40a:	6a3a      	ldr	r2, [r7, #32]
 800d40c:	2300      	movs	r3, #0
 800d40e:	6013      	str	r3, [r2, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d412:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800d416:	4619      	mov	r1, r3
 800d418:	4610      	mov	r0, r2
 800d41a:	f7ff fc4b 	bl	800ccb4 <validate>
 800d41e:	4603      	mov	r3, r0
 800d420:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d424:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d108      	bne.n	800d43e <f_read+0x48>
 800d42c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d42e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800d432:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800d436:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d009      	beq.n	800d452 <f_read+0x5c>
 800d43e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d440:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800d444:	4611      	mov	r1, r2
 800d446:	4618      	mov	r0, r3
 800d448:	f7fc f9b5 	bl	80097b6 <unlock_fs>
 800d44c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d450:	e193      	b.n	800d77a <f_read+0x384>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d454:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d458:	f003 0301 	and.w	r3, r3, #1
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d106      	bne.n	800d46e <f_read+0x78>
 800d460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d462:	2107      	movs	r1, #7
 800d464:	4618      	mov	r0, r3
 800d466:	f7fc f9a6 	bl	80097b6 <unlock_fs>
 800d46a:	2307      	movs	r3, #7
 800d46c:	e185      	b.n	800d77a <f_read+0x384>
	remain = fp->obj.objsize - fp->fptr;
 800d46e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d470:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800d474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d476:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d47a:	ebb0 0802 	subs.w	r8, r0, r2
 800d47e:	eb61 0903 	sbc.w	r9, r1, r3
 800d482:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d488:	2200      	movs	r2, #0
 800d48a:	461c      	mov	r4, r3
 800d48c:	4615      	mov	r5, r2
 800d48e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800d492:	42a2      	cmp	r2, r4
 800d494:	41ab      	sbcs	r3, r5
 800d496:	f080 8166 	bcs.w	800d766 <f_read+0x370>
 800d49a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d49c:	627b      	str	r3, [r7, #36]	@ 0x24

	for ( ;  btr;								/* Repeat until all data read */
 800d49e:	e162      	b.n	800d766 <f_read+0x370>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d4a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4a2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800d4a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4a8:	899b      	ldrh	r3, [r3, #12]
 800d4aa:	b29b      	uxth	r3, r3
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	61bb      	str	r3, [r7, #24]
 800d4b0:	61fa      	str	r2, [r7, #28]
 800d4b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d4b6:	f7f3 fb79 	bl	8000bac <__aeabi_uldivmod>
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	f040 8107 	bne.w	800d6ce <f_read+0x2d8>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d4c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4c2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800d4c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4c8:	899b      	ldrh	r3, [r3, #12]
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	613b      	str	r3, [r7, #16]
 800d4d0:	617a      	str	r2, [r7, #20]
 800d4d2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d4d6:	f7f3 fb69 	bl	8000bac <__aeabi_uldivmod>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	460b      	mov	r3, r1
 800d4de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4e0:	895b      	ldrh	r3, [r3, #10]
 800d4e2:	3b01      	subs	r3, #1
 800d4e4:	4013      	ands	r3, r2
 800d4e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (csect == 0) {					/* On the cluster boundary? */
 800d4e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d13c      	bne.n	800d568 <f_read+0x172>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4f0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d4f4:	4313      	orrs	r3, r2
 800d4f6:	d103      	bne.n	800d500 <f_read+0x10a>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4fa:	689b      	ldr	r3, [r3, #8]
 800d4fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d4fe:	e013      	b.n	800d528 <f_read+0x132>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d504:	2b00      	cmp	r3, #0
 800d506:	d007      	beq.n	800d518 <f_read+0x122>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d50a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d50e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d510:	f7fd f95d 	bl	800a7ce <clmt_clust>
 800d514:	65b8      	str	r0, [r7, #88]	@ 0x58
 800d516:	e007      	b.n	800d528 <f_read+0x132>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d518:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d51c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d51e:	4619      	mov	r1, r3
 800d520:	4610      	mov	r0, r2
 800d522:	f7fc fbd1 	bl	8009cc8 <get_fat>
 800d526:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d528:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d52a:	2b01      	cmp	r3, #1
 800d52c:	d80a      	bhi.n	800d544 <f_read+0x14e>
 800d52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d530:	2202      	movs	r2, #2
 800d532:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d536:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d538:	2102      	movs	r1, #2
 800d53a:	4618      	mov	r0, r3
 800d53c:	f7fc f93b 	bl	80097b6 <unlock_fs>
 800d540:	2302      	movs	r3, #2
 800d542:	e11a      	b.n	800d77a <f_read+0x384>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d544:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d54a:	d10a      	bne.n	800d562 <f_read+0x16c>
 800d54c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d54e:	2201      	movs	r2, #1
 800d550:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d556:	2101      	movs	r1, #1
 800d558:	4618      	mov	r0, r3
 800d55a:	f7fc f92c 	bl	80097b6 <unlock_fs>
 800d55e:	2301      	movs	r3, #1
 800d560:	e10b      	b.n	800d77a <f_read+0x384>
				fp->clust = clst;				/* Update current cluster */
 800d562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d564:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d566:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d568:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d56a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d56c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d56e:	4619      	mov	r1, r3
 800d570:	4610      	mov	r0, r2
 800d572:	f7fc fb89 	bl	8009c88 <clust2sect>
 800d576:	63b8      	str	r0, [r7, #56]	@ 0x38
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d10a      	bne.n	800d594 <f_read+0x19e>
 800d57e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d580:	2202      	movs	r2, #2
 800d582:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d588:	2102      	movs	r1, #2
 800d58a:	4618      	mov	r0, r3
 800d58c:	f7fc f913 	bl	80097b6 <unlock_fs>
 800d590:	2302      	movs	r3, #2
 800d592:	e0f2      	b.n	800d77a <f_read+0x384>
			sect += csect;
 800d594:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d598:	4413      	add	r3, r2
 800d59a:	63bb      	str	r3, [r7, #56]	@ 0x38
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d59c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d59e:	899b      	ldrh	r3, [r3, #12]
 800d5a0:	461a      	mov	r2, r3
 800d5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5a8:	653b      	str	r3, [r7, #80]	@ 0x50
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d5aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d048      	beq.n	800d642 <f_read+0x24c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d5b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d5b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5b4:	4413      	add	r3, r2
 800d5b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d5b8:	8952      	ldrh	r2, [r2, #10]
 800d5ba:	4293      	cmp	r3, r2
 800d5bc:	d905      	bls.n	800d5ca <f_read+0x1d4>
					cc = fs->csize - csect;
 800d5be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5c0:	895b      	ldrh	r3, [r3, #10]
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5c6:	1ad3      	subs	r3, r2, r3
 800d5c8:	653b      	str	r3, [r7, #80]	@ 0x50
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d5ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5cc:	7858      	ldrb	r0, [r3, #1]
 800d5ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d5d2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800d5d4:	f7fb fe18 	bl	8009208 <disk_read>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d00a      	beq.n	800d5f4 <f_read+0x1fe>
 800d5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d5e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5e8:	2101      	movs	r1, #1
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7fc f8e3 	bl	80097b6 <unlock_fs>
 800d5f0:	2301      	movs	r3, #1
 800d5f2:	e0c2      	b.n	800d77a <f_read+0x384>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d5fa:	b25b      	sxtb	r3, r3
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	da18      	bge.n	800d632 <f_read+0x23c>
 800d600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d602:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d606:	1ad3      	subs	r3, r2, r3
 800d608:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d60a:	429a      	cmp	r2, r3
 800d60c:	d911      	bls.n	800d632 <f_read+0x23c>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d60e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d610:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d614:	1ad3      	subs	r3, r2, r3
 800d616:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d618:	8992      	ldrh	r2, [r2, #12]
 800d61a:	fb02 f303 	mul.w	r3, r2, r3
 800d61e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d620:	18d0      	adds	r0, r2, r3
 800d622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d624:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800d628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d62a:	899b      	ldrh	r3, [r3, #12]
 800d62c:	461a      	mov	r2, r3
 800d62e:	f7fc f82e 	bl	800968e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d634:	899b      	ldrh	r3, [r3, #12]
 800d636:	461a      	mov	r2, r3
 800d638:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d63a:	fb02 f303 	mul.w	r3, r2, r3
 800d63e:	657b      	str	r3, [r7, #84]	@ 0x54
				continue;
 800d640:	e071      	b.n	800d726 <f_read+0x330>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d642:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d646:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d648:	429a      	cmp	r2, r3
 800d64a:	d03d      	beq.n	800d6c8 <f_read+0x2d2>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d64e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d652:	b25b      	sxtb	r3, r3
 800d654:	2b00      	cmp	r3, #0
 800d656:	da20      	bge.n	800d69a <f_read+0x2a4>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d65a:	7858      	ldrb	r0, [r3, #1]
 800d65c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d65e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800d662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d664:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d666:	2301      	movs	r3, #1
 800d668:	f7fb fdee 	bl	8009248 <disk_write>
 800d66c:	4603      	mov	r3, r0
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d00a      	beq.n	800d688 <f_read+0x292>
 800d672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d674:	2201      	movs	r2, #1
 800d676:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d67a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d67c:	2101      	movs	r1, #1
 800d67e:	4618      	mov	r0, r3
 800d680:	f7fc f899 	bl	80097b6 <unlock_fs>
 800d684:	2301      	movs	r3, #1
 800d686:	e078      	b.n	800d77a <f_read+0x384>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d68a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d68e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d692:	b2da      	uxtb	r2, r3
 800d694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d696:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d69a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d69c:	7858      	ldrb	r0, [r3, #1]
 800d69e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6a0:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800d6a4:	2301      	movs	r3, #1
 800d6a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d6a8:	f7fb fdae 	bl	8009208 <disk_read>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d00a      	beq.n	800d6c8 <f_read+0x2d2>
 800d6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6b4:	2201      	movs	r2, #1
 800d6b6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d6ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6bc:	2101      	movs	r1, #1
 800d6be:	4618      	mov	r0, r3
 800d6c0:	f7fc f879 	bl	80097b6 <unlock_fs>
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	e058      	b.n	800d77a <f_read+0x384>
			}
#endif
			fp->sect = sect;
 800d6c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d6cc:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d6ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6d0:	899b      	ldrh	r3, [r3, #12]
 800d6d2:	4618      	mov	r0, r3
 800d6d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6d6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d6da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6dc:	899b      	ldrh	r3, [r3, #12]
 800d6de:	fbb2 f1f3 	udiv	r1, r2, r3
 800d6e2:	fb01 f303 	mul.w	r3, r1, r3
 800d6e6:	1ad3      	subs	r3, r2, r3
 800d6e8:	1ac3      	subs	r3, r0, r3
 800d6ea:	657b      	str	r3, [r7, #84]	@ 0x54
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d6ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d6ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d901      	bls.n	800d6f8 <f_read+0x302>
 800d6f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f6:	657b      	str	r3, [r7, #84]	@ 0x54
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6fa:	f103 0454 	add.w	r4, r3, #84	@ 0x54
 800d6fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d700:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800d704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d706:	899b      	ldrh	r3, [r3, #12]
 800d708:	b29b      	uxth	r3, r3
 800d70a:	2200      	movs	r2, #0
 800d70c:	60bb      	str	r3, [r7, #8]
 800d70e:	60fa      	str	r2, [r7, #12]
 800d710:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d714:	f7f3 fa4a 	bl	8000bac <__aeabi_uldivmod>
 800d718:	4613      	mov	r3, r2
 800d71a:	4423      	add	r3, r4
 800d71c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d71e:	4619      	mov	r1, r3
 800d720:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d722:	f7fb ffb4 	bl	800968e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d726:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d728:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d72a:	4413      	add	r3, r2
 800d72c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d730:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d734:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d736:	2000      	movs	r0, #0
 800d738:	468a      	mov	sl, r1
 800d73a:	4683      	mov	fp, r0
 800d73c:	eb12 010a 	adds.w	r1, r2, sl
 800d740:	6039      	str	r1, [r7, #0]
 800d742:	eb43 030b 	adc.w	r3, r3, fp
 800d746:	607b      	str	r3, [r7, #4]
 800d748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d74a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800d74e:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800d752:	6a3b      	ldr	r3, [r7, #32]
 800d754:	681a      	ldr	r2, [r3, #0]
 800d756:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d758:	441a      	add	r2, r3
 800d75a:	6a3b      	ldr	r3, [r7, #32]
 800d75c:	601a      	str	r2, [r3, #0]
 800d75e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d760:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d762:	1ad3      	subs	r3, r2, r3
 800d764:	627b      	str	r3, [r7, #36]	@ 0x24
	for ( ;  btr;								/* Repeat until all data read */
 800d766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d768:	2b00      	cmp	r3, #0
 800d76a:	f47f ae99 	bne.w	800d4a0 <f_read+0xaa>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d76e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d770:	2100      	movs	r1, #0
 800d772:	4618      	mov	r0, r3
 800d774:	f7fc f81f 	bl	80097b6 <unlock_fs>
 800d778:	2300      	movs	r3, #0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3760      	adds	r7, #96	@ 0x60
 800d77e:	46bd      	mov	sp, r7
 800d780:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d784 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d788:	b091      	sub	sp, #68	@ 0x44
 800d78a:	af00      	add	r7, sp, #0
 800d78c:	61f8      	str	r0, [r7, #28]
 800d78e:	61b9      	str	r1, [r7, #24]
 800d790:	617a      	str	r2, [r7, #20]
 800d792:	613b      	str	r3, [r7, #16]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d794:	69bb      	ldr	r3, [r7, #24]
 800d796:	62fb      	str	r3, [r7, #44]	@ 0x2c


	*bw = 0;	/* Clear write byte counter */
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	2200      	movs	r2, #0
 800d79c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d79e:	69fb      	ldr	r3, [r7, #28]
 800d7a0:	f107 0220 	add.w	r2, r7, #32
 800d7a4:	4611      	mov	r1, r2
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f7ff fa84 	bl	800ccb4 <validate>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d7b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d108      	bne.n	800d7cc <f_write+0x48>
 800d7ba:	69fb      	ldr	r3, [r7, #28]
 800d7bc:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800d7c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800d7c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d009      	beq.n	800d7e0 <f_write+0x5c>
 800d7cc:	6a3b      	ldr	r3, [r7, #32]
 800d7ce:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800d7d2:	4611      	mov	r1, r2
 800d7d4:	4618      	mov	r0, r3
 800d7d6:	f7fb ffee 	bl	80097b6 <unlock_fs>
 800d7da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800d7de:	e1d2      	b.n	800db86 <f_write+0x402>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d7e0:	69fb      	ldr	r3, [r7, #28]
 800d7e2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d7e6:	f003 0302 	and.w	r3, r3, #2
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d106      	bne.n	800d7fc <f_write+0x78>
 800d7ee:	6a3b      	ldr	r3, [r7, #32]
 800d7f0:	2107      	movs	r1, #7
 800d7f2:	4618      	mov	r0, r3
 800d7f4:	f7fb ffdf 	bl	80097b6 <unlock_fs>
 800d7f8:	2307      	movs	r3, #7
 800d7fa:	e1c4      	b.n	800db86 <f_write+0x402>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d7fc:	6a3b      	ldr	r3, [r7, #32]
 800d7fe:	781b      	ldrb	r3, [r3, #0]
 800d800:	2b04      	cmp	r3, #4
 800d802:	f000 81ab 	beq.w	800db5c <f_write+0x3d8>
 800d806:	69fb      	ldr	r3, [r7, #28]
 800d808:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	18d1      	adds	r1, r2, r3
 800d810:	69fb      	ldr	r3, [r7, #28]
 800d812:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d816:	4613      	mov	r3, r2
 800d818:	4299      	cmp	r1, r3
 800d81a:	f080 819f 	bcs.w	800db5c <f_write+0x3d8>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d81e:	69fb      	ldr	r3, [r7, #28]
 800d820:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d824:	4613      	mov	r3, r2
 800d826:	43db      	mvns	r3, r3
 800d828:	617b      	str	r3, [r7, #20]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d82a:	e197      	b.n	800db5c <f_write+0x3d8>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d82c:	69fb      	ldr	r3, [r7, #28]
 800d82e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800d832:	6a3b      	ldr	r3, [r7, #32]
 800d834:	899b      	ldrh	r3, [r3, #12]
 800d836:	b29b      	uxth	r3, r3
 800d838:	2200      	movs	r2, #0
 800d83a:	461d      	mov	r5, r3
 800d83c:	4616      	mov	r6, r2
 800d83e:	462a      	mov	r2, r5
 800d840:	4633      	mov	r3, r6
 800d842:	f7f3 f9b3 	bl	8000bac <__aeabi_uldivmod>
 800d846:	4313      	orrs	r3, r2
 800d848:	f040 8128 	bne.w	800da9c <f_write+0x318>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d84c:	69fb      	ldr	r3, [r7, #28]
 800d84e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800d852:	6a3b      	ldr	r3, [r7, #32]
 800d854:	899b      	ldrh	r3, [r3, #12]
 800d856:	b29b      	uxth	r3, r3
 800d858:	2200      	movs	r2, #0
 800d85a:	60bb      	str	r3, [r7, #8]
 800d85c:	60fa      	str	r2, [r7, #12]
 800d85e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d862:	f7f3 f9a3 	bl	8000bac <__aeabi_uldivmod>
 800d866:	4602      	mov	r2, r0
 800d868:	460b      	mov	r3, r1
 800d86a:	6a3b      	ldr	r3, [r7, #32]
 800d86c:	895b      	ldrh	r3, [r3, #10]
 800d86e:	3b01      	subs	r3, #1
 800d870:	4013      	ands	r3, r2
 800d872:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (csect == 0) {				/* On the cluster boundary? */
 800d874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d876:	2b00      	cmp	r3, #0
 800d878:	d150      	bne.n	800d91c <f_write+0x198>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d87a:	69fb      	ldr	r3, [r7, #28]
 800d87c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d880:	4313      	orrs	r3, r2
 800d882:	d10c      	bne.n	800d89e <f_write+0x11a>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d884:	69fb      	ldr	r3, [r7, #28]
 800d886:	689b      	ldr	r3, [r3, #8]
 800d888:	63bb      	str	r3, [r7, #56]	@ 0x38
					if (clst == 0) {		/* If no cluster is allocated, */
 800d88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d11a      	bne.n	800d8c6 <f_write+0x142>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d890:	69fb      	ldr	r3, [r7, #28]
 800d892:	2100      	movs	r1, #0
 800d894:	4618      	mov	r0, r3
 800d896:	f7fc fe99 	bl	800a5cc <create_chain>
 800d89a:	63b8      	str	r0, [r7, #56]	@ 0x38
 800d89c:	e013      	b.n	800d8c6 <f_write+0x142>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d89e:	69fb      	ldr	r3, [r7, #28]
 800d8a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d007      	beq.n	800d8b6 <f_write+0x132>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d8a6:	69fb      	ldr	r3, [r7, #28]
 800d8a8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800d8ac:	69f8      	ldr	r0, [r7, #28]
 800d8ae:	f7fc ff8e 	bl	800a7ce <clmt_clust>
 800d8b2:	63b8      	str	r0, [r7, #56]	@ 0x38
 800d8b4:	e007      	b.n	800d8c6 <f_write+0x142>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d8b6:	69fa      	ldr	r2, [r7, #28]
 800d8b8:	69fb      	ldr	r3, [r7, #28]
 800d8ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8bc:	4619      	mov	r1, r3
 800d8be:	4610      	mov	r0, r2
 800d8c0:	f7fc fe84 	bl	800a5cc <create_chain>
 800d8c4:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d8c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	f000 814c 	beq.w	800db66 <f_write+0x3e2>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d8ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d10a      	bne.n	800d8ea <f_write+0x166>
 800d8d4:	69fb      	ldr	r3, [r7, #28]
 800d8d6:	2202      	movs	r2, #2
 800d8d8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d8dc:	6a3b      	ldr	r3, [r7, #32]
 800d8de:	2102      	movs	r1, #2
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f7fb ff68 	bl	80097b6 <unlock_fs>
 800d8e6:	2302      	movs	r3, #2
 800d8e8:	e14d      	b.n	800db86 <f_write+0x402>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d8ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f0:	d10a      	bne.n	800d908 <f_write+0x184>
 800d8f2:	69fb      	ldr	r3, [r7, #28]
 800d8f4:	2201      	movs	r2, #1
 800d8f6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d8fa:	6a3b      	ldr	r3, [r7, #32]
 800d8fc:	2101      	movs	r1, #1
 800d8fe:	4618      	mov	r0, r3
 800d900:	f7fb ff59 	bl	80097b6 <unlock_fs>
 800d904:	2301      	movs	r3, #1
 800d906:	e13e      	b.n	800db86 <f_write+0x402>
				fp->clust = clst;			/* Update current cluster */
 800d908:	69fb      	ldr	r3, [r7, #28]
 800d90a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d90c:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d90e:	69fb      	ldr	r3, [r7, #28]
 800d910:	689b      	ldr	r3, [r3, #8]
 800d912:	2b00      	cmp	r3, #0
 800d914:	d102      	bne.n	800d91c <f_write+0x198>
 800d916:	69fb      	ldr	r3, [r7, #28]
 800d918:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d91a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d91c:	69fb      	ldr	r3, [r7, #28]
 800d91e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d922:	b25b      	sxtb	r3, r3
 800d924:	2b00      	cmp	r3, #0
 800d926:	da20      	bge.n	800d96a <f_write+0x1e6>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d928:	6a3b      	ldr	r3, [r7, #32]
 800d92a:	7858      	ldrb	r0, [r3, #1]
 800d92c:	69fb      	ldr	r3, [r7, #28]
 800d92e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800d932:	69fb      	ldr	r3, [r7, #28]
 800d934:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d936:	2301      	movs	r3, #1
 800d938:	f7fb fc86 	bl	8009248 <disk_write>
 800d93c:	4603      	mov	r3, r0
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d00a      	beq.n	800d958 <f_write+0x1d4>
 800d942:	69fb      	ldr	r3, [r7, #28]
 800d944:	2201      	movs	r2, #1
 800d946:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d94a:	6a3b      	ldr	r3, [r7, #32]
 800d94c:	2101      	movs	r1, #1
 800d94e:	4618      	mov	r0, r3
 800d950:	f7fb ff31 	bl	80097b6 <unlock_fs>
 800d954:	2301      	movs	r3, #1
 800d956:	e116      	b.n	800db86 <f_write+0x402>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d958:	69fb      	ldr	r3, [r7, #28]
 800d95a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d95e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d962:	b2da      	uxtb	r2, r3
 800d964:	69fb      	ldr	r3, [r7, #28]
 800d966:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d96a:	6a3a      	ldr	r2, [r7, #32]
 800d96c:	69fb      	ldr	r3, [r7, #28]
 800d96e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d970:	4619      	mov	r1, r3
 800d972:	4610      	mov	r0, r2
 800d974:	f7fc f988 	bl	8009c88 <clust2sect>
 800d978:	6278      	str	r0, [r7, #36]	@ 0x24
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d97a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d10a      	bne.n	800d996 <f_write+0x212>
 800d980:	69fb      	ldr	r3, [r7, #28]
 800d982:	2202      	movs	r2, #2
 800d984:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d988:	6a3b      	ldr	r3, [r7, #32]
 800d98a:	2102      	movs	r1, #2
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7fb ff12 	bl	80097b6 <unlock_fs>
 800d992:	2302      	movs	r3, #2
 800d994:	e0f7      	b.n	800db86 <f_write+0x402>
			sect += csect;
 800d996:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d99a:	4413      	add	r3, r2
 800d99c:	627b      	str	r3, [r7, #36]	@ 0x24
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d99e:	6a3b      	ldr	r3, [r7, #32]
 800d9a0:	899b      	ldrh	r3, [r3, #12]
 800d9a2:	461a      	mov	r2, r3
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	fbb3 f3f2 	udiv	r3, r3, r2
 800d9aa:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d9ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d04b      	beq.n	800da4a <f_write+0x2c6>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d9b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9b6:	4413      	add	r3, r2
 800d9b8:	6a3a      	ldr	r2, [r7, #32]
 800d9ba:	8952      	ldrh	r2, [r2, #10]
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d905      	bls.n	800d9cc <f_write+0x248>
					cc = fs->csize - csect;
 800d9c0:	6a3b      	ldr	r3, [r7, #32]
 800d9c2:	895b      	ldrh	r3, [r3, #10]
 800d9c4:	461a      	mov	r2, r3
 800d9c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9c8:	1ad3      	subs	r3, r2, r3
 800d9ca:	633b      	str	r3, [r7, #48]	@ 0x30
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d9cc:	6a3b      	ldr	r3, [r7, #32]
 800d9ce:	7858      	ldrb	r0, [r3, #1]
 800d9d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d9d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d9d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d9d6:	f7fb fc37 	bl	8009248 <disk_write>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d00a      	beq.n	800d9f6 <f_write+0x272>
 800d9e0:	69fb      	ldr	r3, [r7, #28]
 800d9e2:	2201      	movs	r2, #1
 800d9e4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800d9e8:	6a3b      	ldr	r3, [r7, #32]
 800d9ea:	2101      	movs	r1, #1
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7fb fee2 	bl	80097b6 <unlock_fs>
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	e0c7      	b.n	800db86 <f_write+0x402>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d9f6:	69fb      	ldr	r3, [r7, #28]
 800d9f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9fc:	1ad3      	subs	r3, r2, r3
 800d9fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800da00:	429a      	cmp	r2, r3
 800da02:	d91a      	bls.n	800da3a <f_write+0x2b6>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800da04:	69fb      	ldr	r3, [r7, #28]
 800da06:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800da0a:	69fb      	ldr	r3, [r7, #28]
 800da0c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800da0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da10:	1ad3      	subs	r3, r2, r3
 800da12:	6a3a      	ldr	r2, [r7, #32]
 800da14:	8992      	ldrh	r2, [r2, #12]
 800da16:	fb02 f303 	mul.w	r3, r2, r3
 800da1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da1c:	18d1      	adds	r1, r2, r3
 800da1e:	6a3b      	ldr	r3, [r7, #32]
 800da20:	899b      	ldrh	r3, [r3, #12]
 800da22:	461a      	mov	r2, r3
 800da24:	f7fb fe33 	bl	800968e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800da28:	69fb      	ldr	r3, [r7, #28]
 800da2a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800da2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da32:	b2da      	uxtb	r2, r3
 800da34:	69fb      	ldr	r3, [r7, #28]
 800da36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800da3a:	6a3b      	ldr	r3, [r7, #32]
 800da3c:	899b      	ldrh	r3, [r3, #12]
 800da3e:	461a      	mov	r2, r3
 800da40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da42:	fb02 f303 	mul.w	r3, r2, r3
 800da46:	637b      	str	r3, [r7, #52]	@ 0x34
				continue;
 800da48:	e05d      	b.n	800db06 <f_write+0x382>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800da4a:	69fb      	ldr	r3, [r7, #28]
 800da4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800da4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da50:	429a      	cmp	r2, r3
 800da52:	d020      	beq.n	800da96 <f_write+0x312>
				fp->fptr < fp->obj.objsize &&
 800da54:	69fb      	ldr	r3, [r7, #28]
 800da56:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800da5a:	69fb      	ldr	r3, [r7, #28]
 800da5c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800da60:	4290      	cmp	r0, r2
 800da62:	eb71 0303 	sbcs.w	r3, r1, r3
 800da66:	d216      	bcs.n	800da96 <f_write+0x312>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800da68:	6a3b      	ldr	r3, [r7, #32]
 800da6a:	7858      	ldrb	r0, [r3, #1]
 800da6c:	69fb      	ldr	r3, [r7, #28]
 800da6e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800da72:	2301      	movs	r3, #1
 800da74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da76:	f7fb fbc7 	bl	8009208 <disk_read>
 800da7a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d00a      	beq.n	800da96 <f_write+0x312>
					ABORT(fs, FR_DISK_ERR);
 800da80:	69fb      	ldr	r3, [r7, #28]
 800da82:	2201      	movs	r2, #1
 800da84:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800da88:	6a3b      	ldr	r3, [r7, #32]
 800da8a:	2101      	movs	r1, #1
 800da8c:	4618      	mov	r0, r3
 800da8e:	f7fb fe92 	bl	80097b6 <unlock_fs>
 800da92:	2301      	movs	r3, #1
 800da94:	e077      	b.n	800db86 <f_write+0x402>
			}
#endif
			fp->sect = sect;
 800da96:	69fb      	ldr	r3, [r7, #28]
 800da98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da9a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800da9c:	6a3b      	ldr	r3, [r7, #32]
 800da9e:	899b      	ldrh	r3, [r3, #12]
 800daa0:	4618      	mov	r0, r3
 800daa2:	69fb      	ldr	r3, [r7, #28]
 800daa4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800daa8:	6a3b      	ldr	r3, [r7, #32]
 800daaa:	899b      	ldrh	r3, [r3, #12]
 800daac:	fbb2 f1f3 	udiv	r1, r2, r3
 800dab0:	fb01 f303 	mul.w	r3, r1, r3
 800dab4:	1ad3      	subs	r3, r2, r3
 800dab6:	1ac3      	subs	r3, r0, r3
 800dab8:	637b      	str	r3, [r7, #52]	@ 0x34
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800daba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dabc:	697b      	ldr	r3, [r7, #20]
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d901      	bls.n	800dac6 <f_write+0x342>
 800dac2:	697b      	ldr	r3, [r7, #20]
 800dac4:	637b      	str	r3, [r7, #52]	@ 0x34
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800dac6:	69fb      	ldr	r3, [r7, #28]
 800dac8:	f103 0454 	add.w	r4, r3, #84	@ 0x54
 800dacc:	69fb      	ldr	r3, [r7, #28]
 800dace:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800dad2:	6a3b      	ldr	r3, [r7, #32]
 800dad4:	899b      	ldrh	r3, [r3, #12]
 800dad6:	b29b      	uxth	r3, r3
 800dad8:	2200      	movs	r2, #0
 800dada:	603b      	str	r3, [r7, #0]
 800dadc:	607a      	str	r2, [r7, #4]
 800dade:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dae2:	f7f3 f863 	bl	8000bac <__aeabi_uldivmod>
 800dae6:	4613      	mov	r3, r2
 800dae8:	4423      	add	r3, r4
 800daea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800daec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800daee:	4618      	mov	r0, r3
 800daf0:	f7fb fdcd 	bl	800968e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800daf4:	69fb      	ldr	r3, [r7, #28]
 800daf6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dafa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800dafe:	b2da      	uxtb	r2, r3
 800db00:	69fb      	ldr	r3, [r7, #28]
 800db02:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800db06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db0a:	4413      	add	r3, r2
 800db0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800db0e:	69fb      	ldr	r3, [r7, #28]
 800db10:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800db14:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800db16:	2000      	movs	r0, #0
 800db18:	4688      	mov	r8, r1
 800db1a:	4681      	mov	r9, r0
 800db1c:	eb12 0a08 	adds.w	sl, r2, r8
 800db20:	eb43 0b09 	adc.w	fp, r3, r9
 800db24:	69fb      	ldr	r3, [r7, #28]
 800db26:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800db2a:	69fb      	ldr	r3, [r7, #28]
 800db2c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800db30:	69fb      	ldr	r3, [r7, #28]
 800db32:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800db36:	4290      	cmp	r0, r2
 800db38:	eb71 0403 	sbcs.w	r4, r1, r3
 800db3c:	d201      	bcs.n	800db42 <f_write+0x3be>
 800db3e:	4610      	mov	r0, r2
 800db40:	4619      	mov	r1, r3
 800db42:	69fb      	ldr	r3, [r7, #28]
 800db44:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db4e:	441a      	add	r2, r3
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	601a      	str	r2, [r3, #0]
 800db54:	697a      	ldr	r2, [r7, #20]
 800db56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db58:	1ad3      	subs	r3, r2, r3
 800db5a:	617b      	str	r3, [r7, #20]
	for ( ;  btw;							/* Repeat until all data written */
 800db5c:	697b      	ldr	r3, [r7, #20]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	f47f ae64 	bne.w	800d82c <f_write+0xa8>
 800db64:	e000      	b.n	800db68 <f_write+0x3e4>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800db66:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800db68:	69fb      	ldr	r3, [r7, #28]
 800db6a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800db6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db72:	b2da      	uxtb	r2, r3
 800db74:	69fb      	ldr	r3, [r7, #28]
 800db76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800db7a:	6a3b      	ldr	r3, [r7, #32]
 800db7c:	2100      	movs	r1, #0
 800db7e:	4618      	mov	r0, r3
 800db80:	f7fb fe19 	bl	80097b6 <unlock_fs>
 800db84:	2300      	movs	r3, #0
}
 800db86:	4618      	mov	r0, r3
 800db88:	3744      	adds	r7, #68	@ 0x44
 800db8a:	46bd      	mov	sp, r7
 800db8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800db90 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b09c      	sub	sp, #112	@ 0x70
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800db9e:	4611      	mov	r1, r2
 800dba0:	4618      	mov	r0, r3
 800dba2:	f7ff f887 	bl	800ccb4 <validate>
 800dba6:	4603      	mov	r3, r0
 800dba8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800dbac:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	f040 8123 	bne.w	800ddfc <f_sync+0x26c>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dbbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	f000 811b 	beq.w	800ddfc <f_sync+0x26c>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dbcc:	b25b      	sxtb	r3, r3
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	da1c      	bge.n	800dc0c <f_sync+0x7c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800dbd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbd4:	7858      	ldrb	r0, [r3, #1]
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dbe0:	2301      	movs	r3, #1
 800dbe2:	f7fb fb31 	bl	8009248 <disk_write>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d006      	beq.n	800dbfa <f_sync+0x6a>
 800dbec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbee:	2101      	movs	r1, #1
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f7fb fde0 	bl	80097b6 <unlock_fs>
 800dbf6:	2301      	movs	r3, #1
 800dbf8:	e109      	b.n	800de0e <f_sync+0x27e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dc00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc04:	b2da      	uxtb	r2, r3
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dc0c:	f7fb fa5c 	bl	80090c8 <get_fattime>
 800dc10:	66b8      	str	r0, [r7, #104]	@ 0x68
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800dc12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc14:	781b      	ldrb	r3, [r3, #0]
 800dc16:	2b04      	cmp	r3, #4
 800dc18:	f040 80a5 	bne.w	800dd66 <f_sync+0x1d6>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	4618      	mov	r0, r3
 800dc20:	f7fc fbc0 	bl	800a3a4 <fill_first_frag>
 800dc24:	4603      	mov	r3, r0
 800dc26:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800dc2a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d10a      	bne.n	800dc48 <f_sync+0xb8>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800dc32:	6878      	ldr	r0, [r7, #4]
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc38:	f04f 32ff 	mov.w	r2, #4294967295
 800dc3c:	4619      	mov	r1, r3
 800dc3e:	f7fc fbe0 	bl	800a402 <fill_last_frag>
 800dc42:	4603      	mov	r3, r0
 800dc44:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
				if (res == FR_OK) {
 800dc48:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	f040 80d5 	bne.w	800ddfc <f_sync+0x26c>
					INIT_NAMBUF(fs);
 800dc52:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800dc56:	f001 f85f 	bl	800ed18 <ff_memalloc>
 800dc5a:	6638      	str	r0, [r7, #96]	@ 0x60
 800dc5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d106      	bne.n	800dc70 <f_sync+0xe0>
 800dc62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc64:	2111      	movs	r1, #17
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7fb fda5 	bl	80097b6 <unlock_fs>
 800dc6c:	2311      	movs	r3, #17
 800dc6e:	e0ce      	b.n	800de0e <f_sync+0x27e>
 800dc70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc72:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dc74:	611a      	str	r2, [r3, #16]
 800dc76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc78:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dc7a:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800dc7e:	615a      	str	r2, [r3, #20]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 800dc80:	687a      	ldr	r2, [r7, #4]
 800dc82:	f107 0308 	add.w	r3, r7, #8
 800dc86:	4611      	mov	r1, r2
 800dc88:	4618      	mov	r0, r3
 800dc8a:	f7fd fb93 	bl	800b3b4 <load_obj_dir>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					if (res == FR_OK) {
 800dc94:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d160      	bne.n	800dd5e <f_sync+0x1ce>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 800dc9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc9e:	695b      	ldr	r3, [r3, #20]
 800dca0:	3304      	adds	r3, #4
 800dca2:	781a      	ldrb	r2, [r3, #0]
 800dca4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dca6:	695b      	ldr	r3, [r3, #20]
 800dca8:	3304      	adds	r3, #4
 800dcaa:	f042 0220 	orr.w	r2, r2, #32
 800dcae:	b2d2      	uxtb	r2, r2
 800dcb0:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 800dcb2:	687b      	ldr	r3, [r7, #4]
 800dcb4:	79da      	ldrb	r2, [r3, #7]
 800dcb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcb8:	695b      	ldr	r3, [r3, #20]
 800dcba:	3321      	adds	r3, #33	@ 0x21
 800dcbc:	f042 0201 	orr.w	r2, r2, #1
 800dcc0:	b2d2      	uxtb	r2, r2
 800dcc2:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 800dcc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcc6:	695b      	ldr	r3, [r3, #20]
 800dcc8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	689b      	ldr	r3, [r3, #8]
 800dcd0:	4619      	mov	r1, r3
 800dcd2:	4610      	mov	r0, r2
 800dcd4:	f7fb fc27 	bl	8009526 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 800dcd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcda:	695b      	ldr	r3, [r3, #20]
 800dcdc:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dce6:	4608      	mov	r0, r1
 800dce8:	f7fb fc49 	bl	800957e <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 800dcec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcee:	695b      	ldr	r3, [r3, #20]
 800dcf0:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dcfa:	4608      	mov	r0, r1
 800dcfc:	f7fb fc3f 	bl	800957e <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800dd00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd02:	695b      	ldr	r3, [r3, #20]
 800dd04:	330c      	adds	r3, #12
 800dd06:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dd08:	4618      	mov	r0, r3
 800dd0a:	f7fb fc0c 	bl	8009526 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800dd0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd10:	695b      	ldr	r3, [r3, #20]
 800dd12:	3315      	adds	r3, #21
 800dd14:	2200      	movs	r2, #0
 800dd16:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800dd18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd1a:	695b      	ldr	r3, [r3, #20]
 800dd1c:	3310      	adds	r3, #16
 800dd1e:	2100      	movs	r1, #0
 800dd20:	4618      	mov	r0, r3
 800dd22:	f7fb fc00 	bl	8009526 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800dd26:	f107 0308 	add.w	r3, r7, #8
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	f7fd fb78 	bl	800b420 <store_xdir>
 800dd30:	4603      	mov	r3, r0
 800dd32:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800dd36:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d10f      	bne.n	800dd5e <f_sync+0x1ce>
							res = sync_fs(fs);
 800dd3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd40:	4618      	mov	r0, r3
 800dd42:	f7fb ff31 	bl	8009ba8 <sync_fs>
 800dd46:	4603      	mov	r3, r0
 800dd48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dd52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd56:	b2da      	uxtb	r2, r3
 800dd58:	687b      	ldr	r3, [r7, #4]
 800dd5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
						}
					}
					FREE_NAMBUF();
 800dd5e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800dd60:	f000 ffe6 	bl	800ed30 <ff_memfree>
 800dd64:	e04a      	b.n	800ddfc <f_sync+0x26c>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dd66:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dd6c:	4619      	mov	r1, r3
 800dd6e:	4610      	mov	r0, r2
 800dd70:	f7fb feec 	bl	8009b4c <move_window>
 800dd74:	4603      	mov	r3, r0
 800dd76:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800dd7a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d13c      	bne.n	800ddfc <f_sync+0x26c>
					dir = fp->dir_ptr;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd86:	667b      	str	r3, [r7, #100]	@ 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dd88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd8a:	330b      	adds	r3, #11
 800dd8c:	781a      	ldrb	r2, [r3, #0]
 800dd8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd90:	330b      	adds	r3, #11
 800dd92:	f042 0220 	orr.w	r2, r2, #32
 800dd96:	b2d2      	uxtb	r2, r2
 800dd98:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6818      	ldr	r0, [r3, #0]
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	689b      	ldr	r3, [r3, #8]
 800dda2:	461a      	mov	r2, r3
 800dda4:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dda6:	f7fc ff53 	bl	800ac50 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ddaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddac:	f103 001c 	add.w	r0, r3, #28
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ddb6:	4613      	mov	r3, r2
 800ddb8:	4619      	mov	r1, r3
 800ddba:	f7fb fbb4 	bl	8009526 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ddbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddc0:	3316      	adds	r3, #22
 800ddc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	f7fb fbae 	bl	8009526 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ddca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ddcc:	3312      	adds	r3, #18
 800ddce:	2100      	movs	r1, #0
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	f7fb fb8d 	bl	80094f0 <st_word>
					fs->wflag = 1;
 800ddd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ddd8:	2201      	movs	r2, #1
 800ddda:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dddc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7fb fee2 	bl	8009ba8 <sync_fs>
 800dde4:	4603      	mov	r3, r0
 800dde6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ddf0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ddf4:	b2da      	uxtb	r2, r3
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ddfc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ddfe:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800de02:	4611      	mov	r1, r2
 800de04:	4618      	mov	r0, r3
 800de06:	f7fb fcd6 	bl	80097b6 <unlock_fs>
 800de0a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800de0e:	4618      	mov	r0, r3
 800de10:	3770      	adds	r7, #112	@ 0x70
 800de12:	46bd      	mov	sp, r7
 800de14:	bd80      	pop	{r7, pc}

0800de16 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800de16:	b580      	push	{r7, lr}
 800de18:	b084      	sub	sp, #16
 800de1a:	af00      	add	r7, sp, #0
 800de1c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f7ff feb6 	bl	800db90 <f_sync>
 800de24:	4603      	mov	r3, r0
 800de26:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800de28:	7bfb      	ldrb	r3, [r7, #15]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	d11d      	bne.n	800de6a <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	f107 0208 	add.w	r2, r7, #8
 800de34:	4611      	mov	r1, r2
 800de36:	4618      	mov	r0, r3
 800de38:	f7fe ff3c 	bl	800ccb4 <validate>
 800de3c:	4603      	mov	r3, r0
 800de3e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800de40:	7bfb      	ldrb	r3, [r7, #15]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d111      	bne.n	800de6a <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de4a:	4618      	mov	r0, r3
 800de4c:	f7fb fdda 	bl	8009a04 <dec_lock>
 800de50:	4603      	mov	r3, r0
 800de52:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800de54:	7bfb      	ldrb	r3, [r7, #15]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d102      	bne.n	800de60 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2200      	movs	r2, #0
 800de5e:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	2100      	movs	r1, #0
 800de64:	4618      	mov	r0, r3
 800de66:	f7fb fca6 	bl	80097b6 <unlock_fs>
#endif
		}
	}
	return res;
 800de6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3710      	adds	r7, #16
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}

0800de74 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800de74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800de78:	b0ba      	sub	sp, #232	@ 0xe8
 800de7a:	af00      	add	r7, sp, #0
 800de7c:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
 800de80:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800de84:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800de88:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800de8c:	4619      	mov	r1, r3
 800de8e:	4610      	mov	r0, r2
 800de90:	f7fe ff10 	bl	800ccb4 <validate>
 800de94:	4603      	mov	r3, r0
 800de96:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
	if (res == FR_OK) res = (FRESULT)fp->err;
 800de9a:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d105      	bne.n	800deae <f_lseek+0x3a>
 800dea2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dea6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800deaa:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
 800deae:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d111      	bne.n	800deda <f_lseek+0x66>
 800deb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800deba:	781b      	ldrb	r3, [r3, #0]
 800debc:	2b04      	cmp	r3, #4
 800debe:	d10c      	bne.n	800deda <f_lseek+0x66>
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800dec0:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800dec4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deca:	f04f 32ff 	mov.w	r2, #4294967295
 800dece:	4619      	mov	r1, r3
 800ded0:	f7fc fa97 	bl	800a402 <fill_last_frag>
 800ded4:	4603      	mov	r3, r0
 800ded6:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800deda:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d00a      	beq.n	800def8 <f_lseek+0x84>
 800dee2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dee6:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 800deea:	4611      	mov	r1, r2
 800deec:	4618      	mov	r0, r3
 800deee:	f7fb fc62 	bl	80097b6 <unlock_fs>
 800def2:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800def6:	e3fb      	b.n	800e6f0 <f_lseek+0x87c>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800def8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800defc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800defe:	2b00      	cmp	r3, #0
 800df00:	f000 8170 	beq.w	800e1e4 <f_lseek+0x370>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800df04:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800df08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df0c:	bf08      	it	eq
 800df0e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800df12:	f040 8093 	bne.w	800e03c <f_lseek+0x1c8>
			tbl = fp->cltbl;
 800df16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800df1c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800df20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800df24:	1d1a      	adds	r2, r3, #4
 800df26:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800df30:	2302      	movs	r3, #2
 800df32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
			cl = fp->obj.sclust;		/* Origin of the chain */
 800df36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df3a:	689b      	ldr	r3, [r3, #8]
 800df3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
			if (cl) {
 800df40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df44:	2b00      	cmp	r3, #0
 800df46:	d064      	beq.n	800e012 <f_lseek+0x19e>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800df48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800df50:	2300      	movs	r3, #0
 800df52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800df56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800df5a:	3302      	adds	r3, #2
 800df5c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
					do {
						pcl = cl; ncl++;
 800df60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800df68:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800df6c:	3301      	adds	r3, #1
 800df6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
						cl = get_fat(&fp->obj, cl);
 800df72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df76:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7fb fea4 	bl	8009cc8 <get_fat>
 800df80:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800df84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800df88:	2b01      	cmp	r3, #1
 800df8a:	d80c      	bhi.n	800dfa6 <f_lseek+0x132>
 800df8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800df90:	2202      	movs	r2, #2
 800df92:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800df96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800df9a:	2102      	movs	r1, #2
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7fb fc0a 	bl	80097b6 <unlock_fs>
 800dfa2:	2302      	movs	r3, #2
 800dfa4:	e3a4      	b.n	800e6f0 <f_lseek+0x87c>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dfa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800dfaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dfae:	d10c      	bne.n	800dfca <f_lseek+0x156>
 800dfb0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800dfb4:	2201      	movs	r2, #1
 800dfb6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800dfba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dfbe:	2101      	movs	r1, #1
 800dfc0:	4618      	mov	r0, r3
 800dfc2:	f7fb fbf8 	bl	80097b6 <unlock_fs>
 800dfc6:	2301      	movs	r3, #1
 800dfc8:	e392      	b.n	800e6f0 <f_lseek+0x87c>
					} while (cl == pcl + 1);
 800dfca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dfce:	3301      	adds	r3, #1
 800dfd0:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	d0c3      	beq.n	800df60 <f_lseek+0xec>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800dfd8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800dfdc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dfe0:	429a      	cmp	r2, r3
 800dfe2:	d80f      	bhi.n	800e004 <f_lseek+0x190>
						*tbl++ = ncl; *tbl++ = tcl;
 800dfe4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dfe8:	1d1a      	adds	r2, r3, #4
 800dfea:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800dfee:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800dff2:	601a      	str	r2, [r3, #0]
 800dff4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800dff8:	1d1a      	adds	r2, r3, #4
 800dffa:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800dffe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e002:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800e004:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e00a:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800e00e:	429a      	cmp	r2, r3
 800e010:	d39a      	bcc.n	800df48 <f_lseek+0xd4>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800e012:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e016:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e018:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e01c:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800e01e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e022:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e026:	429a      	cmp	r2, r3
 800e028:	d804      	bhi.n	800e034 <f_lseek+0x1c0>
				*tbl = 0;		/* Terminate table */
 800e02a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e02e:	2200      	movs	r2, #0
 800e030:	601a      	str	r2, [r3, #0]
 800e032:	e353      	b.n	800e6dc <f_lseek+0x868>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800e034:	2311      	movs	r3, #17
 800e036:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
 800e03a:	e34f      	b.n	800e6dc <f_lseek+0x868>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800e03c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e040:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800e044:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e048:	4290      	cmp	r0, r2
 800e04a:	eb71 0303 	sbcs.w	r3, r1, r3
 800e04e:	d205      	bcs.n	800e05c <f_lseek+0x1e8>
 800e050:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e054:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e058:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
			fp->fptr = ofs;				/* Set file pointer */
 800e05c:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e060:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e064:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			if (ofs) {
 800e068:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e06c:	4313      	orrs	r3, r2
 800e06e:	f000 8335 	beq.w	800e6dc <f_lseek+0x868>
				fp->clust = clmt_clust(fp, ofs - 1);
 800e072:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e076:	f112 38ff 	adds.w	r8, r2, #4294967295
 800e07a:	f143 39ff 	adc.w	r9, r3, #4294967295
 800e07e:	4642      	mov	r2, r8
 800e080:	464b      	mov	r3, r9
 800e082:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800e086:	f7fc fba2 	bl	800a7ce <clmt_clust>
 800e08a:	4602      	mov	r2, r0
 800e08c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e090:	641a      	str	r2, [r3, #64]	@ 0x40
				dsc = clust2sect(fs, fp->clust);
 800e092:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e096:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e09a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e09c:	4619      	mov	r1, r3
 800e09e:	4610      	mov	r0, r2
 800e0a0:	f7fb fdf2 	bl	8009c88 <clust2sect>
 800e0a4:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800e0a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d10c      	bne.n	800e0ca <f_lseek+0x256>
 800e0b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e0b4:	2202      	movs	r2, #2
 800e0b6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e0ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0be:	2102      	movs	r1, #2
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7fb fb78 	bl	80097b6 <unlock_fs>
 800e0c6:	2302      	movs	r3, #2
 800e0c8:	e312      	b.n	800e6f0 <f_lseek+0x87c>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800e0ca:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e0ce:	1e54      	subs	r4, r2, #1
 800e0d0:	f143 35ff 	adc.w	r5, r3, #4294967295
 800e0d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0d8:	899b      	ldrh	r3, [r3, #12]
 800e0da:	b29b      	uxth	r3, r3
 800e0dc:	2200      	movs	r2, #0
 800e0de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e0e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800e0e6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800e0ea:	4620      	mov	r0, r4
 800e0ec:	4629      	mov	r1, r5
 800e0ee:	f7f2 fd5d 	bl	8000bac <__aeabi_uldivmod>
 800e0f2:	4602      	mov	r2, r0
 800e0f4:	460b      	mov	r3, r1
 800e0f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e0fa:	895b      	ldrh	r3, [r3, #10]
 800e0fc:	3b01      	subs	r3, #1
 800e0fe:	4013      	ands	r3, r2
 800e100:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e104:	4413      	add	r3, r2
 800e106:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800e10a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e10e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e112:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e116:	899b      	ldrh	r3, [r3, #12]
 800e118:	b29b      	uxth	r3, r3
 800e11a:	2200      	movs	r2, #0
 800e11c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e120:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800e124:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800e128:	f7f2 fd40 	bl	8000bac <__aeabi_uldivmod>
 800e12c:	4313      	orrs	r3, r2
 800e12e:	f000 82d5 	beq.w	800e6dc <f_lseek+0x868>
 800e132:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e138:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e13c:	429a      	cmp	r2, r3
 800e13e:	f000 82cd 	beq.w	800e6dc <f_lseek+0x868>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e142:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e146:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e14a:	b25b      	sxtb	r3, r3
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	da27      	bge.n	800e1a0 <f_lseek+0x32c>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e154:	7858      	ldrb	r0, [r3, #1]
 800e156:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e15a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e15e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e162:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e164:	2301      	movs	r3, #1
 800e166:	f7fb f86f 	bl	8009248 <disk_write>
 800e16a:	4603      	mov	r3, r0
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d00c      	beq.n	800e18a <f_lseek+0x316>
 800e170:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e174:	2201      	movs	r2, #1
 800e176:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e17a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e17e:	2101      	movs	r1, #1
 800e180:	4618      	mov	r0, r3
 800e182:	f7fb fb18 	bl	80097b6 <unlock_fs>
 800e186:	2301      	movs	r3, #1
 800e188:	e2b2      	b.n	800e6f0 <f_lseek+0x87c>
						fp->flag &= (BYTE)~FA_DIRTY;
 800e18a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e18e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e196:	b2da      	uxtb	r2, r3
 800e198:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e19c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800e1a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1a4:	7858      	ldrb	r0, [r3, #1]
 800e1a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e1aa:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e1b4:	f7fb f828 	bl	8009208 <disk_read>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d00c      	beq.n	800e1d8 <f_lseek+0x364>
 800e1be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e1c2:	2201      	movs	r2, #1
 800e1c4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e1c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1cc:	2101      	movs	r1, #1
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f7fb faf1 	bl	80097b6 <unlock_fs>
 800e1d4:	2301      	movs	r3, #1
 800e1d6:	e28b      	b.n	800e6f0 <f_lseek+0x87c>
#endif
					fp->sect = dsc;
 800e1d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e1dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800e1e0:	645a      	str	r2, [r3, #68]	@ 0x44
 800e1e2:	e27b      	b.n	800e6dc <f_lseek+0x868>
#endif

	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
 800e1e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	2b04      	cmp	r3, #4
 800e1ec:	d009      	beq.n	800e202 <f_lseek+0x38e>
 800e1ee:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e1f2:	2b01      	cmp	r3, #1
 800e1f4:	d305      	bcc.n	800e202 <f_lseek+0x38e>
 800e1f6:	f04f 32ff 	mov.w	r2, #4294967295
 800e1fa:	f04f 0300 	mov.w	r3, #0
 800e1fe:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800e202:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e206:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800e20a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e20e:	4290      	cmp	r0, r2
 800e210:	eb71 0303 	sbcs.w	r3, r1, r3
 800e214:	d20d      	bcs.n	800e232 <f_lseek+0x3be>
 800e216:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e21a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e21e:	f003 0302 	and.w	r3, r3, #2
 800e222:	2b00      	cmp	r3, #0
 800e224:	d105      	bne.n	800e232 <f_lseek+0x3be>
			ofs = fp->obj.objsize;
 800e226:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e22a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e22e:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
		}
		ifptr = fp->fptr;
 800e232:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e236:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e23a:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
		fp->fptr = nsect = 0;
 800e23e:	2300      	movs	r3, #0
 800e240:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e244:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e248:	f04f 0200 	mov.w	r2, #0
 800e24c:	f04f 0300 	mov.w	r3, #0
 800e250:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		if (ofs) {
 800e254:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e258:	4313      	orrs	r3, r2
 800e25a:	f000 81b8 	beq.w	800e5ce <f_lseek+0x75a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800e25e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e262:	895b      	ldrh	r3, [r3, #10]
 800e264:	461a      	mov	r2, r3
 800e266:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e26a:	899b      	ldrh	r3, [r3, #12]
 800e26c:	fb02 f303 	mul.w	r3, r2, r3
 800e270:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			if (ifptr > 0 &&
 800e274:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800e278:	4313      	orrs	r3, r2
 800e27a:	d069      	beq.n	800e350 <f_lseek+0x4dc>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800e27c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e280:	1e51      	subs	r1, r2, #1
 800e282:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800e286:	f143 33ff 	adc.w	r3, r3, #4294967295
 800e28a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e28e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e292:	2200      	movs	r2, #0
 800e294:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e296:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800e298:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800e29c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800e2a0:	f7f2 fc84 	bl	8000bac <__aeabi_uldivmod>
 800e2a4:	4602      	mov	r2, r0
 800e2a6:	460b      	mov	r3, r1
 800e2a8:	4614      	mov	r4, r2
 800e2aa:	461d      	mov	r5, r3
 800e2ac:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800e2b0:	1e51      	subs	r1, r2, #1
 800e2b2:	6739      	str	r1, [r7, #112]	@ 0x70
 800e2b4:	f143 33ff 	adc.w	r3, r3, #4294967295
 800e2b8:	677b      	str	r3, [r7, #116]	@ 0x74
 800e2ba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e2be:	2200      	movs	r2, #0
 800e2c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e2c2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e2c4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800e2c8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800e2cc:	f7f2 fc6e 	bl	8000bac <__aeabi_uldivmod>
 800e2d0:	4602      	mov	r2, r0
 800e2d2:	460b      	mov	r3, r1
			if (ifptr > 0 &&
 800e2d4:	4294      	cmp	r4, r2
 800e2d6:	eb75 0303 	sbcs.w	r3, r5, r3
 800e2da:	d339      	bcc.n	800e350 <f_lseek+0x4dc>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800e2dc:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800e2e0:	1e51      	subs	r1, r2, #1
 800e2e2:	6639      	str	r1, [r7, #96]	@ 0x60
 800e2e4:	f143 33ff 	adc.w	r3, r3, #4294967295
 800e2e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800e2ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e2ee:	3b01      	subs	r3, #1
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e2f4:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800e2f6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800e2fa:	460b      	mov	r3, r1
 800e2fc:	ea6f 0a03 	mvn.w	sl, r3
 800e300:	4613      	mov	r3, r2
 800e302:	ea6f 0b03 	mvn.w	fp, r3
 800e306:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800e30a:	460b      	mov	r3, r1
 800e30c:	ea03 030a 	and.w	r3, r3, sl
 800e310:	653b      	str	r3, [r7, #80]	@ 0x50
 800e312:	4613      	mov	r3, r2
 800e314:	ea03 030b 	and.w	r3, r3, fp
 800e318:	657b      	str	r3, [r7, #84]	@ 0x54
 800e31a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e31e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800e322:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				ofs -= fp->fptr;
 800e326:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e32a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e32e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e332:	1a14      	subs	r4, r2, r0
 800e334:	60bc      	str	r4, [r7, #8]
 800e336:	eb63 0301 	sbc.w	r3, r3, r1
 800e33a:	60fb      	str	r3, [r7, #12]
 800e33c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800e340:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
				clst = fp->clust;
 800e344:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e34a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e34e:	e03d      	b.n	800e3cc <f_lseek+0x558>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800e350:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e354:	689b      	ldr	r3, [r3, #8]
 800e356:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800e35a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d12f      	bne.n	800e3c2 <f_lseek+0x54e>
					clst = create_chain(&fp->obj, 0);
 800e362:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e366:	2100      	movs	r1, #0
 800e368:	4618      	mov	r0, r3
 800e36a:	f7fc f92f 	bl	800a5cc <create_chain>
 800e36e:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e372:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e376:	2b01      	cmp	r3, #1
 800e378:	d10c      	bne.n	800e394 <f_lseek+0x520>
 800e37a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e37e:	2202      	movs	r2, #2
 800e380:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e384:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e388:	2102      	movs	r1, #2
 800e38a:	4618      	mov	r0, r3
 800e38c:	f7fb fa13 	bl	80097b6 <unlock_fs>
 800e390:	2302      	movs	r3, #2
 800e392:	e1ad      	b.n	800e6f0 <f_lseek+0x87c>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e394:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e39c:	d10c      	bne.n	800e3b8 <f_lseek+0x544>
 800e39e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e3a2:	2201      	movs	r2, #1
 800e3a4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e3a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e3ac:	2101      	movs	r1, #1
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7fb fa01 	bl	80097b6 <unlock_fs>
 800e3b4:	2301      	movs	r3, #1
 800e3b6:	e19b      	b.n	800e6f0 <f_lseek+0x87c>
					fp->obj.sclust = clst;
 800e3b8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e3bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3c0:	6093      	str	r3, [r2, #8]
				}
#endif
				fp->clust = clst;
 800e3c2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e3c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3ca:	6413      	str	r3, [r2, #64]	@ 0x40
			}
			if (clst != 0) {
 800e3cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	f000 80fc 	beq.w	800e5ce <f_lseek+0x75a>
				while (ofs > bcs) {						/* Cluster following loop */
 800e3d6:	e09c      	b.n	800e512 <f_lseek+0x69e>
					ofs -= bcs; fp->fptr += bcs;
 800e3d8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e3dc:	2200      	movs	r2, #0
 800e3de:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e3e0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e3e2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e3e6:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800e3ea:	4621      	mov	r1, r4
 800e3ec:	1a51      	subs	r1, r2, r1
 800e3ee:	6039      	str	r1, [r7, #0]
 800e3f0:	4629      	mov	r1, r5
 800e3f2:	eb63 0301 	sbc.w	r3, r3, r1
 800e3f6:	607b      	str	r3, [r7, #4]
 800e3f8:	e9d7 3400 	ldrd	r3, r4, [r7]
 800e3fc:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
 800e400:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e404:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e408:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 800e40c:	2000      	movs	r0, #0
 800e40e:	6439      	str	r1, [r7, #64]	@ 0x40
 800e410:	6478      	str	r0, [r7, #68]	@ 0x44
 800e412:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800e416:	4621      	mov	r1, r4
 800e418:	1851      	adds	r1, r2, r1
 800e41a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800e41c:	4629      	mov	r1, r5
 800e41e:	414b      	adcs	r3, r1
 800e420:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e422:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e426:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800e42a:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800e42e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e432:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e436:	f003 0302 	and.w	r3, r3, #2
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d031      	beq.n	800e4a2 <f_lseek+0x62e>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
 800e43e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e442:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e446:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e44a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e44e:	4282      	cmp	r2, r0
 800e450:	418b      	sbcs	r3, r1
 800e452:	d212      	bcs.n	800e47a <f_lseek+0x606>
							fp->obj.objsize = fp->fptr;
 800e454:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e458:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e45c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e460:	e9c3 0104 	strd	r0, r1, [r3, #16]
							fp->flag |= FA_MODIFIED;
 800e464:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e468:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e46c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e470:	b2db      	uxtb	r3, r3
 800e472:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e476:	f882 3030 	strb.w	r3, [r2, #48]	@ 0x30
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800e47a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e47e:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800e482:	4618      	mov	r0, r3
 800e484:	f7fc f8a2 	bl	800a5cc <create_chain>
 800e488:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
						if (clst == 0) {				/* Clip file size in case of disk full */
 800e48c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e490:	2b00      	cmp	r3, #0
 800e492:	d10f      	bne.n	800e4b4 <f_lseek+0x640>
							ofs = 0; break;
 800e494:	f04f 0200 	mov.w	r2, #0
 800e498:	f04f 0300 	mov.w	r3, #0
 800e49c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 800e4a0:	e047      	b.n	800e532 <f_lseek+0x6be>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800e4a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4a6:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f7fb fc0c 	bl	8009cc8 <get_fat>
 800e4b0:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e4b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4bc:	d10c      	bne.n	800e4d8 <f_lseek+0x664>
 800e4be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4c2:	2201      	movs	r2, #1
 800e4c4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e4c8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e4cc:	2101      	movs	r1, #1
 800e4ce:	4618      	mov	r0, r3
 800e4d0:	f7fb f971 	bl	80097b6 <unlock_fs>
 800e4d4:	2301      	movs	r3, #1
 800e4d6:	e10b      	b.n	800e6f0 <f_lseek+0x87c>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800e4d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	d906      	bls.n	800e4ee <f_lseek+0x67a>
 800e4e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e4e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e4e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e4ea:	4293      	cmp	r3, r2
 800e4ec:	d30c      	bcc.n	800e508 <f_lseek+0x694>
 800e4ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e4f2:	2202      	movs	r2, #2
 800e4f4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e4f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e4fc:	2102      	movs	r1, #2
 800e4fe:	4618      	mov	r0, r3
 800e500:	f7fb f959 	bl	80097b6 <unlock_fs>
 800e504:	2302      	movs	r3, #2
 800e506:	e0f3      	b.n	800e6f0 <f_lseek+0x87c>
					fp->clust = clst;
 800e508:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e50c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e510:	6413      	str	r3, [r2, #64]	@ 0x40
				while (ofs > bcs) {						/* Cluster following loop */
 800e512:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e516:	2200      	movs	r2, #0
 800e518:	633b      	str	r3, [r7, #48]	@ 0x30
 800e51a:	637a      	str	r2, [r7, #52]	@ 0x34
 800e51c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e520:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800e524:	4621      	mov	r1, r4
 800e526:	4291      	cmp	r1, r2
 800e528:	4629      	mov	r1, r5
 800e52a:	eb71 0303 	sbcs.w	r3, r1, r3
 800e52e:	f4ff af53 	bcc.w	800e3d8 <f_lseek+0x564>
				}
				fp->fptr += ofs;
 800e532:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e536:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e53a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e53e:	1884      	adds	r4, r0, r2
 800e540:	62bc      	str	r4, [r7, #40]	@ 0x28
 800e542:	eb41 0303 	adc.w	r3, r1, r3
 800e546:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e548:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e54c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800e550:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				if (ofs % SS(fs)) {
 800e554:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e558:	899b      	ldrh	r3, [r3, #12]
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	2200      	movs	r2, #0
 800e55e:	623b      	str	r3, [r7, #32]
 800e560:	627a      	str	r2, [r7, #36]	@ 0x24
 800e562:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e566:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e56a:	f7f2 fb1f 	bl	8000bac <__aeabi_uldivmod>
 800e56e:	4313      	orrs	r3, r2
 800e570:	d02d      	beq.n	800e5ce <f_lseek+0x75a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800e572:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e576:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800e57a:	4618      	mov	r0, r3
 800e57c:	f7fb fb84 	bl	8009c88 <clust2sect>
 800e580:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800e584:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d10c      	bne.n	800e5a6 <f_lseek+0x732>
 800e58c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e590:	2202      	movs	r2, #2
 800e592:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e596:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e59a:	2102      	movs	r1, #2
 800e59c:	4618      	mov	r0, r3
 800e59e:	f7fb f90a 	bl	80097b6 <unlock_fs>
 800e5a2:	2302      	movs	r3, #2
 800e5a4:	e0a4      	b.n	800e6f0 <f_lseek+0x87c>
					nsect += (DWORD)(ofs / SS(fs));
 800e5a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e5aa:	899b      	ldrh	r3, [r3, #12]
 800e5ac:	b29b      	uxth	r3, r3
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	61bb      	str	r3, [r7, #24]
 800e5b2:	61fa      	str	r2, [r7, #28]
 800e5b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e5b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800e5bc:	f7f2 faf6 	bl	8000bac <__aeabi_uldivmod>
 800e5c0:	4602      	mov	r2, r0
 800e5c2:	460b      	mov	r3, r1
 800e5c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e5c8:	4413      	add	r3, r2
 800e5ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800e5ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e5d2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e5d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e5da:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800e5de:	4290      	cmp	r0, r2
 800e5e0:	eb71 0303 	sbcs.w	r3, r1, r3
 800e5e4:	d212      	bcs.n	800e60c <f_lseek+0x798>
			fp->obj.objsize = fp->fptr;
 800e5e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e5ea:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e5ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e5f2:	e9c1 2304 	strd	r2, r3, [r1, #16]
			fp->flag |= FA_MODIFIED;
 800e5f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e5fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e5fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e602:	b2da      	uxtb	r2, r3
 800e604:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e608:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800e60c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e610:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e614:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e618:	899b      	ldrh	r3, [r3, #12]
 800e61a:	b29b      	uxth	r3, r3
 800e61c:	2200      	movs	r2, #0
 800e61e:	613b      	str	r3, [r7, #16]
 800e620:	617a      	str	r2, [r7, #20]
 800e622:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e626:	f7f2 fac1 	bl	8000bac <__aeabi_uldivmod>
 800e62a:	4313      	orrs	r3, r2
 800e62c:	d056      	beq.n	800e6dc <f_lseek+0x868>
 800e62e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e634:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e638:	429a      	cmp	r2, r3
 800e63a:	d04f      	beq.n	800e6dc <f_lseek+0x868>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800e63c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e640:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e644:	b25b      	sxtb	r3, r3
 800e646:	2b00      	cmp	r3, #0
 800e648:	da27      	bge.n	800e69a <f_lseek+0x826>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e64a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e64e:	7858      	ldrb	r0, [r3, #1]
 800e650:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e654:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e658:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e65c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e65e:	2301      	movs	r3, #1
 800e660:	f7fa fdf2 	bl	8009248 <disk_write>
 800e664:	4603      	mov	r3, r0
 800e666:	2b00      	cmp	r3, #0
 800e668:	d00c      	beq.n	800e684 <f_lseek+0x810>
 800e66a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e66e:	2201      	movs	r2, #1
 800e670:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e674:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e678:	2101      	movs	r1, #1
 800e67a:	4618      	mov	r0, r3
 800e67c:	f7fb f89b 	bl	80097b6 <unlock_fs>
 800e680:	2301      	movs	r3, #1
 800e682:	e035      	b.n	800e6f0 <f_lseek+0x87c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e684:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e688:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e68c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e690:	b2da      	uxtb	r2, r3
 800e692:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e696:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e69a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e69e:	7858      	ldrb	r0, [r3, #1]
 800e6a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e6a4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e6ae:	f7fa fdab 	bl	8009208 <disk_read>
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d00c      	beq.n	800e6d2 <f_lseek+0x85e>
 800e6b8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e6bc:	2201      	movs	r2, #1
 800e6be:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e6c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e6c6:	2101      	movs	r1, #1
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	f7fb f874 	bl	80097b6 <unlock_fs>
 800e6ce:	2301      	movs	r3, #1
 800e6d0:	e00e      	b.n	800e6f0 <f_lseek+0x87c>
#endif
			fp->sect = nsect;
 800e6d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e6d6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e6da:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}

	LEAVE_FF(fs, res);
 800e6dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e6e0:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 800e6e4:	4611      	mov	r1, r2
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f7fb f865 	bl	80097b6 <unlock_fs>
 800e6ec:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
}
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	37e8      	adds	r7, #232	@ 0xe8
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e6fa <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800e6fa:	b580      	push	{r7, lr}
 800e6fc:	b098      	sub	sp, #96	@ 0x60
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	6078      	str	r0, [r7, #4]
 800e702:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800e704:	f107 0108 	add.w	r1, r7, #8
 800e708:	1d3b      	adds	r3, r7, #4
 800e70a:	2200      	movs	r2, #0
 800e70c:	4618      	mov	r0, r3
 800e70e:	f7fd ff39 	bl	800c584 <find_volume>
 800e712:	4603      	mov	r3, r0
 800e714:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e718:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e71c:	2b00      	cmp	r3, #0
 800e71e:	d139      	bne.n	800e794 <f_stat+0x9a>
		INIT_NAMBUF(dj.obj.fs);
 800e720:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800e724:	f000 faf8 	bl	800ed18 <ff_memalloc>
 800e728:	65b8      	str	r0, [r7, #88]	@ 0x58
 800e72a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d106      	bne.n	800e73e <f_stat+0x44>
 800e730:	68bb      	ldr	r3, [r7, #8]
 800e732:	2111      	movs	r1, #17
 800e734:	4618      	mov	r0, r3
 800e736:	f7fb f83e 	bl	80097b6 <unlock_fs>
 800e73a:	2311      	movs	r3, #17
 800e73c:	e033      	b.n	800e7a6 <f_stat+0xac>
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e742:	611a      	str	r2, [r3, #16]
 800e744:	68bb      	ldr	r3, [r7, #8]
 800e746:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e748:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800e74c:	615a      	str	r2, [r3, #20]
		res = follow_path(&dj, path);	/* Follow the file path */
 800e74e:	687a      	ldr	r2, [r7, #4]
 800e750:	f107 0308 	add.w	r3, r7, #8
 800e754:	4611      	mov	r1, r2
 800e756:	4618      	mov	r0, r3
 800e758:	f7fd fdbe 	bl	800c2d8 <follow_path>
 800e75c:	4603      	mov	r3, r0
 800e75e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {				/* Follow completed */
 800e762:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e766:	2b00      	cmp	r3, #0
 800e768:	d111      	bne.n	800e78e <f_stat+0x94>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800e76a:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800e76e:	b25b      	sxtb	r3, r3
 800e770:	2b00      	cmp	r3, #0
 800e772:	da03      	bge.n	800e77c <f_stat+0x82>
				res = FR_INVALID_NAME;
 800e774:	2306      	movs	r3, #6
 800e776:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e77a:	e008      	b.n	800e78e <f_stat+0x94>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800e77c:	683b      	ldr	r3, [r7, #0]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d005      	beq.n	800e78e <f_stat+0x94>
 800e782:	f107 0308 	add.w	r3, r7, #8
 800e786:	6839      	ldr	r1, [r7, #0]
 800e788:	4618      	mov	r0, r3
 800e78a:	f7fd faff 	bl	800bd8c <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 800e78e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e790:	f000 face 	bl	800ed30 <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 800e794:	68bb      	ldr	r3, [r7, #8]
 800e796:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800e79a:	4611      	mov	r1, r2
 800e79c:	4618      	mov	r0, r3
 800e79e:	f7fb f80a 	bl	80097b6 <unlock_fs>
 800e7a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e7a6:	4618      	mov	r0, r3
 800e7a8:	3760      	adds	r7, #96	@ 0x60
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	bd80      	pop	{r7, pc}

0800e7ae <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800e7ae:	b580      	push	{r7, lr}
 800e7b0:	b0bc      	sub	sp, #240	@ 0xf0
 800e7b2:	af00      	add	r7, sp, #0
 800e7b4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800e7bc:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800e7c0:	1d3b      	adds	r3, r7, #4
 800e7c2:	2202      	movs	r2, #2
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	f7fd fedd 	bl	800c584 <find_volume>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
	dj.obj.fs = fs;
 800e7d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	if (res == FR_OK) {
 800e7d6:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	f040 80e2 	bne.w	800e9a4 <f_unlink+0x1f6>
		INIT_NAMBUF(fs);
 800e7e0:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800e7e4:	f000 fa98 	bl	800ed18 <ff_memalloc>
 800e7e8:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 800e7ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d106      	bne.n	800e802 <f_unlink+0x54>
 800e7f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e7f6:	2111      	movs	r1, #17
 800e7f8:	4618      	mov	r0, r3
 800e7fa:	f7fa ffdc 	bl	80097b6 <unlock_fs>
 800e7fe:	2311      	movs	r3, #17
 800e800:	e0d9      	b.n	800e9b6 <f_unlink+0x208>
 800e802:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e804:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e808:	611a      	str	r2, [r3, #16]
 800e80a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e80c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e810:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800e814:	615a      	str	r2, [r3, #20]
		res = follow_path(&dj, path);		/* Follow the file path */
 800e816:	687a      	ldr	r2, [r7, #4]
 800e818:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800e81c:	4611      	mov	r1, r2
 800e81e:	4618      	mov	r0, r3
 800e820:	f7fd fd5a 	bl	800c2d8 <follow_path>
 800e824:	4603      	mov	r3, r0
 800e826:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800e82a:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d108      	bne.n	800e844 <f_unlink+0x96>
 800e832:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800e836:	2102      	movs	r1, #2
 800e838:	4618      	mov	r0, r3
 800e83a:	f7fa ffd7 	bl	80097ec <chk_lock>
 800e83e:	4603      	mov	r3, r0
 800e840:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800e844:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e848:	2b00      	cmp	r3, #0
 800e84a:	f040 80a7 	bne.w	800e99c <f_unlink+0x1ee>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800e84e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800e852:	b25b      	sxtb	r3, r3
 800e854:	2b00      	cmp	r3, #0
 800e856:	da03      	bge.n	800e860 <f_unlink+0xb2>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800e858:	2306      	movs	r3, #6
 800e85a:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 800e85e:	e008      	b.n	800e872 <f_unlink+0xc4>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800e860:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800e864:	f003 0301 	and.w	r3, r3, #1
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d002      	beq.n	800e872 <f_unlink+0xc4>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800e86c:	2307      	movs	r3, #7
 800e86e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
				}
			}
			if (res == FR_OK) {
 800e872:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e876:	2b00      	cmp	r3, #0
 800e878:	d166      	bne.n	800e948 <f_unlink+0x19a>
#if _FS_EXFAT
				obj.fs = fs;
 800e87a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e87c:	60bb      	str	r3, [r7, #8]
				if (fs->fs_type == FS_EXFAT) {
 800e87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e880:	781b      	ldrb	r3, [r3, #0]
 800e882:	2b04      	cmp	r3, #4
 800e884:	d11d      	bne.n	800e8c2 <f_unlink+0x114>
					obj.sclust = dclst = ld_dword(fs->dirbuf + XDIR_FstClus);
 800e886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e888:	695b      	ldr	r3, [r3, #20]
 800e88a:	3334      	adds	r3, #52	@ 0x34
 800e88c:	4618      	mov	r0, r3
 800e88e:	f7fa fd31 	bl	80092f4 <ld_dword>
 800e892:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
 800e896:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e89a:	613b      	str	r3, [r7, #16]
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800e89c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e89e:	695b      	ldr	r3, [r3, #20]
 800e8a0:	3338      	adds	r3, #56	@ 0x38
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7fa fd49 	bl	800933a <ld_qword>
 800e8a8:	4602      	mov	r2, r0
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	e9c7 2306 	strd	r2, r3, [r7, #24]
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800e8b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8b2:	695b      	ldr	r3, [r3, #20]
 800e8b4:	3321      	adds	r3, #33	@ 0x21
 800e8b6:	781b      	ldrb	r3, [r3, #0]
 800e8b8:	f003 0302 	and.w	r3, r3, #2
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	73fb      	strb	r3, [r7, #15]
 800e8c0:	e008      	b.n	800e8d4 <f_unlink+0x126>
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800e8c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8c4:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800e8c8:	4611      	mov	r1, r2
 800e8ca:	4618      	mov	r0, r3
 800e8cc:	f7fc f9a1 	bl	800ac12 <ld_clust>
 800e8d0:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800e8d4:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800e8d8:	f003 0310 	and.w	r3, r3, #16
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d033      	beq.n	800e948 <f_unlink+0x19a>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800e8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8e2:	643b      	str	r3, [r7, #64]	@ 0x40
						sdj.obj.sclust = dclst;
 800e8e4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e8e8:	64bb      	str	r3, [r7, #72]	@ 0x48
#if _FS_EXFAT
						if (fs->fs_type == FS_EXFAT) {
 800e8ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8ec:	781b      	ldrb	r3, [r3, #0]
 800e8ee:	2b04      	cmp	r3, #4
 800e8f0:	d106      	bne.n	800e900 <f_unlink+0x152>
							sdj.obj.objsize = obj.objsize;
 800e8f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e8f6:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
							sdj.obj.stat = obj.stat;
 800e8fa:	7bfb      	ldrb	r3, [r7, #15]
 800e8fc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
						}
#endif
						res = dir_sdi(&sdj, 0);
 800e900:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800e904:	2100      	movs	r1, #0
 800e906:	4618      	mov	r0, r3
 800e908:	f7fb ffad 	bl	800a866 <dir_sdi>
 800e90c:	4603      	mov	r3, r0
 800e90e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
						if (res == FR_OK) {
 800e912:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e916:	2b00      	cmp	r3, #0
 800e918:	d116      	bne.n	800e948 <f_unlink+0x19a>
							res = dir_read(&sdj, 0);			/* Read an item */
 800e91a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800e91e:	2100      	movs	r1, #0
 800e920:	4618      	mov	r0, r3
 800e922:	f7fc fe3f 	bl	800b5a4 <dir_read>
 800e926:	4603      	mov	r3, r0
 800e928:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800e92c:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e930:	2b00      	cmp	r3, #0
 800e932:	d102      	bne.n	800e93a <f_unlink+0x18c>
 800e934:	2307      	movs	r3, #7
 800e936:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800e93a:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e93e:	2b04      	cmp	r3, #4
 800e940:	d102      	bne.n	800e948 <f_unlink+0x19a>
 800e942:	2300      	movs	r3, #0
 800e944:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
						}
					}
				}
			}
			if (res == FR_OK) {
 800e948:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d125      	bne.n	800e99c <f_unlink+0x1ee>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800e950:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800e954:	4618      	mov	r0, r3
 800e956:	f7fd f9c1 	bl	800bcdc <dir_remove>
 800e95a:	4603      	mov	r3, r0
 800e95c:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800e960:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e964:	2b00      	cmp	r3, #0
 800e966:	d10e      	bne.n	800e986 <f_unlink+0x1d8>
 800e968:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d00a      	beq.n	800e986 <f_unlink+0x1d8>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
 800e970:	f107 0308 	add.w	r3, r7, #8
 800e974:	2200      	movs	r2, #0
 800e976:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800e97a:	4618      	mov	r0, r3
 800e97c:	f7fb fd72 	bl	800a464 <remove_chain>
 800e980:	4603      	mov	r3, r0
 800e982:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
#else
					res = remove_chain(&dj.obj, dclst, 0);
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800e986:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d106      	bne.n	800e99c <f_unlink+0x1ee>
 800e98e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e990:	4618      	mov	r0, r3
 800e992:	f7fb f909 	bl	8009ba8 <sync_fs>
 800e996:	4603      	mov	r3, r0
 800e998:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
			}
		}
		FREE_NAMBUF();
 800e99c:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800e9a0:	f000 f9c6 	bl	800ed30 <ff_memfree>
	}

	LEAVE_FF(fs, res);
 800e9a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e9a6:	f897 20ef 	ldrb.w	r2, [r7, #239]	@ 0xef
 800e9aa:	4611      	mov	r1, r2
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	f7fa ff02 	bl	80097b6 <unlock_fs>
 800e9b2:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	37f0      	adds	r7, #240	@ 0xf0
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	bd80      	pop	{r7, pc}

0800e9be <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800e9be:	b580      	push	{r7, lr}
 800e9c0:	b088      	sub	sp, #32
 800e9c2:	af00      	add	r7, sp, #0
 800e9c4:	60f8      	str	r0, [r7, #12]
 800e9c6:	60b9      	str	r1, [r7, #8]
 800e9c8:	607a      	str	r2, [r7, #4]
	int n = 0;
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800e9d2:	e01c      	b.n	800ea0e <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800e9d4:	f107 0310 	add.w	r3, r7, #16
 800e9d8:	f107 0114 	add.w	r1, r7, #20
 800e9dc:	2201      	movs	r2, #1
 800e9de:	6878      	ldr	r0, [r7, #4]
 800e9e0:	f7fe fd09 	bl	800d3f6 <f_read>
		if (rc != 1) break;
 800e9e4:	693b      	ldr	r3, [r7, #16]
 800e9e6:	2b01      	cmp	r3, #1
 800e9e8:	d117      	bne.n	800ea1a <f_gets+0x5c>
		c = s[0];
 800e9ea:	7d3b      	ldrb	r3, [r7, #20]
 800e9ec:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800e9ee:	7dfb      	ldrb	r3, [r7, #23]
 800e9f0:	2b0d      	cmp	r3, #13
 800e9f2:	d00b      	beq.n	800ea0c <f_gets+0x4e>
		*p++ = c;
 800e9f4:	69bb      	ldr	r3, [r7, #24]
 800e9f6:	1c5a      	adds	r2, r3, #1
 800e9f8:	61ba      	str	r2, [r7, #24]
 800e9fa:	7dfa      	ldrb	r2, [r7, #23]
 800e9fc:	701a      	strb	r2, [r3, #0]
		n++;
 800e9fe:	69fb      	ldr	r3, [r7, #28]
 800ea00:	3301      	adds	r3, #1
 800ea02:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800ea04:	7dfb      	ldrb	r3, [r7, #23]
 800ea06:	2b0a      	cmp	r3, #10
 800ea08:	d009      	beq.n	800ea1e <f_gets+0x60>
 800ea0a:	e000      	b.n	800ea0e <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800ea0c:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800ea0e:	68bb      	ldr	r3, [r7, #8]
 800ea10:	3b01      	subs	r3, #1
 800ea12:	69fa      	ldr	r2, [r7, #28]
 800ea14:	429a      	cmp	r2, r3
 800ea16:	dbdd      	blt.n	800e9d4 <f_gets+0x16>
 800ea18:	e002      	b.n	800ea20 <f_gets+0x62>
		if (rc != 1) break;
 800ea1a:	bf00      	nop
 800ea1c:	e000      	b.n	800ea20 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 800ea1e:	bf00      	nop
	}
	*p = 0;
 800ea20:	69bb      	ldr	r3, [r7, #24]
 800ea22:	2200      	movs	r2, #0
 800ea24:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d001      	beq.n	800ea30 <f_gets+0x72>
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	e000      	b.n	800ea32 <f_gets+0x74>
 800ea30:	2300      	movs	r3, #0
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	3720      	adds	r7, #32
 800ea36:	46bd      	mov	sp, r7
 800ea38:	bd80      	pop	{r7, pc}
	...

0800ea3c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800ea3c:	b480      	push	{r7}
 800ea3e:	b087      	sub	sp, #28
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	60f8      	str	r0, [r7, #12]
 800ea44:	60b9      	str	r1, [r7, #8]
 800ea46:	4613      	mov	r3, r2
 800ea48:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ea4e:	2300      	movs	r3, #0
 800ea50:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800ea52:	4b1f      	ldr	r3, [pc, #124]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea54:	7a5b      	ldrb	r3, [r3, #9]
 800ea56:	b2db      	uxtb	r3, r3
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d131      	bne.n	800eac0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ea5c:	4b1c      	ldr	r3, [pc, #112]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea5e:	7a5b      	ldrb	r3, [r3, #9]
 800ea60:	b2db      	uxtb	r3, r3
 800ea62:	461a      	mov	r2, r3
 800ea64:	4b1a      	ldr	r3, [pc, #104]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea66:	2100      	movs	r1, #0
 800ea68:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ea6a:	4b19      	ldr	r3, [pc, #100]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea6c:	7a5b      	ldrb	r3, [r3, #9]
 800ea6e:	b2db      	uxtb	r3, r3
 800ea70:	4a17      	ldr	r2, [pc, #92]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea72:	009b      	lsls	r3, r3, #2
 800ea74:	4413      	add	r3, r2
 800ea76:	68fa      	ldr	r2, [r7, #12]
 800ea78:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ea7a:	4b15      	ldr	r3, [pc, #84]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea7c:	7a5b      	ldrb	r3, [r3, #9]
 800ea7e:	b2db      	uxtb	r3, r3
 800ea80:	461a      	mov	r2, r3
 800ea82:	4b13      	ldr	r3, [pc, #76]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea84:	4413      	add	r3, r2
 800ea86:	79fa      	ldrb	r2, [r7, #7]
 800ea88:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ea8a:	4b11      	ldr	r3, [pc, #68]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea8c:	7a5b      	ldrb	r3, [r3, #9]
 800ea8e:	b2db      	uxtb	r3, r3
 800ea90:	1c5a      	adds	r2, r3, #1
 800ea92:	b2d1      	uxtb	r1, r2
 800ea94:	4a0e      	ldr	r2, [pc, #56]	@ (800ead0 <FATFS_LinkDriverEx+0x94>)
 800ea96:	7251      	strb	r1, [r2, #9]
 800ea98:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ea9a:	7dbb      	ldrb	r3, [r7, #22]
 800ea9c:	3330      	adds	r3, #48	@ 0x30
 800ea9e:	b2da      	uxtb	r2, r3
 800eaa0:	68bb      	ldr	r3, [r7, #8]
 800eaa2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800eaa4:	68bb      	ldr	r3, [r7, #8]
 800eaa6:	3301      	adds	r3, #1
 800eaa8:	223a      	movs	r2, #58	@ 0x3a
 800eaaa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800eaac:	68bb      	ldr	r3, [r7, #8]
 800eaae:	3302      	adds	r3, #2
 800eab0:	222f      	movs	r2, #47	@ 0x2f
 800eab2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	3303      	adds	r3, #3
 800eab8:	2200      	movs	r2, #0
 800eaba:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800eabc:	2300      	movs	r3, #0
 800eabe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800eac0:	7dfb      	ldrb	r3, [r7, #23]
}
 800eac2:	4618      	mov	r0, r3
 800eac4:	371c      	adds	r7, #28
 800eac6:	46bd      	mov	sp, r7
 800eac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eacc:	4770      	bx	lr
 800eace:	bf00      	nop
 800ead0:	20002b98 	.word	0x20002b98

0800ead4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b082      	sub	sp, #8
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800eade:	2200      	movs	r2, #0
 800eae0:	6839      	ldr	r1, [r7, #0]
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f7ff ffaa 	bl	800ea3c <FATFS_LinkDriverEx>
 800eae8:	4603      	mov	r3, r0
}
 800eaea:	4618      	mov	r0, r3
 800eaec:	3708      	adds	r7, #8
 800eaee:	46bd      	mov	sp, r7
 800eaf0:	bd80      	pop	{r7, pc}
	...

0800eaf4 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b085      	sub	sp, #20
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	4603      	mov	r3, r0
 800eafc:	6039      	str	r1, [r7, #0]
 800eafe:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800eb00:	88fb      	ldrh	r3, [r7, #6]
 800eb02:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb04:	d802      	bhi.n	800eb0c <ff_convert+0x18>
		c = chr;
 800eb06:	88fb      	ldrh	r3, [r7, #6]
 800eb08:	81fb      	strh	r3, [r7, #14]
 800eb0a:	e025      	b.n	800eb58 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d00b      	beq.n	800eb2a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800eb12:	88fb      	ldrh	r3, [r7, #6]
 800eb14:	2bff      	cmp	r3, #255	@ 0xff
 800eb16:	d805      	bhi.n	800eb24 <ff_convert+0x30>
 800eb18:	88fb      	ldrh	r3, [r7, #6]
 800eb1a:	3b80      	subs	r3, #128	@ 0x80
 800eb1c:	4a12      	ldr	r2, [pc, #72]	@ (800eb68 <ff_convert+0x74>)
 800eb1e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb22:	e000      	b.n	800eb26 <ff_convert+0x32>
 800eb24:	2300      	movs	r3, #0
 800eb26:	81fb      	strh	r3, [r7, #14]
 800eb28:	e016      	b.n	800eb58 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	81fb      	strh	r3, [r7, #14]
 800eb2e:	e009      	b.n	800eb44 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800eb30:	89fb      	ldrh	r3, [r7, #14]
 800eb32:	4a0d      	ldr	r2, [pc, #52]	@ (800eb68 <ff_convert+0x74>)
 800eb34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eb38:	88fa      	ldrh	r2, [r7, #6]
 800eb3a:	429a      	cmp	r2, r3
 800eb3c:	d006      	beq.n	800eb4c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800eb3e:	89fb      	ldrh	r3, [r7, #14]
 800eb40:	3301      	adds	r3, #1
 800eb42:	81fb      	strh	r3, [r7, #14]
 800eb44:	89fb      	ldrh	r3, [r7, #14]
 800eb46:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb48:	d9f2      	bls.n	800eb30 <ff_convert+0x3c>
 800eb4a:	e000      	b.n	800eb4e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800eb4c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800eb4e:	89fb      	ldrh	r3, [r7, #14]
 800eb50:	3380      	adds	r3, #128	@ 0x80
 800eb52:	b29b      	uxth	r3, r3
 800eb54:	b2db      	uxtb	r3, r3
 800eb56:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800eb58:	89fb      	ldrh	r3, [r7, #14]
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3714      	adds	r7, #20
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr
 800eb66:	bf00      	nop
 800eb68:	08018300 	.word	0x08018300

0800eb6c <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800eb6c:	b480      	push	{r7}
 800eb6e:	b087      	sub	sp, #28
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	4603      	mov	r3, r0
 800eb74:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800eb76:	88fb      	ldrh	r3, [r7, #6]
 800eb78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800eb7c:	d201      	bcs.n	800eb82 <ff_wtoupper+0x16>
 800eb7e:	4b3e      	ldr	r3, [pc, #248]	@ (800ec78 <ff_wtoupper+0x10c>)
 800eb80:	e000      	b.n	800eb84 <ff_wtoupper+0x18>
 800eb82:	4b3e      	ldr	r3, [pc, #248]	@ (800ec7c <ff_wtoupper+0x110>)
 800eb84:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800eb86:	697b      	ldr	r3, [r7, #20]
 800eb88:	1c9a      	adds	r2, r3, #2
 800eb8a:	617a      	str	r2, [r7, #20]
 800eb8c:	881b      	ldrh	r3, [r3, #0]
 800eb8e:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800eb90:	8a7b      	ldrh	r3, [r7, #18]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d068      	beq.n	800ec68 <ff_wtoupper+0xfc>
 800eb96:	88fa      	ldrh	r2, [r7, #6]
 800eb98:	8a7b      	ldrh	r3, [r7, #18]
 800eb9a:	429a      	cmp	r2, r3
 800eb9c:	d364      	bcc.n	800ec68 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800eb9e:	697b      	ldr	r3, [r7, #20]
 800eba0:	1c9a      	adds	r2, r3, #2
 800eba2:	617a      	str	r2, [r7, #20]
 800eba4:	881b      	ldrh	r3, [r3, #0]
 800eba6:	823b      	strh	r3, [r7, #16]
 800eba8:	8a3b      	ldrh	r3, [r7, #16]
 800ebaa:	0a1b      	lsrs	r3, r3, #8
 800ebac:	81fb      	strh	r3, [r7, #14]
 800ebae:	8a3b      	ldrh	r3, [r7, #16]
 800ebb0:	b2db      	uxtb	r3, r3
 800ebb2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ebb4:	88fa      	ldrh	r2, [r7, #6]
 800ebb6:	8a79      	ldrh	r1, [r7, #18]
 800ebb8:	8a3b      	ldrh	r3, [r7, #16]
 800ebba:	440b      	add	r3, r1
 800ebbc:	429a      	cmp	r2, r3
 800ebbe:	da49      	bge.n	800ec54 <ff_wtoupper+0xe8>
			switch (cmd) {
 800ebc0:	89fb      	ldrh	r3, [r7, #14]
 800ebc2:	2b08      	cmp	r3, #8
 800ebc4:	d84f      	bhi.n	800ec66 <ff_wtoupper+0xfa>
 800ebc6:	a201      	add	r2, pc, #4	@ (adr r2, 800ebcc <ff_wtoupper+0x60>)
 800ebc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebcc:	0800ebf1 	.word	0x0800ebf1
 800ebd0:	0800ec03 	.word	0x0800ec03
 800ebd4:	0800ec19 	.word	0x0800ec19
 800ebd8:	0800ec21 	.word	0x0800ec21
 800ebdc:	0800ec29 	.word	0x0800ec29
 800ebe0:	0800ec31 	.word	0x0800ec31
 800ebe4:	0800ec39 	.word	0x0800ec39
 800ebe8:	0800ec41 	.word	0x0800ec41
 800ebec:	0800ec49 	.word	0x0800ec49
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ebf0:	88fa      	ldrh	r2, [r7, #6]
 800ebf2:	8a7b      	ldrh	r3, [r7, #18]
 800ebf4:	1ad3      	subs	r3, r2, r3
 800ebf6:	005b      	lsls	r3, r3, #1
 800ebf8:	697a      	ldr	r2, [r7, #20]
 800ebfa:	4413      	add	r3, r2
 800ebfc:	881b      	ldrh	r3, [r3, #0]
 800ebfe:	80fb      	strh	r3, [r7, #6]
 800ec00:	e027      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ec02:	88fa      	ldrh	r2, [r7, #6]
 800ec04:	8a7b      	ldrh	r3, [r7, #18]
 800ec06:	1ad3      	subs	r3, r2, r3
 800ec08:	b29b      	uxth	r3, r3
 800ec0a:	f003 0301 	and.w	r3, r3, #1
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	88fa      	ldrh	r2, [r7, #6]
 800ec12:	1ad3      	subs	r3, r2, r3
 800ec14:	80fb      	strh	r3, [r7, #6]
 800ec16:	e01c      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ec18:	88fb      	ldrh	r3, [r7, #6]
 800ec1a:	3b10      	subs	r3, #16
 800ec1c:	80fb      	strh	r3, [r7, #6]
 800ec1e:	e018      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ec20:	88fb      	ldrh	r3, [r7, #6]
 800ec22:	3b20      	subs	r3, #32
 800ec24:	80fb      	strh	r3, [r7, #6]
 800ec26:	e014      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800ec28:	88fb      	ldrh	r3, [r7, #6]
 800ec2a:	3b30      	subs	r3, #48	@ 0x30
 800ec2c:	80fb      	strh	r3, [r7, #6]
 800ec2e:	e010      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800ec30:	88fb      	ldrh	r3, [r7, #6]
 800ec32:	3b1a      	subs	r3, #26
 800ec34:	80fb      	strh	r3, [r7, #6]
 800ec36:	e00c      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800ec38:	88fb      	ldrh	r3, [r7, #6]
 800ec3a:	3308      	adds	r3, #8
 800ec3c:	80fb      	strh	r3, [r7, #6]
 800ec3e:	e008      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800ec40:	88fb      	ldrh	r3, [r7, #6]
 800ec42:	3b50      	subs	r3, #80	@ 0x50
 800ec44:	80fb      	strh	r3, [r7, #6]
 800ec46:	e004      	b.n	800ec52 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800ec48:	88fb      	ldrh	r3, [r7, #6]
 800ec4a:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800ec4e:	80fb      	strh	r3, [r7, #6]
 800ec50:	bf00      	nop
			}
			break;
 800ec52:	e008      	b.n	800ec66 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800ec54:	89fb      	ldrh	r3, [r7, #14]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d195      	bne.n	800eb86 <ff_wtoupper+0x1a>
 800ec5a:	8a3b      	ldrh	r3, [r7, #16]
 800ec5c:	005b      	lsls	r3, r3, #1
 800ec5e:	697a      	ldr	r2, [r7, #20]
 800ec60:	4413      	add	r3, r2
 800ec62:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800ec64:	e78f      	b.n	800eb86 <ff_wtoupper+0x1a>
			break;
 800ec66:	bf00      	nop
	}

	return chr;
 800ec68:	88fb      	ldrh	r3, [r7, #6]
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	371c      	adds	r7, #28
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec74:	4770      	bx	lr
 800ec76:	bf00      	nop
 800ec78:	08018400 	.word	0x08018400
 800ec7c:	080185f4 	.word	0x080185f4

0800ec80 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b086      	sub	sp, #24
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	4603      	mov	r3, r0
 800ec88:	6039      	str	r1, [r7, #0]
 800ec8a:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	60fb      	str	r3, [r7, #12]
 800ec90:	2300      	movs	r3, #0
 800ec92:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800ec94:	f107 030c 	add.w	r3, r7, #12
 800ec98:	2101      	movs	r1, #1
 800ec9a:	4618      	mov	r0, r3
 800ec9c:	f000 f865 	bl	800ed6a <osSemaphoreCreate>
 800eca0:	4602      	mov	r2, r0
 800eca2:	683b      	ldr	r3, [r7, #0]
 800eca4:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	bf14      	ite	ne
 800ecae:	2301      	movne	r3, #1
 800ecb0:	2300      	moveq	r3, #0
 800ecb2:	b2db      	uxtb	r3, r3
 800ecb4:	617b      	str	r3, [r7, #20]

    return ret;
 800ecb6:	697b      	ldr	r3, [r7, #20]
}
 800ecb8:	4618      	mov	r0, r3
 800ecba:	3718      	adds	r7, #24
 800ecbc:	46bd      	mov	sp, r7
 800ecbe:	bd80      	pop	{r7, pc}

0800ecc0 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800ecc0:	b580      	push	{r7, lr}
 800ecc2:	b082      	sub	sp, #8
 800ecc4:	af00      	add	r7, sp, #0
 800ecc6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800ecc8:	6878      	ldr	r0, [r7, #4]
 800ecca:	f000 f905 	bl	800eed8 <osSemaphoreDelete>
#endif
    return 1;
 800ecce:	2301      	movs	r3, #1
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	3708      	adds	r7, #8
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	bd80      	pop	{r7, pc}

0800ecd8 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800ecd8:	b580      	push	{r7, lr}
 800ecda:	b084      	sub	sp, #16
 800ecdc:	af00      	add	r7, sp, #0
 800ecde:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800ece0:	2300      	movs	r3, #0
 800ece2:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800ece4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ece8:	6878      	ldr	r0, [r7, #4]
 800ecea:	f000 f871 	bl	800edd0 <osSemaphoreWait>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d101      	bne.n	800ecf8 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800ecf4:	2301      	movs	r3, #1
 800ecf6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800ecf8:	68fb      	ldr	r3, [r7, #12]
}
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	3710      	adds	r7, #16
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	bd80      	pop	{r7, pc}

0800ed02 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800ed02:	b580      	push	{r7, lr}
 800ed04:	b082      	sub	sp, #8
 800ed06:	af00      	add	r7, sp, #0
 800ed08:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800ed0a:	6878      	ldr	r0, [r7, #4]
 800ed0c:	f000 f8ae 	bl	800ee6c <osSemaphoreRelease>
#endif
}
 800ed10:	bf00      	nop
 800ed12:	3708      	adds	r7, #8
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}

0800ed18 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b082      	sub	sp, #8
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f002 fac3 	bl	80112ac <pvPortMalloc>
 800ed26:	4603      	mov	r3, r0
}
 800ed28:	4618      	mov	r0, r3
 800ed2a:	3708      	adds	r7, #8
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	bd80      	pop	{r7, pc}

0800ed30 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b082      	sub	sp, #8
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800ed38:	6878      	ldr	r0, [r7, #4]
 800ed3a:	f002 fb85 	bl	8011448 <vPortFree>
}
 800ed3e:	bf00      	nop
 800ed40:	3708      	adds	r7, #8
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}

0800ed46 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ed46:	b480      	push	{r7}
 800ed48:	b083      	sub	sp, #12
 800ed4a:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed4c:	f3ef 8305 	mrs	r3, IPSR
 800ed50:	607b      	str	r3, [r7, #4]
  return(result);
 800ed52:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	bf14      	ite	ne
 800ed58:	2301      	movne	r3, #1
 800ed5a:	2300      	moveq	r3, #0
 800ed5c:	b2db      	uxtb	r3, r3
}
 800ed5e:	4618      	mov	r0, r3
 800ed60:	370c      	adds	r7, #12
 800ed62:	46bd      	mov	sp, r7
 800ed64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed68:	4770      	bx	lr

0800ed6a <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800ed6a:	b580      	push	{r7, lr}
 800ed6c:	b086      	sub	sp, #24
 800ed6e:	af02      	add	r7, sp, #8
 800ed70:	6078      	str	r0, [r7, #4]
 800ed72:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	685b      	ldr	r3, [r3, #4]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d00f      	beq.n	800ed9c <osSemaphoreCreate+0x32>
    if (count == 1) {
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	2b01      	cmp	r3, #1
 800ed80:	d10a      	bne.n	800ed98 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	685b      	ldr	r3, [r3, #4]
 800ed86:	2203      	movs	r2, #3
 800ed88:	9200      	str	r2, [sp, #0]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	2100      	movs	r1, #0
 800ed8e:	2001      	movs	r0, #1
 800ed90:	f000 f9d4 	bl	800f13c <xQueueGenericCreateStatic>
 800ed94:	4603      	mov	r3, r0
 800ed96:	e016      	b.n	800edc6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800ed98:	2300      	movs	r3, #0
 800ed9a:	e014      	b.n	800edc6 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800ed9c:	683b      	ldr	r3, [r7, #0]
 800ed9e:	2b01      	cmp	r3, #1
 800eda0:	d110      	bne.n	800edc4 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800eda2:	2203      	movs	r2, #3
 800eda4:	2100      	movs	r1, #0
 800eda6:	2001      	movs	r0, #1
 800eda8:	f000 fa45 	bl	800f236 <xQueueGenericCreate>
 800edac:	60f8      	str	r0, [r7, #12]
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d005      	beq.n	800edc0 <osSemaphoreCreate+0x56>
 800edb4:	2300      	movs	r3, #0
 800edb6:	2200      	movs	r2, #0
 800edb8:	2100      	movs	r1, #0
 800edba:	68f8      	ldr	r0, [r7, #12]
 800edbc:	f000 fa96 	bl	800f2ec <xQueueGenericSend>
      return sema;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	e000      	b.n	800edc6 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800edc4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800edc6:	4618      	mov	r0, r3
 800edc8:	3710      	adds	r7, #16
 800edca:	46bd      	mov	sp, r7
 800edcc:	bd80      	pop	{r7, pc}
	...

0800edd0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800edd0:	b580      	push	{r7, lr}
 800edd2:	b084      	sub	sp, #16
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
 800edd8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800edda:	2300      	movs	r3, #0
 800eddc:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d101      	bne.n	800ede8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800ede4:	2380      	movs	r3, #128	@ 0x80
 800ede6:	e03a      	b.n	800ee5e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800ede8:	2300      	movs	r3, #0
 800edea:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edf2:	d103      	bne.n	800edfc <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800edf4:	f04f 33ff 	mov.w	r3, #4294967295
 800edf8:	60fb      	str	r3, [r7, #12]
 800edfa:	e009      	b.n	800ee10 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800edfc:	683b      	ldr	r3, [r7, #0]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d006      	beq.n	800ee10 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800ee02:	683b      	ldr	r3, [r7, #0]
 800ee04:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d101      	bne.n	800ee10 <osSemaphoreWait+0x40>
      ticks = 1;
 800ee0c:	2301      	movs	r3, #1
 800ee0e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800ee10:	f7ff ff99 	bl	800ed46 <inHandlerMode>
 800ee14:	4603      	mov	r3, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d017      	beq.n	800ee4a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ee1a:	f107 0308 	add.w	r3, r7, #8
 800ee1e:	461a      	mov	r2, r3
 800ee20:	2100      	movs	r1, #0
 800ee22:	6878      	ldr	r0, [r7, #4]
 800ee24:	f000 fde6 	bl	800f9f4 <xQueueReceiveFromISR>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	2b01      	cmp	r3, #1
 800ee2c:	d001      	beq.n	800ee32 <osSemaphoreWait+0x62>
      return osErrorOS;
 800ee2e:	23ff      	movs	r3, #255	@ 0xff
 800ee30:	e015      	b.n	800ee5e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800ee32:	68bb      	ldr	r3, [r7, #8]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d011      	beq.n	800ee5c <osSemaphoreWait+0x8c>
 800ee38:	4b0b      	ldr	r3, [pc, #44]	@ (800ee68 <osSemaphoreWait+0x98>)
 800ee3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee3e:	601a      	str	r2, [r3, #0]
 800ee40:	f3bf 8f4f 	dsb	sy
 800ee44:	f3bf 8f6f 	isb	sy
 800ee48:	e008      	b.n	800ee5c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800ee4a:	68f9      	ldr	r1, [r7, #12]
 800ee4c:	6878      	ldr	r0, [r7, #4]
 800ee4e:	f000 fcc1 	bl	800f7d4 <xQueueSemaphoreTake>
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b01      	cmp	r3, #1
 800ee56:	d001      	beq.n	800ee5c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800ee58:	23ff      	movs	r3, #255	@ 0xff
 800ee5a:	e000      	b.n	800ee5e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800ee5c:	2300      	movs	r3, #0
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3710      	adds	r7, #16
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}
 800ee66:	bf00      	nop
 800ee68:	e000ed04 	.word	0xe000ed04

0800ee6c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b084      	sub	sp, #16
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ee74:	2300      	movs	r3, #0
 800ee76:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800ee78:	2300      	movs	r3, #0
 800ee7a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800ee7c:	f7ff ff63 	bl	800ed46 <inHandlerMode>
 800ee80:	4603      	mov	r3, r0
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d016      	beq.n	800eeb4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ee86:	f107 0308 	add.w	r3, r7, #8
 800ee8a:	4619      	mov	r1, r3
 800ee8c:	6878      	ldr	r0, [r7, #4]
 800ee8e:	f000 fb2f 	bl	800f4f0 <xQueueGiveFromISR>
 800ee92:	4603      	mov	r3, r0
 800ee94:	2b01      	cmp	r3, #1
 800ee96:	d001      	beq.n	800ee9c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800ee98:	23ff      	movs	r3, #255	@ 0xff
 800ee9a:	e017      	b.n	800eecc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800ee9c:	68bb      	ldr	r3, [r7, #8]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d013      	beq.n	800eeca <osSemaphoreRelease+0x5e>
 800eea2:	4b0c      	ldr	r3, [pc, #48]	@ (800eed4 <osSemaphoreRelease+0x68>)
 800eea4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eea8:	601a      	str	r2, [r3, #0]
 800eeaa:	f3bf 8f4f 	dsb	sy
 800eeae:	f3bf 8f6f 	isb	sy
 800eeb2:	e00a      	b.n	800eeca <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800eeb4:	2300      	movs	r3, #0
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	2100      	movs	r1, #0
 800eeba:	6878      	ldr	r0, [r7, #4]
 800eebc:	f000 fa16 	bl	800f2ec <xQueueGenericSend>
 800eec0:	4603      	mov	r3, r0
 800eec2:	2b01      	cmp	r3, #1
 800eec4:	d001      	beq.n	800eeca <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800eec6:	23ff      	movs	r3, #255	@ 0xff
 800eec8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800eeca:	68fb      	ldr	r3, [r7, #12]
}
 800eecc:	4618      	mov	r0, r3
 800eece:	3710      	adds	r7, #16
 800eed0:	46bd      	mov	sp, r7
 800eed2:	bd80      	pop	{r7, pc}
 800eed4:	e000ed04 	.word	0xe000ed04

0800eed8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800eed8:	b580      	push	{r7, lr}
 800eeda:	b082      	sub	sp, #8
 800eedc:	af00      	add	r7, sp, #0
 800eede:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800eee0:	f7ff ff31 	bl	800ed46 <inHandlerMode>
 800eee4:	4603      	mov	r3, r0
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d001      	beq.n	800eeee <osSemaphoreDelete+0x16>
    return osErrorISR;
 800eeea:	2382      	movs	r3, #130	@ 0x82
 800eeec:	e003      	b.n	800eef6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 fe02 	bl	800faf8 <vQueueDelete>

  return osOK; 
 800eef4:	2300      	movs	r3, #0
}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3708      	adds	r7, #8
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}

0800eefe <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800eefe:	b480      	push	{r7}
 800ef00:	b083      	sub	sp, #12
 800ef02:	af00      	add	r7, sp, #0
 800ef04:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	f103 0208 	add.w	r2, r3, #8
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	f04f 32ff 	mov.w	r2, #4294967295
 800ef16:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f103 0208 	add.w	r2, r3, #8
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	f103 0208 	add.w	r2, r3, #8
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2200      	movs	r2, #0
 800ef30:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ef32:	bf00      	nop
 800ef34:	370c      	adds	r7, #12
 800ef36:	46bd      	mov	sp, r7
 800ef38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef3c:	4770      	bx	lr

0800ef3e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ef3e:	b480      	push	{r7}
 800ef40:	b083      	sub	sp, #12
 800ef42:	af00      	add	r7, sp, #0
 800ef44:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	2200      	movs	r2, #0
 800ef4a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ef4c:	bf00      	nop
 800ef4e:	370c      	adds	r7, #12
 800ef50:	46bd      	mov	sp, r7
 800ef52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef56:	4770      	bx	lr

0800ef58 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b085      	sub	sp, #20
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	685b      	ldr	r3, [r3, #4]
 800ef66:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ef68:	683b      	ldr	r3, [r7, #0]
 800ef6a:	68fa      	ldr	r2, [r7, #12]
 800ef6c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	689a      	ldr	r2, [r3, #8]
 800ef72:	683b      	ldr	r3, [r7, #0]
 800ef74:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	689b      	ldr	r3, [r3, #8]
 800ef7a:	683a      	ldr	r2, [r7, #0]
 800ef7c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	683a      	ldr	r2, [r7, #0]
 800ef82:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	687a      	ldr	r2, [r7, #4]
 800ef88:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	1c5a      	adds	r2, r3, #1
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	601a      	str	r2, [r3, #0]
}
 800ef94:	bf00      	nop
 800ef96:	3714      	adds	r7, #20
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef9e:	4770      	bx	lr

0800efa0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800efa0:	b480      	push	{r7}
 800efa2:	b085      	sub	sp, #20
 800efa4:	af00      	add	r7, sp, #0
 800efa6:	6078      	str	r0, [r7, #4]
 800efa8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800efb0:	68bb      	ldr	r3, [r7, #8]
 800efb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efb6:	d103      	bne.n	800efc0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	691b      	ldr	r3, [r3, #16]
 800efbc:	60fb      	str	r3, [r7, #12]
 800efbe:	e00c      	b.n	800efda <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	3308      	adds	r3, #8
 800efc4:	60fb      	str	r3, [r7, #12]
 800efc6:	e002      	b.n	800efce <vListInsert+0x2e>
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	685b      	ldr	r3, [r3, #4]
 800efcc:	60fb      	str	r3, [r7, #12]
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	685b      	ldr	r3, [r3, #4]
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	68ba      	ldr	r2, [r7, #8]
 800efd6:	429a      	cmp	r2, r3
 800efd8:	d2f6      	bcs.n	800efc8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800efda:	68fb      	ldr	r3, [r7, #12]
 800efdc:	685a      	ldr	r2, [r3, #4]
 800efde:	683b      	ldr	r3, [r7, #0]
 800efe0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	685b      	ldr	r3, [r3, #4]
 800efe6:	683a      	ldr	r2, [r7, #0]
 800efe8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	68fa      	ldr	r2, [r7, #12]
 800efee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	683a      	ldr	r2, [r7, #0]
 800eff4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800eff6:	683b      	ldr	r3, [r7, #0]
 800eff8:	687a      	ldr	r2, [r7, #4]
 800effa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	1c5a      	adds	r2, r3, #1
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	601a      	str	r2, [r3, #0]
}
 800f006:	bf00      	nop
 800f008:	3714      	adds	r7, #20
 800f00a:	46bd      	mov	sp, r7
 800f00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f010:	4770      	bx	lr

0800f012 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800f012:	b480      	push	{r7}
 800f014:	b085      	sub	sp, #20
 800f016:	af00      	add	r7, sp, #0
 800f018:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	691b      	ldr	r3, [r3, #16]
 800f01e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	685b      	ldr	r3, [r3, #4]
 800f024:	687a      	ldr	r2, [r7, #4]
 800f026:	6892      	ldr	r2, [r2, #8]
 800f028:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	689b      	ldr	r3, [r3, #8]
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	6852      	ldr	r2, [r2, #4]
 800f032:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	687a      	ldr	r2, [r7, #4]
 800f03a:	429a      	cmp	r2, r3
 800f03c:	d103      	bne.n	800f046 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	689a      	ldr	r2, [r3, #8]
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	2200      	movs	r2, #0
 800f04a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	1e5a      	subs	r2, r3, #1
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	681b      	ldr	r3, [r3, #0]
}
 800f05a:	4618      	mov	r0, r3
 800f05c:	3714      	adds	r7, #20
 800f05e:	46bd      	mov	sp, r7
 800f060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f064:	4770      	bx	lr
	...

0800f068 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b084      	sub	sp, #16
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
 800f070:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d10b      	bne.n	800f094 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800f07c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f080:	f383 8811 	msr	BASEPRI, r3
 800f084:	f3bf 8f6f 	isb	sy
 800f088:	f3bf 8f4f 	dsb	sy
 800f08c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800f08e:	bf00      	nop
 800f090:	bf00      	nop
 800f092:	e7fd      	b.n	800f090 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800f094:	f001 ffe8 	bl	8011068 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	681a      	ldr	r2, [r3, #0]
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0a0:	68f9      	ldr	r1, [r7, #12]
 800f0a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f0a4:	fb01 f303 	mul.w	r3, r1, r3
 800f0a8:	441a      	add	r2, r3
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	681a      	ldr	r2, [r3, #0]
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	681a      	ldr	r2, [r3, #0]
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f0c4:	3b01      	subs	r3, #1
 800f0c6:	68f9      	ldr	r1, [r7, #12]
 800f0c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800f0ca:	fb01 f303 	mul.w	r3, r1, r3
 800f0ce:	441a      	add	r2, r3
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	22ff      	movs	r2, #255	@ 0xff
 800f0d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	22ff      	movs	r2, #255	@ 0xff
 800f0e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d114      	bne.n	800f114 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	691b      	ldr	r3, [r3, #16]
 800f0ee:	2b00      	cmp	r3, #0
 800f0f0:	d01a      	beq.n	800f128 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	3310      	adds	r3, #16
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	f001 fa9c 	bl	8010634 <xTaskRemoveFromEventList>
 800f0fc:	4603      	mov	r3, r0
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	d012      	beq.n	800f128 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800f102:	4b0d      	ldr	r3, [pc, #52]	@ (800f138 <xQueueGenericReset+0xd0>)
 800f104:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f108:	601a      	str	r2, [r3, #0]
 800f10a:	f3bf 8f4f 	dsb	sy
 800f10e:	f3bf 8f6f 	isb	sy
 800f112:	e009      	b.n	800f128 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	3310      	adds	r3, #16
 800f118:	4618      	mov	r0, r3
 800f11a:	f7ff fef0 	bl	800eefe <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	3324      	adds	r3, #36	@ 0x24
 800f122:	4618      	mov	r0, r3
 800f124:	f7ff feeb 	bl	800eefe <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800f128:	f001 ffd0 	bl	80110cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800f12c:	2301      	movs	r3, #1
}
 800f12e:	4618      	mov	r0, r3
 800f130:	3710      	adds	r7, #16
 800f132:	46bd      	mov	sp, r7
 800f134:	bd80      	pop	{r7, pc}
 800f136:	bf00      	nop
 800f138:	e000ed04 	.word	0xe000ed04

0800f13c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b08e      	sub	sp, #56	@ 0x38
 800f140:	af02      	add	r7, sp, #8
 800f142:	60f8      	str	r0, [r7, #12]
 800f144:	60b9      	str	r1, [r7, #8]
 800f146:	607a      	str	r2, [r7, #4]
 800f148:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f14a:	68fb      	ldr	r3, [r7, #12]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	d10b      	bne.n	800f168 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800f150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f154:	f383 8811 	msr	BASEPRI, r3
 800f158:	f3bf 8f6f 	isb	sy
 800f15c:	f3bf 8f4f 	dsb	sy
 800f160:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f162:	bf00      	nop
 800f164:	bf00      	nop
 800f166:	e7fd      	b.n	800f164 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800f168:	683b      	ldr	r3, [r7, #0]
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d10b      	bne.n	800f186 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800f16e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f172:	f383 8811 	msr	BASEPRI, r3
 800f176:	f3bf 8f6f 	isb	sy
 800f17a:	f3bf 8f4f 	dsb	sy
 800f17e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f180:	bf00      	nop
 800f182:	bf00      	nop
 800f184:	e7fd      	b.n	800f182 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d002      	beq.n	800f192 <xQueueGenericCreateStatic+0x56>
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d001      	beq.n	800f196 <xQueueGenericCreateStatic+0x5a>
 800f192:	2301      	movs	r3, #1
 800f194:	e000      	b.n	800f198 <xQueueGenericCreateStatic+0x5c>
 800f196:	2300      	movs	r3, #0
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d10b      	bne.n	800f1b4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800f19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1a0:	f383 8811 	msr	BASEPRI, r3
 800f1a4:	f3bf 8f6f 	isb	sy
 800f1a8:	f3bf 8f4f 	dsb	sy
 800f1ac:	623b      	str	r3, [r7, #32]
}
 800f1ae:	bf00      	nop
 800f1b0:	bf00      	nop
 800f1b2:	e7fd      	b.n	800f1b0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d102      	bne.n	800f1c0 <xQueueGenericCreateStatic+0x84>
 800f1ba:	68bb      	ldr	r3, [r7, #8]
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d101      	bne.n	800f1c4 <xQueueGenericCreateStatic+0x88>
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	e000      	b.n	800f1c6 <xQueueGenericCreateStatic+0x8a>
 800f1c4:	2300      	movs	r3, #0
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d10b      	bne.n	800f1e2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800f1ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1ce:	f383 8811 	msr	BASEPRI, r3
 800f1d2:	f3bf 8f6f 	isb	sy
 800f1d6:	f3bf 8f4f 	dsb	sy
 800f1da:	61fb      	str	r3, [r7, #28]
}
 800f1dc:	bf00      	nop
 800f1de:	bf00      	nop
 800f1e0:	e7fd      	b.n	800f1de <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800f1e2:	2348      	movs	r3, #72	@ 0x48
 800f1e4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800f1e6:	697b      	ldr	r3, [r7, #20]
 800f1e8:	2b48      	cmp	r3, #72	@ 0x48
 800f1ea:	d00b      	beq.n	800f204 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800f1ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1f0:	f383 8811 	msr	BASEPRI, r3
 800f1f4:	f3bf 8f6f 	isb	sy
 800f1f8:	f3bf 8f4f 	dsb	sy
 800f1fc:	61bb      	str	r3, [r7, #24]
}
 800f1fe:	bf00      	nop
 800f200:	bf00      	nop
 800f202:	e7fd      	b.n	800f200 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800f204:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f206:	683b      	ldr	r3, [r7, #0]
 800f208:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800f20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d00d      	beq.n	800f22c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800f210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f212:	2201      	movs	r2, #1
 800f214:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f218:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800f21c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f21e:	9300      	str	r3, [sp, #0]
 800f220:	4613      	mov	r3, r2
 800f222:	687a      	ldr	r2, [r7, #4]
 800f224:	68b9      	ldr	r1, [r7, #8]
 800f226:	68f8      	ldr	r0, [r7, #12]
 800f228:	f000 f840 	bl	800f2ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f22c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800f22e:	4618      	mov	r0, r3
 800f230:	3730      	adds	r7, #48	@ 0x30
 800f232:	46bd      	mov	sp, r7
 800f234:	bd80      	pop	{r7, pc}

0800f236 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800f236:	b580      	push	{r7, lr}
 800f238:	b08a      	sub	sp, #40	@ 0x28
 800f23a:	af02      	add	r7, sp, #8
 800f23c:	60f8      	str	r0, [r7, #12]
 800f23e:	60b9      	str	r1, [r7, #8]
 800f240:	4613      	mov	r3, r2
 800f242:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	2b00      	cmp	r3, #0
 800f248:	d10b      	bne.n	800f262 <xQueueGenericCreate+0x2c>
	__asm volatile
 800f24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f24e:	f383 8811 	msr	BASEPRI, r3
 800f252:	f3bf 8f6f 	isb	sy
 800f256:	f3bf 8f4f 	dsb	sy
 800f25a:	613b      	str	r3, [r7, #16]
}
 800f25c:	bf00      	nop
 800f25e:	bf00      	nop
 800f260:	e7fd      	b.n	800f25e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	68ba      	ldr	r2, [r7, #8]
 800f266:	fb02 f303 	mul.w	r3, r2, r3
 800f26a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800f26c:	69fb      	ldr	r3, [r7, #28]
 800f26e:	3348      	adds	r3, #72	@ 0x48
 800f270:	4618      	mov	r0, r3
 800f272:	f002 f81b 	bl	80112ac <pvPortMalloc>
 800f276:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800f278:	69bb      	ldr	r3, [r7, #24]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d011      	beq.n	800f2a2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800f27e:	69bb      	ldr	r3, [r7, #24]
 800f280:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800f282:	697b      	ldr	r3, [r7, #20]
 800f284:	3348      	adds	r3, #72	@ 0x48
 800f286:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800f288:	69bb      	ldr	r3, [r7, #24]
 800f28a:	2200      	movs	r2, #0
 800f28c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800f290:	79fa      	ldrb	r2, [r7, #7]
 800f292:	69bb      	ldr	r3, [r7, #24]
 800f294:	9300      	str	r3, [sp, #0]
 800f296:	4613      	mov	r3, r2
 800f298:	697a      	ldr	r2, [r7, #20]
 800f29a:	68b9      	ldr	r1, [r7, #8]
 800f29c:	68f8      	ldr	r0, [r7, #12]
 800f29e:	f000 f805 	bl	800f2ac <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800f2a2:	69bb      	ldr	r3, [r7, #24]
	}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	3720      	adds	r7, #32
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	bd80      	pop	{r7, pc}

0800f2ac <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b084      	sub	sp, #16
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	60f8      	str	r0, [r7, #12]
 800f2b4:	60b9      	str	r1, [r7, #8]
 800f2b6:	607a      	str	r2, [r7, #4]
 800f2b8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d103      	bne.n	800f2c8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800f2c0:	69bb      	ldr	r3, [r7, #24]
 800f2c2:	69ba      	ldr	r2, [r7, #24]
 800f2c4:	601a      	str	r2, [r3, #0]
 800f2c6:	e002      	b.n	800f2ce <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800f2c8:	69bb      	ldr	r3, [r7, #24]
 800f2ca:	687a      	ldr	r2, [r7, #4]
 800f2cc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800f2ce:	69bb      	ldr	r3, [r7, #24]
 800f2d0:	68fa      	ldr	r2, [r7, #12]
 800f2d2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800f2d4:	69bb      	ldr	r3, [r7, #24]
 800f2d6:	68ba      	ldr	r2, [r7, #8]
 800f2d8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800f2da:	2101      	movs	r1, #1
 800f2dc:	69b8      	ldr	r0, [r7, #24]
 800f2de:	f7ff fec3 	bl	800f068 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800f2e2:	bf00      	nop
 800f2e4:	3710      	adds	r7, #16
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}
	...

0800f2ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b08e      	sub	sp, #56	@ 0x38
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	60f8      	str	r0, [r7, #12]
 800f2f4:	60b9      	str	r1, [r7, #8]
 800f2f6:	607a      	str	r2, [r7, #4]
 800f2f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f2fa:	2300      	movs	r3, #0
 800f2fc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f304:	2b00      	cmp	r3, #0
 800f306:	d10b      	bne.n	800f320 <xQueueGenericSend+0x34>
	__asm volatile
 800f308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f30c:	f383 8811 	msr	BASEPRI, r3
 800f310:	f3bf 8f6f 	isb	sy
 800f314:	f3bf 8f4f 	dsb	sy
 800f318:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f31a:	bf00      	nop
 800f31c:	bf00      	nop
 800f31e:	e7fd      	b.n	800f31c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	2b00      	cmp	r3, #0
 800f324:	d103      	bne.n	800f32e <xQueueGenericSend+0x42>
 800f326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d101      	bne.n	800f332 <xQueueGenericSend+0x46>
 800f32e:	2301      	movs	r3, #1
 800f330:	e000      	b.n	800f334 <xQueueGenericSend+0x48>
 800f332:	2300      	movs	r3, #0
 800f334:	2b00      	cmp	r3, #0
 800f336:	d10b      	bne.n	800f350 <xQueueGenericSend+0x64>
	__asm volatile
 800f338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f33c:	f383 8811 	msr	BASEPRI, r3
 800f340:	f3bf 8f6f 	isb	sy
 800f344:	f3bf 8f4f 	dsb	sy
 800f348:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f34a:	bf00      	nop
 800f34c:	bf00      	nop
 800f34e:	e7fd      	b.n	800f34c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	2b02      	cmp	r3, #2
 800f354:	d103      	bne.n	800f35e <xQueueGenericSend+0x72>
 800f356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f35a:	2b01      	cmp	r3, #1
 800f35c:	d101      	bne.n	800f362 <xQueueGenericSend+0x76>
 800f35e:	2301      	movs	r3, #1
 800f360:	e000      	b.n	800f364 <xQueueGenericSend+0x78>
 800f362:	2300      	movs	r3, #0
 800f364:	2b00      	cmp	r3, #0
 800f366:	d10b      	bne.n	800f380 <xQueueGenericSend+0x94>
	__asm volatile
 800f368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f36c:	f383 8811 	msr	BASEPRI, r3
 800f370:	f3bf 8f6f 	isb	sy
 800f374:	f3bf 8f4f 	dsb	sy
 800f378:	623b      	str	r3, [r7, #32]
}
 800f37a:	bf00      	nop
 800f37c:	bf00      	nop
 800f37e:	e7fd      	b.n	800f37c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f380:	f001 fb18 	bl	80109b4 <xTaskGetSchedulerState>
 800f384:	4603      	mov	r3, r0
 800f386:	2b00      	cmp	r3, #0
 800f388:	d102      	bne.n	800f390 <xQueueGenericSend+0xa4>
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d101      	bne.n	800f394 <xQueueGenericSend+0xa8>
 800f390:	2301      	movs	r3, #1
 800f392:	e000      	b.n	800f396 <xQueueGenericSend+0xaa>
 800f394:	2300      	movs	r3, #0
 800f396:	2b00      	cmp	r3, #0
 800f398:	d10b      	bne.n	800f3b2 <xQueueGenericSend+0xc6>
	__asm volatile
 800f39a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f39e:	f383 8811 	msr	BASEPRI, r3
 800f3a2:	f3bf 8f6f 	isb	sy
 800f3a6:	f3bf 8f4f 	dsb	sy
 800f3aa:	61fb      	str	r3, [r7, #28]
}
 800f3ac:	bf00      	nop
 800f3ae:	bf00      	nop
 800f3b0:	e7fd      	b.n	800f3ae <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f3b2:	f001 fe59 	bl	8011068 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f3b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f3ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d302      	bcc.n	800f3c8 <xQueueGenericSend+0xdc>
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	2b02      	cmp	r3, #2
 800f3c6:	d129      	bne.n	800f41c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f3c8:	683a      	ldr	r2, [r7, #0]
 800f3ca:	68b9      	ldr	r1, [r7, #8]
 800f3cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f3ce:	f000 fbcf 	bl	800fb70 <prvCopyDataToQueue>
 800f3d2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f3d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d010      	beq.n	800f3fe <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f3dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3de:	3324      	adds	r3, #36	@ 0x24
 800f3e0:	4618      	mov	r0, r3
 800f3e2:	f001 f927 	bl	8010634 <xTaskRemoveFromEventList>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d013      	beq.n	800f414 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f3ec:	4b3f      	ldr	r3, [pc, #252]	@ (800f4ec <xQueueGenericSend+0x200>)
 800f3ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3f2:	601a      	str	r2, [r3, #0]
 800f3f4:	f3bf 8f4f 	dsb	sy
 800f3f8:	f3bf 8f6f 	isb	sy
 800f3fc:	e00a      	b.n	800f414 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f3fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f400:	2b00      	cmp	r3, #0
 800f402:	d007      	beq.n	800f414 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f404:	4b39      	ldr	r3, [pc, #228]	@ (800f4ec <xQueueGenericSend+0x200>)
 800f406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f40a:	601a      	str	r2, [r3, #0]
 800f40c:	f3bf 8f4f 	dsb	sy
 800f410:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f414:	f001 fe5a 	bl	80110cc <vPortExitCritical>
				return pdPASS;
 800f418:	2301      	movs	r3, #1
 800f41a:	e063      	b.n	800f4e4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d103      	bne.n	800f42a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f422:	f001 fe53 	bl	80110cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f426:	2300      	movs	r3, #0
 800f428:	e05c      	b.n	800f4e4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f42a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d106      	bne.n	800f43e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f430:	f107 0314 	add.w	r3, r7, #20
 800f434:	4618      	mov	r0, r3
 800f436:	f001 f961 	bl	80106fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f43a:	2301      	movs	r3, #1
 800f43c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f43e:	f001 fe45 	bl	80110cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f442:	f000 feff 	bl	8010244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f446:	f001 fe0f 	bl	8011068 <vPortEnterCritical>
 800f44a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f44c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f450:	b25b      	sxtb	r3, r3
 800f452:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f456:	d103      	bne.n	800f460 <xQueueGenericSend+0x174>
 800f458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f45a:	2200      	movs	r2, #0
 800f45c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f462:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f466:	b25b      	sxtb	r3, r3
 800f468:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f46c:	d103      	bne.n	800f476 <xQueueGenericSend+0x18a>
 800f46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f470:	2200      	movs	r2, #0
 800f472:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f476:	f001 fe29 	bl	80110cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f47a:	1d3a      	adds	r2, r7, #4
 800f47c:	f107 0314 	add.w	r3, r7, #20
 800f480:	4611      	mov	r1, r2
 800f482:	4618      	mov	r0, r3
 800f484:	f001 f950 	bl	8010728 <xTaskCheckForTimeOut>
 800f488:	4603      	mov	r3, r0
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d124      	bne.n	800f4d8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f48e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f490:	f000 fc66 	bl	800fd60 <prvIsQueueFull>
 800f494:	4603      	mov	r3, r0
 800f496:	2b00      	cmp	r3, #0
 800f498:	d018      	beq.n	800f4cc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f49c:	3310      	adds	r3, #16
 800f49e:	687a      	ldr	r2, [r7, #4]
 800f4a0:	4611      	mov	r1, r2
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	f001 f8a0 	bl	80105e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f4a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4aa:	f000 fbf1 	bl	800fc90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f4ae:	f000 fed7 	bl	8010260 <xTaskResumeAll>
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	f47f af7c 	bne.w	800f3b2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f4ba:	4b0c      	ldr	r3, [pc, #48]	@ (800f4ec <xQueueGenericSend+0x200>)
 800f4bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4c0:	601a      	str	r2, [r3, #0]
 800f4c2:	f3bf 8f4f 	dsb	sy
 800f4c6:	f3bf 8f6f 	isb	sy
 800f4ca:	e772      	b.n	800f3b2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f4cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4ce:	f000 fbdf 	bl	800fc90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f4d2:	f000 fec5 	bl	8010260 <xTaskResumeAll>
 800f4d6:	e76c      	b.n	800f3b2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f4d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4da:	f000 fbd9 	bl	800fc90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f4de:	f000 febf 	bl	8010260 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f4e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	3738      	adds	r7, #56	@ 0x38
 800f4e8:	46bd      	mov	sp, r7
 800f4ea:	bd80      	pop	{r7, pc}
 800f4ec:	e000ed04 	.word	0xe000ed04

0800f4f0 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b08e      	sub	sp, #56	@ 0x38
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
 800f4f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f500:	2b00      	cmp	r3, #0
 800f502:	d10b      	bne.n	800f51c <xQueueGiveFromISR+0x2c>
	__asm volatile
 800f504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f508:	f383 8811 	msr	BASEPRI, r3
 800f50c:	f3bf 8f6f 	isb	sy
 800f510:	f3bf 8f4f 	dsb	sy
 800f514:	623b      	str	r3, [r7, #32]
}
 800f516:	bf00      	nop
 800f518:	bf00      	nop
 800f51a:	e7fd      	b.n	800f518 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f51e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f520:	2b00      	cmp	r3, #0
 800f522:	d00b      	beq.n	800f53c <xQueueGiveFromISR+0x4c>
	__asm volatile
 800f524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f528:	f383 8811 	msr	BASEPRI, r3
 800f52c:	f3bf 8f6f 	isb	sy
 800f530:	f3bf 8f4f 	dsb	sy
 800f534:	61fb      	str	r3, [r7, #28]
}
 800f536:	bf00      	nop
 800f538:	bf00      	nop
 800f53a:	e7fd      	b.n	800f538 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f53c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	2b00      	cmp	r3, #0
 800f542:	d103      	bne.n	800f54c <xQueueGiveFromISR+0x5c>
 800f544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f546:	689b      	ldr	r3, [r3, #8]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d101      	bne.n	800f550 <xQueueGiveFromISR+0x60>
 800f54c:	2301      	movs	r3, #1
 800f54e:	e000      	b.n	800f552 <xQueueGiveFromISR+0x62>
 800f550:	2300      	movs	r3, #0
 800f552:	2b00      	cmp	r3, #0
 800f554:	d10b      	bne.n	800f56e <xQueueGiveFromISR+0x7e>
	__asm volatile
 800f556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f55a:	f383 8811 	msr	BASEPRI, r3
 800f55e:	f3bf 8f6f 	isb	sy
 800f562:	f3bf 8f4f 	dsb	sy
 800f566:	61bb      	str	r3, [r7, #24]
}
 800f568:	bf00      	nop
 800f56a:	bf00      	nop
 800f56c:	e7fd      	b.n	800f56a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f56e:	f001 fe5b 	bl	8011228 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f572:	f3ef 8211 	mrs	r2, BASEPRI
 800f576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f57a:	f383 8811 	msr	BASEPRI, r3
 800f57e:	f3bf 8f6f 	isb	sy
 800f582:	f3bf 8f4f 	dsb	sy
 800f586:	617a      	str	r2, [r7, #20]
 800f588:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f58a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f58c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f592:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f598:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f59a:	429a      	cmp	r2, r3
 800f59c:	d22b      	bcs.n	800f5f6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f5a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f5a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5aa:	1c5a      	adds	r2, r3, #1
 800f5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ae:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f5b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f5b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5b8:	d112      	bne.n	800f5e0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d016      	beq.n	800f5f0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5c4:	3324      	adds	r3, #36	@ 0x24
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	f001 f834 	bl	8010634 <xTaskRemoveFromEventList>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d00e      	beq.n	800f5f0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f5d2:	683b      	ldr	r3, [r7, #0]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d00b      	beq.n	800f5f0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	2201      	movs	r2, #1
 800f5dc:	601a      	str	r2, [r3, #0]
 800f5de:	e007      	b.n	800f5f0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f5e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f5e4:	3301      	adds	r3, #1
 800f5e6:	b2db      	uxtb	r3, r3
 800f5e8:	b25a      	sxtb	r2, r3
 800f5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5f4:	e001      	b.n	800f5fa <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f5f6:	2300      	movs	r3, #0
 800f5f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800f5fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5fc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f604:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f608:	4618      	mov	r0, r3
 800f60a:	3738      	adds	r7, #56	@ 0x38
 800f60c:	46bd      	mov	sp, r7
 800f60e:	bd80      	pop	{r7, pc}

0800f610 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f610:	b580      	push	{r7, lr}
 800f612:	b08c      	sub	sp, #48	@ 0x30
 800f614:	af00      	add	r7, sp, #0
 800f616:	60f8      	str	r0, [r7, #12]
 800f618:	60b9      	str	r1, [r7, #8]
 800f61a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f61c:	2300      	movs	r3, #0
 800f61e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f626:	2b00      	cmp	r3, #0
 800f628:	d10b      	bne.n	800f642 <xQueueReceive+0x32>
	__asm volatile
 800f62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f62e:	f383 8811 	msr	BASEPRI, r3
 800f632:	f3bf 8f6f 	isb	sy
 800f636:	f3bf 8f4f 	dsb	sy
 800f63a:	623b      	str	r3, [r7, #32]
}
 800f63c:	bf00      	nop
 800f63e:	bf00      	nop
 800f640:	e7fd      	b.n	800f63e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f642:	68bb      	ldr	r3, [r7, #8]
 800f644:	2b00      	cmp	r3, #0
 800f646:	d103      	bne.n	800f650 <xQueueReceive+0x40>
 800f648:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f64a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	d101      	bne.n	800f654 <xQueueReceive+0x44>
 800f650:	2301      	movs	r3, #1
 800f652:	e000      	b.n	800f656 <xQueueReceive+0x46>
 800f654:	2300      	movs	r3, #0
 800f656:	2b00      	cmp	r3, #0
 800f658:	d10b      	bne.n	800f672 <xQueueReceive+0x62>
	__asm volatile
 800f65a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f65e:	f383 8811 	msr	BASEPRI, r3
 800f662:	f3bf 8f6f 	isb	sy
 800f666:	f3bf 8f4f 	dsb	sy
 800f66a:	61fb      	str	r3, [r7, #28]
}
 800f66c:	bf00      	nop
 800f66e:	bf00      	nop
 800f670:	e7fd      	b.n	800f66e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f672:	f001 f99f 	bl	80109b4 <xTaskGetSchedulerState>
 800f676:	4603      	mov	r3, r0
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d102      	bne.n	800f682 <xQueueReceive+0x72>
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d101      	bne.n	800f686 <xQueueReceive+0x76>
 800f682:	2301      	movs	r3, #1
 800f684:	e000      	b.n	800f688 <xQueueReceive+0x78>
 800f686:	2300      	movs	r3, #0
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d10b      	bne.n	800f6a4 <xQueueReceive+0x94>
	__asm volatile
 800f68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f690:	f383 8811 	msr	BASEPRI, r3
 800f694:	f3bf 8f6f 	isb	sy
 800f698:	f3bf 8f4f 	dsb	sy
 800f69c:	61bb      	str	r3, [r7, #24]
}
 800f69e:	bf00      	nop
 800f6a0:	bf00      	nop
 800f6a2:	e7fd      	b.n	800f6a0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f6a4:	f001 fce0 	bl	8011068 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f6a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6ac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d01f      	beq.n	800f6f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f6b4:	68b9      	ldr	r1, [r7, #8]
 800f6b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f6b8:	f000 fac4 	bl	800fc44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f6bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6be:	1e5a      	subs	r2, r3, #1
 800f6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6c2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f6c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6c6:	691b      	ldr	r3, [r3, #16]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d00f      	beq.n	800f6ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f6cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6ce:	3310      	adds	r3, #16
 800f6d0:	4618      	mov	r0, r3
 800f6d2:	f000 ffaf 	bl	8010634 <xTaskRemoveFromEventList>
 800f6d6:	4603      	mov	r3, r0
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d007      	beq.n	800f6ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f6dc:	4b3c      	ldr	r3, [pc, #240]	@ (800f7d0 <xQueueReceive+0x1c0>)
 800f6de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6e2:	601a      	str	r2, [r3, #0]
 800f6e4:	f3bf 8f4f 	dsb	sy
 800f6e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f6ec:	f001 fcee 	bl	80110cc <vPortExitCritical>
				return pdPASS;
 800f6f0:	2301      	movs	r3, #1
 800f6f2:	e069      	b.n	800f7c8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d103      	bne.n	800f702 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f6fa:	f001 fce7 	bl	80110cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f6fe:	2300      	movs	r3, #0
 800f700:	e062      	b.n	800f7c8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f704:	2b00      	cmp	r3, #0
 800f706:	d106      	bne.n	800f716 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f708:	f107 0310 	add.w	r3, r7, #16
 800f70c:	4618      	mov	r0, r3
 800f70e:	f000 fff5 	bl	80106fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f712:	2301      	movs	r3, #1
 800f714:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f716:	f001 fcd9 	bl	80110cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f71a:	f000 fd93 	bl	8010244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f71e:	f001 fca3 	bl	8011068 <vPortEnterCritical>
 800f722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f724:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f728:	b25b      	sxtb	r3, r3
 800f72a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f72e:	d103      	bne.n	800f738 <xQueueReceive+0x128>
 800f730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f732:	2200      	movs	r2, #0
 800f734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f73a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f73e:	b25b      	sxtb	r3, r3
 800f740:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f744:	d103      	bne.n	800f74e <xQueueReceive+0x13e>
 800f746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f748:	2200      	movs	r2, #0
 800f74a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f74e:	f001 fcbd 	bl	80110cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f752:	1d3a      	adds	r2, r7, #4
 800f754:	f107 0310 	add.w	r3, r7, #16
 800f758:	4611      	mov	r1, r2
 800f75a:	4618      	mov	r0, r3
 800f75c:	f000 ffe4 	bl	8010728 <xTaskCheckForTimeOut>
 800f760:	4603      	mov	r3, r0
 800f762:	2b00      	cmp	r3, #0
 800f764:	d123      	bne.n	800f7ae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f766:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f768:	f000 fae4 	bl	800fd34 <prvIsQueueEmpty>
 800f76c:	4603      	mov	r3, r0
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d017      	beq.n	800f7a2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f774:	3324      	adds	r3, #36	@ 0x24
 800f776:	687a      	ldr	r2, [r7, #4]
 800f778:	4611      	mov	r1, r2
 800f77a:	4618      	mov	r0, r3
 800f77c:	f000 ff34 	bl	80105e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f782:	f000 fa85 	bl	800fc90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f786:	f000 fd6b 	bl	8010260 <xTaskResumeAll>
 800f78a:	4603      	mov	r3, r0
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d189      	bne.n	800f6a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f790:	4b0f      	ldr	r3, [pc, #60]	@ (800f7d0 <xQueueReceive+0x1c0>)
 800f792:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f796:	601a      	str	r2, [r3, #0]
 800f798:	f3bf 8f4f 	dsb	sy
 800f79c:	f3bf 8f6f 	isb	sy
 800f7a0:	e780      	b.n	800f6a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f7a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f7a4:	f000 fa74 	bl	800fc90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f7a8:	f000 fd5a 	bl	8010260 <xTaskResumeAll>
 800f7ac:	e77a      	b.n	800f6a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f7ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f7b0:	f000 fa6e 	bl	800fc90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f7b4:	f000 fd54 	bl	8010260 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f7b8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f7ba:	f000 fabb 	bl	800fd34 <prvIsQueueEmpty>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	f43f af6f 	beq.w	800f6a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f7c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f7c8:	4618      	mov	r0, r3
 800f7ca:	3730      	adds	r7, #48	@ 0x30
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}
 800f7d0:	e000ed04 	.word	0xe000ed04

0800f7d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b08e      	sub	sp, #56	@ 0x38
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
 800f7dc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f7ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d10b      	bne.n	800f808 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800f7f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7f4:	f383 8811 	msr	BASEPRI, r3
 800f7f8:	f3bf 8f6f 	isb	sy
 800f7fc:	f3bf 8f4f 	dsb	sy
 800f800:	623b      	str	r3, [r7, #32]
}
 800f802:	bf00      	nop
 800f804:	bf00      	nop
 800f806:	e7fd      	b.n	800f804 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f80a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d00b      	beq.n	800f828 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800f810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f814:	f383 8811 	msr	BASEPRI, r3
 800f818:	f3bf 8f6f 	isb	sy
 800f81c:	f3bf 8f4f 	dsb	sy
 800f820:	61fb      	str	r3, [r7, #28]
}
 800f822:	bf00      	nop
 800f824:	bf00      	nop
 800f826:	e7fd      	b.n	800f824 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f828:	f001 f8c4 	bl	80109b4 <xTaskGetSchedulerState>
 800f82c:	4603      	mov	r3, r0
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d102      	bne.n	800f838 <xQueueSemaphoreTake+0x64>
 800f832:	683b      	ldr	r3, [r7, #0]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d101      	bne.n	800f83c <xQueueSemaphoreTake+0x68>
 800f838:	2301      	movs	r3, #1
 800f83a:	e000      	b.n	800f83e <xQueueSemaphoreTake+0x6a>
 800f83c:	2300      	movs	r3, #0
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d10b      	bne.n	800f85a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f842:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f846:	f383 8811 	msr	BASEPRI, r3
 800f84a:	f3bf 8f6f 	isb	sy
 800f84e:	f3bf 8f4f 	dsb	sy
 800f852:	61bb      	str	r3, [r7, #24]
}
 800f854:	bf00      	nop
 800f856:	bf00      	nop
 800f858:	e7fd      	b.n	800f856 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f85a:	f001 fc05 	bl	8011068 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f862:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f866:	2b00      	cmp	r3, #0
 800f868:	d024      	beq.n	800f8b4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f86a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f86c:	1e5a      	subs	r2, r3, #1
 800f86e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f870:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d104      	bne.n	800f884 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f87a:	f001 fa47 	bl	8010d0c <pvTaskIncrementMutexHeldCount>
 800f87e:	4602      	mov	r2, r0
 800f880:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f882:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f886:	691b      	ldr	r3, [r3, #16]
 800f888:	2b00      	cmp	r3, #0
 800f88a:	d00f      	beq.n	800f8ac <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f88e:	3310      	adds	r3, #16
 800f890:	4618      	mov	r0, r3
 800f892:	f000 fecf 	bl	8010634 <xTaskRemoveFromEventList>
 800f896:	4603      	mov	r3, r0
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d007      	beq.n	800f8ac <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f89c:	4b54      	ldr	r3, [pc, #336]	@ (800f9f0 <xQueueSemaphoreTake+0x21c>)
 800f89e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8a2:	601a      	str	r2, [r3, #0]
 800f8a4:	f3bf 8f4f 	dsb	sy
 800f8a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f8ac:	f001 fc0e 	bl	80110cc <vPortExitCritical>
				return pdPASS;
 800f8b0:	2301      	movs	r3, #1
 800f8b2:	e098      	b.n	800f9e6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d112      	bne.n	800f8e0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f8ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	d00b      	beq.n	800f8d8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f8c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8c4:	f383 8811 	msr	BASEPRI, r3
 800f8c8:	f3bf 8f6f 	isb	sy
 800f8cc:	f3bf 8f4f 	dsb	sy
 800f8d0:	617b      	str	r3, [r7, #20]
}
 800f8d2:	bf00      	nop
 800f8d4:	bf00      	nop
 800f8d6:	e7fd      	b.n	800f8d4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f8d8:	f001 fbf8 	bl	80110cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f8dc:	2300      	movs	r3, #0
 800f8de:	e082      	b.n	800f9e6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f8e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d106      	bne.n	800f8f4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f8e6:	f107 030c 	add.w	r3, r7, #12
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	f000 ff06 	bl	80106fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f8f0:	2301      	movs	r3, #1
 800f8f2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f8f4:	f001 fbea 	bl	80110cc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f8f8:	f000 fca4 	bl	8010244 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f8fc:	f001 fbb4 	bl	8011068 <vPortEnterCritical>
 800f900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f902:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f906:	b25b      	sxtb	r3, r3
 800f908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f90c:	d103      	bne.n	800f916 <xQueueSemaphoreTake+0x142>
 800f90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f910:	2200      	movs	r2, #0
 800f912:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f918:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f91c:	b25b      	sxtb	r3, r3
 800f91e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f922:	d103      	bne.n	800f92c <xQueueSemaphoreTake+0x158>
 800f924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f926:	2200      	movs	r2, #0
 800f928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f92c:	f001 fbce 	bl	80110cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f930:	463a      	mov	r2, r7
 800f932:	f107 030c 	add.w	r3, r7, #12
 800f936:	4611      	mov	r1, r2
 800f938:	4618      	mov	r0, r3
 800f93a:	f000 fef5 	bl	8010728 <xTaskCheckForTimeOut>
 800f93e:	4603      	mov	r3, r0
 800f940:	2b00      	cmp	r3, #0
 800f942:	d132      	bne.n	800f9aa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f944:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f946:	f000 f9f5 	bl	800fd34 <prvIsQueueEmpty>
 800f94a:	4603      	mov	r3, r0
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	d026      	beq.n	800f99e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d109      	bne.n	800f96c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f958:	f001 fb86 	bl	8011068 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f95c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f95e:	689b      	ldr	r3, [r3, #8]
 800f960:	4618      	mov	r0, r3
 800f962:	f001 f845 	bl	80109f0 <xTaskPriorityInherit>
 800f966:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f968:	f001 fbb0 	bl	80110cc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f96e:	3324      	adds	r3, #36	@ 0x24
 800f970:	683a      	ldr	r2, [r7, #0]
 800f972:	4611      	mov	r1, r2
 800f974:	4618      	mov	r0, r3
 800f976:	f000 fe37 	bl	80105e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f97a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f97c:	f000 f988 	bl	800fc90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f980:	f000 fc6e 	bl	8010260 <xTaskResumeAll>
 800f984:	4603      	mov	r3, r0
 800f986:	2b00      	cmp	r3, #0
 800f988:	f47f af67 	bne.w	800f85a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f98c:	4b18      	ldr	r3, [pc, #96]	@ (800f9f0 <xQueueSemaphoreTake+0x21c>)
 800f98e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f992:	601a      	str	r2, [r3, #0]
 800f994:	f3bf 8f4f 	dsb	sy
 800f998:	f3bf 8f6f 	isb	sy
 800f99c:	e75d      	b.n	800f85a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f99e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9a0:	f000 f976 	bl	800fc90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f9a4:	f000 fc5c 	bl	8010260 <xTaskResumeAll>
 800f9a8:	e757      	b.n	800f85a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f9aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9ac:	f000 f970 	bl	800fc90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f9b0:	f000 fc56 	bl	8010260 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f9b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9b6:	f000 f9bd 	bl	800fd34 <prvIsQueueEmpty>
 800f9ba:	4603      	mov	r3, r0
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	f43f af4c 	beq.w	800f85a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d00d      	beq.n	800f9e4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f9c8:	f001 fb4e 	bl	8011068 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f9cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f9ce:	f000 f8b7 	bl	800fb40 <prvGetDisinheritPriorityAfterTimeout>
 800f9d2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f9d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9d6:	689b      	ldr	r3, [r3, #8]
 800f9d8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f001 f906 	bl	8010bec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f9e0:	f001 fb74 	bl	80110cc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f9e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f9e6:	4618      	mov	r0, r3
 800f9e8:	3738      	adds	r7, #56	@ 0x38
 800f9ea:	46bd      	mov	sp, r7
 800f9ec:	bd80      	pop	{r7, pc}
 800f9ee:	bf00      	nop
 800f9f0:	e000ed04 	.word	0xe000ed04

0800f9f4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b08e      	sub	sp, #56	@ 0x38
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	60f8      	str	r0, [r7, #12]
 800f9fc:	60b9      	str	r1, [r7, #8]
 800f9fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fa00:	68fb      	ldr	r3, [r7, #12]
 800fa02:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fa04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d10b      	bne.n	800fa22 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800fa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa0e:	f383 8811 	msr	BASEPRI, r3
 800fa12:	f3bf 8f6f 	isb	sy
 800fa16:	f3bf 8f4f 	dsb	sy
 800fa1a:	623b      	str	r3, [r7, #32]
}
 800fa1c:	bf00      	nop
 800fa1e:	bf00      	nop
 800fa20:	e7fd      	b.n	800fa1e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d103      	bne.n	800fa30 <xQueueReceiveFromISR+0x3c>
 800fa28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d101      	bne.n	800fa34 <xQueueReceiveFromISR+0x40>
 800fa30:	2301      	movs	r3, #1
 800fa32:	e000      	b.n	800fa36 <xQueueReceiveFromISR+0x42>
 800fa34:	2300      	movs	r3, #0
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d10b      	bne.n	800fa52 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800fa3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa3e:	f383 8811 	msr	BASEPRI, r3
 800fa42:	f3bf 8f6f 	isb	sy
 800fa46:	f3bf 8f4f 	dsb	sy
 800fa4a:	61fb      	str	r3, [r7, #28]
}
 800fa4c:	bf00      	nop
 800fa4e:	bf00      	nop
 800fa50:	e7fd      	b.n	800fa4e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800fa52:	f001 fbe9 	bl	8011228 <vPortValidateInterruptPriority>
	__asm volatile
 800fa56:	f3ef 8211 	mrs	r2, BASEPRI
 800fa5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fa5e:	f383 8811 	msr	BASEPRI, r3
 800fa62:	f3bf 8f6f 	isb	sy
 800fa66:	f3bf 8f4f 	dsb	sy
 800fa6a:	61ba      	str	r2, [r7, #24]
 800fa6c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800fa6e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800fa70:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fa72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa76:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d02f      	beq.n	800fade <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800fa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa80:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fa84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800fa88:	68b9      	ldr	r1, [r7, #8]
 800fa8a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fa8c:	f000 f8da 	bl	800fc44 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800fa90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa92:	1e5a      	subs	r2, r3, #1
 800fa94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa96:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800fa98:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800fa9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800faa0:	d112      	bne.n	800fac8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800faa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faa4:	691b      	ldr	r3, [r3, #16]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d016      	beq.n	800fad8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800faaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faac:	3310      	adds	r3, #16
 800faae:	4618      	mov	r0, r3
 800fab0:	f000 fdc0 	bl	8010634 <xTaskRemoveFromEventList>
 800fab4:	4603      	mov	r3, r0
 800fab6:	2b00      	cmp	r3, #0
 800fab8:	d00e      	beq.n	800fad8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d00b      	beq.n	800fad8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	2201      	movs	r2, #1
 800fac4:	601a      	str	r2, [r3, #0]
 800fac6:	e007      	b.n	800fad8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800fac8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800facc:	3301      	adds	r3, #1
 800face:	b2db      	uxtb	r3, r3
 800fad0:	b25a      	sxtb	r2, r3
 800fad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800fad8:	2301      	movs	r3, #1
 800fada:	637b      	str	r3, [r7, #52]	@ 0x34
 800fadc:	e001      	b.n	800fae2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800fade:	2300      	movs	r3, #0
 800fae0:	637b      	str	r3, [r7, #52]	@ 0x34
 800fae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fae4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800fae6:	693b      	ldr	r3, [r7, #16]
 800fae8:	f383 8811 	msr	BASEPRI, r3
}
 800faec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800faee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800faf0:	4618      	mov	r0, r3
 800faf2:	3738      	adds	r7, #56	@ 0x38
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}

0800faf8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800faf8:	b580      	push	{r7, lr}
 800fafa:	b084      	sub	sp, #16
 800fafc:	af00      	add	r7, sp, #0
 800fafe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	d10b      	bne.n	800fb22 <vQueueDelete+0x2a>
	__asm volatile
 800fb0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb0e:	f383 8811 	msr	BASEPRI, r3
 800fb12:	f3bf 8f6f 	isb	sy
 800fb16:	f3bf 8f4f 	dsb	sy
 800fb1a:	60bb      	str	r3, [r7, #8]
}
 800fb1c:	bf00      	nop
 800fb1e:	bf00      	nop
 800fb20:	e7fd      	b.n	800fb1e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800fb22:	68f8      	ldr	r0, [r7, #12]
 800fb24:	f000 f934 	bl	800fd90 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	d102      	bne.n	800fb38 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800fb32:	68f8      	ldr	r0, [r7, #12]
 800fb34:	f001 fc88 	bl	8011448 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800fb38:	bf00      	nop
 800fb3a:	3710      	adds	r7, #16
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	bd80      	pop	{r7, pc}

0800fb40 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800fb40:	b480      	push	{r7}
 800fb42:	b085      	sub	sp, #20
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d006      	beq.n	800fb5e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	f1c3 0307 	rsb	r3, r3, #7
 800fb5a:	60fb      	str	r3, [r7, #12]
 800fb5c:	e001      	b.n	800fb62 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800fb62:	68fb      	ldr	r3, [r7, #12]
	}
 800fb64:	4618      	mov	r0, r3
 800fb66:	3714      	adds	r7, #20
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6e:	4770      	bx	lr

0800fb70 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b086      	sub	sp, #24
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	60f8      	str	r0, [r7, #12]
 800fb78:	60b9      	str	r1, [r7, #8]
 800fb7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fb84:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d10d      	bne.n	800fbaa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d14d      	bne.n	800fc32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	689b      	ldr	r3, [r3, #8]
 800fb9a:	4618      	mov	r0, r3
 800fb9c:	f000 ff9e 	bl	8010adc <xTaskPriorityDisinherit>
 800fba0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	2200      	movs	r2, #0
 800fba6:	609a      	str	r2, [r3, #8]
 800fba8:	e043      	b.n	800fc32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d119      	bne.n	800fbe4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	6858      	ldr	r0, [r3, #4]
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbb8:	461a      	mov	r2, r3
 800fbba:	68b9      	ldr	r1, [r7, #8]
 800fbbc:	f003 fc6f 	bl	801349e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	685a      	ldr	r2, [r3, #4]
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbc8:	441a      	add	r2, r3
 800fbca:	68fb      	ldr	r3, [r7, #12]
 800fbcc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	685a      	ldr	r2, [r3, #4]
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	689b      	ldr	r3, [r3, #8]
 800fbd6:	429a      	cmp	r2, r3
 800fbd8:	d32b      	bcc.n	800fc32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	681a      	ldr	r2, [r3, #0]
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	605a      	str	r2, [r3, #4]
 800fbe2:	e026      	b.n	800fc32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	68d8      	ldr	r0, [r3, #12]
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbec:	461a      	mov	r2, r3
 800fbee:	68b9      	ldr	r1, [r7, #8]
 800fbf0:	f003 fc55 	bl	801349e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fbf4:	68fb      	ldr	r3, [r7, #12]
 800fbf6:	68da      	ldr	r2, [r3, #12]
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbfc:	425b      	negs	r3, r3
 800fbfe:	441a      	add	r2, r3
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	68da      	ldr	r2, [r3, #12]
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	429a      	cmp	r2, r3
 800fc0e:	d207      	bcs.n	800fc20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	689a      	ldr	r2, [r3, #8]
 800fc14:	68fb      	ldr	r3, [r7, #12]
 800fc16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc18:	425b      	negs	r3, r3
 800fc1a:	441a      	add	r2, r3
 800fc1c:	68fb      	ldr	r3, [r7, #12]
 800fc1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	2b02      	cmp	r3, #2
 800fc24:	d105      	bne.n	800fc32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fc26:	693b      	ldr	r3, [r7, #16]
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	d002      	beq.n	800fc32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fc2c:	693b      	ldr	r3, [r7, #16]
 800fc2e:	3b01      	subs	r3, #1
 800fc30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fc32:	693b      	ldr	r3, [r7, #16]
 800fc34:	1c5a      	adds	r2, r3, #1
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800fc3a:	697b      	ldr	r3, [r7, #20]
}
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	3718      	adds	r7, #24
 800fc40:	46bd      	mov	sp, r7
 800fc42:	bd80      	pop	{r7, pc}

0800fc44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
 800fc4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d018      	beq.n	800fc88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	68da      	ldr	r2, [r3, #12]
 800fc5a:	687b      	ldr	r3, [r7, #4]
 800fc5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc5e:	441a      	add	r2, r3
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	68da      	ldr	r2, [r3, #12]
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	689b      	ldr	r3, [r3, #8]
 800fc6c:	429a      	cmp	r2, r3
 800fc6e:	d303      	bcc.n	800fc78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681a      	ldr	r2, [r3, #0]
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	68d9      	ldr	r1, [r3, #12]
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc80:	461a      	mov	r2, r3
 800fc82:	6838      	ldr	r0, [r7, #0]
 800fc84:	f003 fc0b 	bl	801349e <memcpy>
	}
}
 800fc88:	bf00      	nop
 800fc8a:	3708      	adds	r7, #8
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}

0800fc90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800fc90:	b580      	push	{r7, lr}
 800fc92:	b084      	sub	sp, #16
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fc98:	f001 f9e6 	bl	8011068 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fca2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fca4:	e011      	b.n	800fcca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d012      	beq.n	800fcd4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	3324      	adds	r3, #36	@ 0x24
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f000 fcbe 	bl	8010634 <xTaskRemoveFromEventList>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d001      	beq.n	800fcc2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fcbe:	f000 fd97 	bl	80107f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fcc2:	7bfb      	ldrb	r3, [r7, #15]
 800fcc4:	3b01      	subs	r3, #1
 800fcc6:	b2db      	uxtb	r3, r3
 800fcc8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fcca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	dce9      	bgt.n	800fca6 <prvUnlockQueue+0x16>
 800fcd2:	e000      	b.n	800fcd6 <prvUnlockQueue+0x46>
					break;
 800fcd4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	22ff      	movs	r2, #255	@ 0xff
 800fcda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fcde:	f001 f9f5 	bl	80110cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fce2:	f001 f9c1 	bl	8011068 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fcec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fcee:	e011      	b.n	800fd14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	691b      	ldr	r3, [r3, #16]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d012      	beq.n	800fd1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	3310      	adds	r3, #16
 800fcfc:	4618      	mov	r0, r3
 800fcfe:	f000 fc99 	bl	8010634 <xTaskRemoveFromEventList>
 800fd02:	4603      	mov	r3, r0
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d001      	beq.n	800fd0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fd08:	f000 fd72 	bl	80107f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fd0c:	7bbb      	ldrb	r3, [r7, #14]
 800fd0e:	3b01      	subs	r3, #1
 800fd10:	b2db      	uxtb	r3, r3
 800fd12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fd14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	dce9      	bgt.n	800fcf0 <prvUnlockQueue+0x60>
 800fd1c:	e000      	b.n	800fd20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fd1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	22ff      	movs	r2, #255	@ 0xff
 800fd24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800fd28:	f001 f9d0 	bl	80110cc <vPortExitCritical>
}
 800fd2c:	bf00      	nop
 800fd2e:	3710      	adds	r7, #16
 800fd30:	46bd      	mov	sp, r7
 800fd32:	bd80      	pop	{r7, pc}

0800fd34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b084      	sub	sp, #16
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fd3c:	f001 f994 	bl	8011068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d102      	bne.n	800fd4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fd48:	2301      	movs	r3, #1
 800fd4a:	60fb      	str	r3, [r7, #12]
 800fd4c:	e001      	b.n	800fd52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fd4e:	2300      	movs	r3, #0
 800fd50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fd52:	f001 f9bb 	bl	80110cc <vPortExitCritical>

	return xReturn;
 800fd56:	68fb      	ldr	r3, [r7, #12]
}
 800fd58:	4618      	mov	r0, r3
 800fd5a:	3710      	adds	r7, #16
 800fd5c:	46bd      	mov	sp, r7
 800fd5e:	bd80      	pop	{r7, pc}

0800fd60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b084      	sub	sp, #16
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fd68:	f001 f97e 	bl	8011068 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd74:	429a      	cmp	r2, r3
 800fd76:	d102      	bne.n	800fd7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fd78:	2301      	movs	r3, #1
 800fd7a:	60fb      	str	r3, [r7, #12]
 800fd7c:	e001      	b.n	800fd82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fd7e:	2300      	movs	r3, #0
 800fd80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fd82:	f001 f9a3 	bl	80110cc <vPortExitCritical>

	return xReturn;
 800fd86:	68fb      	ldr	r3, [r7, #12]
}
 800fd88:	4618      	mov	r0, r3
 800fd8a:	3710      	adds	r7, #16
 800fd8c:	46bd      	mov	sp, r7
 800fd8e:	bd80      	pop	{r7, pc}

0800fd90 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800fd90:	b480      	push	{r7}
 800fd92:	b085      	sub	sp, #20
 800fd94:	af00      	add	r7, sp, #0
 800fd96:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fd98:	2300      	movs	r3, #0
 800fd9a:	60fb      	str	r3, [r7, #12]
 800fd9c:	e016      	b.n	800fdcc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800fd9e:	4a10      	ldr	r2, [pc, #64]	@ (800fde0 <vQueueUnregisterQueue+0x50>)
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	00db      	lsls	r3, r3, #3
 800fda4:	4413      	add	r3, r2
 800fda6:	685b      	ldr	r3, [r3, #4]
 800fda8:	687a      	ldr	r2, [r7, #4]
 800fdaa:	429a      	cmp	r2, r3
 800fdac:	d10b      	bne.n	800fdc6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800fdae:	4a0c      	ldr	r2, [pc, #48]	@ (800fde0 <vQueueUnregisterQueue+0x50>)
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	2100      	movs	r1, #0
 800fdb4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800fdb8:	4a09      	ldr	r2, [pc, #36]	@ (800fde0 <vQueueUnregisterQueue+0x50>)
 800fdba:	68fb      	ldr	r3, [r7, #12]
 800fdbc:	00db      	lsls	r3, r3, #3
 800fdbe:	4413      	add	r3, r2
 800fdc0:	2200      	movs	r2, #0
 800fdc2:	605a      	str	r2, [r3, #4]
				break;
 800fdc4:	e006      	b.n	800fdd4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	3301      	adds	r3, #1
 800fdca:	60fb      	str	r3, [r7, #12]
 800fdcc:	68fb      	ldr	r3, [r7, #12]
 800fdce:	2b07      	cmp	r3, #7
 800fdd0:	d9e5      	bls.n	800fd9e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800fdd2:	bf00      	nop
 800fdd4:	bf00      	nop
 800fdd6:	3714      	adds	r7, #20
 800fdd8:	46bd      	mov	sp, r7
 800fdda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdde:	4770      	bx	lr
 800fde0:	20002ba4 	.word	0x20002ba4

0800fde4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b08e      	sub	sp, #56	@ 0x38
 800fde8:	af04      	add	r7, sp, #16
 800fdea:	60f8      	str	r0, [r7, #12]
 800fdec:	60b9      	str	r1, [r7, #8]
 800fdee:	607a      	str	r2, [r7, #4]
 800fdf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fdf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	d10b      	bne.n	800fe10 <xTaskCreateStatic+0x2c>
	__asm volatile
 800fdf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdfc:	f383 8811 	msr	BASEPRI, r3
 800fe00:	f3bf 8f6f 	isb	sy
 800fe04:	f3bf 8f4f 	dsb	sy
 800fe08:	623b      	str	r3, [r7, #32]
}
 800fe0a:	bf00      	nop
 800fe0c:	bf00      	nop
 800fe0e:	e7fd      	b.n	800fe0c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fe10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d10b      	bne.n	800fe2e <xTaskCreateStatic+0x4a>
	__asm volatile
 800fe16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe1a:	f383 8811 	msr	BASEPRI, r3
 800fe1e:	f3bf 8f6f 	isb	sy
 800fe22:	f3bf 8f4f 	dsb	sy
 800fe26:	61fb      	str	r3, [r7, #28]
}
 800fe28:	bf00      	nop
 800fe2a:	bf00      	nop
 800fe2c:	e7fd      	b.n	800fe2a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fe2e:	2354      	movs	r3, #84	@ 0x54
 800fe30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fe32:	693b      	ldr	r3, [r7, #16]
 800fe34:	2b54      	cmp	r3, #84	@ 0x54
 800fe36:	d00b      	beq.n	800fe50 <xTaskCreateStatic+0x6c>
	__asm volatile
 800fe38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe3c:	f383 8811 	msr	BASEPRI, r3
 800fe40:	f3bf 8f6f 	isb	sy
 800fe44:	f3bf 8f4f 	dsb	sy
 800fe48:	61bb      	str	r3, [r7, #24]
}
 800fe4a:	bf00      	nop
 800fe4c:	bf00      	nop
 800fe4e:	e7fd      	b.n	800fe4c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fe50:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fe52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d01e      	beq.n	800fe96 <xTaskCreateStatic+0xb2>
 800fe58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe5a:	2b00      	cmp	r3, #0
 800fe5c:	d01b      	beq.n	800fe96 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fe5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe60:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fe62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fe66:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fe68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe6a:	2202      	movs	r2, #2
 800fe6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fe70:	2300      	movs	r3, #0
 800fe72:	9303      	str	r3, [sp, #12]
 800fe74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe76:	9302      	str	r3, [sp, #8]
 800fe78:	f107 0314 	add.w	r3, r7, #20
 800fe7c:	9301      	str	r3, [sp, #4]
 800fe7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe80:	9300      	str	r3, [sp, #0]
 800fe82:	683b      	ldr	r3, [r7, #0]
 800fe84:	687a      	ldr	r2, [r7, #4]
 800fe86:	68b9      	ldr	r1, [r7, #8]
 800fe88:	68f8      	ldr	r0, [r7, #12]
 800fe8a:	f000 f850 	bl	800ff2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fe8e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fe90:	f000 f8d6 	bl	8010040 <prvAddNewTaskToReadyList>
 800fe94:	e001      	b.n	800fe9a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800fe96:	2300      	movs	r3, #0
 800fe98:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fe9a:	697b      	ldr	r3, [r7, #20]
	}
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	3728      	adds	r7, #40	@ 0x28
 800fea0:	46bd      	mov	sp, r7
 800fea2:	bd80      	pop	{r7, pc}

0800fea4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b08c      	sub	sp, #48	@ 0x30
 800fea8:	af04      	add	r7, sp, #16
 800feaa:	60f8      	str	r0, [r7, #12]
 800feac:	60b9      	str	r1, [r7, #8]
 800feae:	603b      	str	r3, [r7, #0]
 800feb0:	4613      	mov	r3, r2
 800feb2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800feb4:	88fb      	ldrh	r3, [r7, #6]
 800feb6:	009b      	lsls	r3, r3, #2
 800feb8:	4618      	mov	r0, r3
 800feba:	f001 f9f7 	bl	80112ac <pvPortMalloc>
 800febe:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fec0:	697b      	ldr	r3, [r7, #20]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d00e      	beq.n	800fee4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fec6:	2054      	movs	r0, #84	@ 0x54
 800fec8:	f001 f9f0 	bl	80112ac <pvPortMalloc>
 800fecc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fece:	69fb      	ldr	r3, [r7, #28]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d003      	beq.n	800fedc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fed4:	69fb      	ldr	r3, [r7, #28]
 800fed6:	697a      	ldr	r2, [r7, #20]
 800fed8:	631a      	str	r2, [r3, #48]	@ 0x30
 800feda:	e005      	b.n	800fee8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fedc:	6978      	ldr	r0, [r7, #20]
 800fede:	f001 fab3 	bl	8011448 <vPortFree>
 800fee2:	e001      	b.n	800fee8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fee4:	2300      	movs	r3, #0
 800fee6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fee8:	69fb      	ldr	r3, [r7, #28]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d017      	beq.n	800ff1e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800feee:	69fb      	ldr	r3, [r7, #28]
 800fef0:	2200      	movs	r2, #0
 800fef2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fef6:	88fa      	ldrh	r2, [r7, #6]
 800fef8:	2300      	movs	r3, #0
 800fefa:	9303      	str	r3, [sp, #12]
 800fefc:	69fb      	ldr	r3, [r7, #28]
 800fefe:	9302      	str	r3, [sp, #8]
 800ff00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff02:	9301      	str	r3, [sp, #4]
 800ff04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff06:	9300      	str	r3, [sp, #0]
 800ff08:	683b      	ldr	r3, [r7, #0]
 800ff0a:	68b9      	ldr	r1, [r7, #8]
 800ff0c:	68f8      	ldr	r0, [r7, #12]
 800ff0e:	f000 f80e 	bl	800ff2e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ff12:	69f8      	ldr	r0, [r7, #28]
 800ff14:	f000 f894 	bl	8010040 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ff18:	2301      	movs	r3, #1
 800ff1a:	61bb      	str	r3, [r7, #24]
 800ff1c:	e002      	b.n	800ff24 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ff1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ff22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ff24:	69bb      	ldr	r3, [r7, #24]
	}
 800ff26:	4618      	mov	r0, r3
 800ff28:	3720      	adds	r7, #32
 800ff2a:	46bd      	mov	sp, r7
 800ff2c:	bd80      	pop	{r7, pc}

0800ff2e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ff2e:	b580      	push	{r7, lr}
 800ff30:	b088      	sub	sp, #32
 800ff32:	af00      	add	r7, sp, #0
 800ff34:	60f8      	str	r0, [r7, #12]
 800ff36:	60b9      	str	r1, [r7, #8]
 800ff38:	607a      	str	r2, [r7, #4]
 800ff3a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ff3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800ff46:	3b01      	subs	r3, #1
 800ff48:	009b      	lsls	r3, r3, #2
 800ff4a:	4413      	add	r3, r2
 800ff4c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ff4e:	69bb      	ldr	r3, [r7, #24]
 800ff50:	f023 0307 	bic.w	r3, r3, #7
 800ff54:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ff56:	69bb      	ldr	r3, [r7, #24]
 800ff58:	f003 0307 	and.w	r3, r3, #7
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d00b      	beq.n	800ff78 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800ff60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff64:	f383 8811 	msr	BASEPRI, r3
 800ff68:	f3bf 8f6f 	isb	sy
 800ff6c:	f3bf 8f4f 	dsb	sy
 800ff70:	617b      	str	r3, [r7, #20]
}
 800ff72:	bf00      	nop
 800ff74:	bf00      	nop
 800ff76:	e7fd      	b.n	800ff74 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d01f      	beq.n	800ffbe <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ff7e:	2300      	movs	r3, #0
 800ff80:	61fb      	str	r3, [r7, #28]
 800ff82:	e012      	b.n	800ffaa <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ff84:	68ba      	ldr	r2, [r7, #8]
 800ff86:	69fb      	ldr	r3, [r7, #28]
 800ff88:	4413      	add	r3, r2
 800ff8a:	7819      	ldrb	r1, [r3, #0]
 800ff8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff8e:	69fb      	ldr	r3, [r7, #28]
 800ff90:	4413      	add	r3, r2
 800ff92:	3334      	adds	r3, #52	@ 0x34
 800ff94:	460a      	mov	r2, r1
 800ff96:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ff98:	68ba      	ldr	r2, [r7, #8]
 800ff9a:	69fb      	ldr	r3, [r7, #28]
 800ff9c:	4413      	add	r3, r2
 800ff9e:	781b      	ldrb	r3, [r3, #0]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d006      	beq.n	800ffb2 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ffa4:	69fb      	ldr	r3, [r7, #28]
 800ffa6:	3301      	adds	r3, #1
 800ffa8:	61fb      	str	r3, [r7, #28]
 800ffaa:	69fb      	ldr	r3, [r7, #28]
 800ffac:	2b0f      	cmp	r3, #15
 800ffae:	d9e9      	bls.n	800ff84 <prvInitialiseNewTask+0x56>
 800ffb0:	e000      	b.n	800ffb4 <prvInitialiseNewTask+0x86>
			{
				break;
 800ffb2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ffb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ffbc:	e003      	b.n	800ffc6 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ffbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ffc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc8:	2b06      	cmp	r3, #6
 800ffca:	d901      	bls.n	800ffd0 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ffcc:	2306      	movs	r3, #6
 800ffce:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ffd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffd4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ffd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffda:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ffdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffde:	2200      	movs	r2, #0
 800ffe0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ffe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffe4:	3304      	adds	r3, #4
 800ffe6:	4618      	mov	r0, r3
 800ffe8:	f7fe ffa9 	bl	800ef3e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ffec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffee:	3318      	adds	r3, #24
 800fff0:	4618      	mov	r0, r3
 800fff2:	f7fe ffa4 	bl	800ef3e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fffa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fffe:	f1c3 0207 	rsb	r2, r3, #7
 8010002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010004:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801000a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801000c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801000e:	2200      	movs	r2, #0
 8010010:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010014:	2200      	movs	r2, #0
 8010016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801001a:	683a      	ldr	r2, [r7, #0]
 801001c:	68f9      	ldr	r1, [r7, #12]
 801001e:	69b8      	ldr	r0, [r7, #24]
 8010020:	f000 feee 	bl	8010e00 <pxPortInitialiseStack>
 8010024:	4602      	mov	r2, r0
 8010026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010028:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801002a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801002c:	2b00      	cmp	r3, #0
 801002e:	d002      	beq.n	8010036 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010030:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010032:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010036:	bf00      	nop
 8010038:	3720      	adds	r7, #32
 801003a:	46bd      	mov	sp, r7
 801003c:	bd80      	pop	{r7, pc}
	...

08010040 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010040:	b580      	push	{r7, lr}
 8010042:	b082      	sub	sp, #8
 8010044:	af00      	add	r7, sp, #0
 8010046:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010048:	f001 f80e 	bl	8011068 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801004c:	4b2a      	ldr	r3, [pc, #168]	@ (80100f8 <prvAddNewTaskToReadyList+0xb8>)
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	3301      	adds	r3, #1
 8010052:	4a29      	ldr	r2, [pc, #164]	@ (80100f8 <prvAddNewTaskToReadyList+0xb8>)
 8010054:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010056:	4b29      	ldr	r3, [pc, #164]	@ (80100fc <prvAddNewTaskToReadyList+0xbc>)
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	2b00      	cmp	r3, #0
 801005c:	d109      	bne.n	8010072 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801005e:	4a27      	ldr	r2, [pc, #156]	@ (80100fc <prvAddNewTaskToReadyList+0xbc>)
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010064:	4b24      	ldr	r3, [pc, #144]	@ (80100f8 <prvAddNewTaskToReadyList+0xb8>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	2b01      	cmp	r3, #1
 801006a:	d110      	bne.n	801008e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801006c:	f000 fbe4 	bl	8010838 <prvInitialiseTaskLists>
 8010070:	e00d      	b.n	801008e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010072:	4b23      	ldr	r3, [pc, #140]	@ (8010100 <prvAddNewTaskToReadyList+0xc0>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	2b00      	cmp	r3, #0
 8010078:	d109      	bne.n	801008e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801007a:	4b20      	ldr	r3, [pc, #128]	@ (80100fc <prvAddNewTaskToReadyList+0xbc>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010084:	429a      	cmp	r2, r3
 8010086:	d802      	bhi.n	801008e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010088:	4a1c      	ldr	r2, [pc, #112]	@ (80100fc <prvAddNewTaskToReadyList+0xbc>)
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801008e:	4b1d      	ldr	r3, [pc, #116]	@ (8010104 <prvAddNewTaskToReadyList+0xc4>)
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	3301      	adds	r3, #1
 8010094:	4a1b      	ldr	r2, [pc, #108]	@ (8010104 <prvAddNewTaskToReadyList+0xc4>)
 8010096:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801009c:	2201      	movs	r2, #1
 801009e:	409a      	lsls	r2, r3
 80100a0:	4b19      	ldr	r3, [pc, #100]	@ (8010108 <prvAddNewTaskToReadyList+0xc8>)
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	4313      	orrs	r3, r2
 80100a6:	4a18      	ldr	r2, [pc, #96]	@ (8010108 <prvAddNewTaskToReadyList+0xc8>)
 80100a8:	6013      	str	r3, [r2, #0]
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100ae:	4613      	mov	r3, r2
 80100b0:	009b      	lsls	r3, r3, #2
 80100b2:	4413      	add	r3, r2
 80100b4:	009b      	lsls	r3, r3, #2
 80100b6:	4a15      	ldr	r2, [pc, #84]	@ (801010c <prvAddNewTaskToReadyList+0xcc>)
 80100b8:	441a      	add	r2, r3
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	3304      	adds	r3, #4
 80100be:	4619      	mov	r1, r3
 80100c0:	4610      	mov	r0, r2
 80100c2:	f7fe ff49 	bl	800ef58 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80100c6:	f001 f801 	bl	80110cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80100ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010100 <prvAddNewTaskToReadyList+0xc0>)
 80100cc:	681b      	ldr	r3, [r3, #0]
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d00e      	beq.n	80100f0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80100d2:	4b0a      	ldr	r3, [pc, #40]	@ (80100fc <prvAddNewTaskToReadyList+0xbc>)
 80100d4:	681b      	ldr	r3, [r3, #0]
 80100d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100dc:	429a      	cmp	r2, r3
 80100de:	d207      	bcs.n	80100f0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80100e0:	4b0b      	ldr	r3, [pc, #44]	@ (8010110 <prvAddNewTaskToReadyList+0xd0>)
 80100e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80100e6:	601a      	str	r2, [r3, #0]
 80100e8:	f3bf 8f4f 	dsb	sy
 80100ec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80100f0:	bf00      	nop
 80100f2:	3708      	adds	r7, #8
 80100f4:	46bd      	mov	sp, r7
 80100f6:	bd80      	pop	{r7, pc}
 80100f8:	20002ce4 	.word	0x20002ce4
 80100fc:	20002be4 	.word	0x20002be4
 8010100:	20002cf0 	.word	0x20002cf0
 8010104:	20002d00 	.word	0x20002d00
 8010108:	20002cec 	.word	0x20002cec
 801010c:	20002be8 	.word	0x20002be8
 8010110:	e000ed04 	.word	0xe000ed04

08010114 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010114:	b580      	push	{r7, lr}
 8010116:	b084      	sub	sp, #16
 8010118:	af00      	add	r7, sp, #0
 801011a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801011c:	2300      	movs	r3, #0
 801011e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d018      	beq.n	8010158 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010126:	4b14      	ldr	r3, [pc, #80]	@ (8010178 <vTaskDelay+0x64>)
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d00b      	beq.n	8010146 <vTaskDelay+0x32>
	__asm volatile
 801012e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010132:	f383 8811 	msr	BASEPRI, r3
 8010136:	f3bf 8f6f 	isb	sy
 801013a:	f3bf 8f4f 	dsb	sy
 801013e:	60bb      	str	r3, [r7, #8]
}
 8010140:	bf00      	nop
 8010142:	bf00      	nop
 8010144:	e7fd      	b.n	8010142 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010146:	f000 f87d 	bl	8010244 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801014a:	2100      	movs	r1, #0
 801014c:	6878      	ldr	r0, [r7, #4]
 801014e:	f000 fdf1 	bl	8010d34 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010152:	f000 f885 	bl	8010260 <xTaskResumeAll>
 8010156:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	2b00      	cmp	r3, #0
 801015c:	d107      	bne.n	801016e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801015e:	4b07      	ldr	r3, [pc, #28]	@ (801017c <vTaskDelay+0x68>)
 8010160:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010164:	601a      	str	r2, [r3, #0]
 8010166:	f3bf 8f4f 	dsb	sy
 801016a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801016e:	bf00      	nop
 8010170:	3710      	adds	r7, #16
 8010172:	46bd      	mov	sp, r7
 8010174:	bd80      	pop	{r7, pc}
 8010176:	bf00      	nop
 8010178:	20002d0c 	.word	0x20002d0c
 801017c:	e000ed04 	.word	0xe000ed04

08010180 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010180:	b580      	push	{r7, lr}
 8010182:	b08a      	sub	sp, #40	@ 0x28
 8010184:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010186:	2300      	movs	r3, #0
 8010188:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801018a:	2300      	movs	r3, #0
 801018c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801018e:	463a      	mov	r2, r7
 8010190:	1d39      	adds	r1, r7, #4
 8010192:	f107 0308 	add.w	r3, r7, #8
 8010196:	4618      	mov	r0, r3
 8010198:	f7f1 fb58 	bl	800184c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801019c:	6839      	ldr	r1, [r7, #0]
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	68ba      	ldr	r2, [r7, #8]
 80101a2:	9202      	str	r2, [sp, #8]
 80101a4:	9301      	str	r3, [sp, #4]
 80101a6:	2300      	movs	r3, #0
 80101a8:	9300      	str	r3, [sp, #0]
 80101aa:	2300      	movs	r3, #0
 80101ac:	460a      	mov	r2, r1
 80101ae:	491f      	ldr	r1, [pc, #124]	@ (801022c <vTaskStartScheduler+0xac>)
 80101b0:	481f      	ldr	r0, [pc, #124]	@ (8010230 <vTaskStartScheduler+0xb0>)
 80101b2:	f7ff fe17 	bl	800fde4 <xTaskCreateStatic>
 80101b6:	4603      	mov	r3, r0
 80101b8:	4a1e      	ldr	r2, [pc, #120]	@ (8010234 <vTaskStartScheduler+0xb4>)
 80101ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80101bc:	4b1d      	ldr	r3, [pc, #116]	@ (8010234 <vTaskStartScheduler+0xb4>)
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d002      	beq.n	80101ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80101c4:	2301      	movs	r3, #1
 80101c6:	617b      	str	r3, [r7, #20]
 80101c8:	e001      	b.n	80101ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80101ca:	2300      	movs	r3, #0
 80101cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	2b01      	cmp	r3, #1
 80101d2:	d116      	bne.n	8010202 <vTaskStartScheduler+0x82>
	__asm volatile
 80101d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101d8:	f383 8811 	msr	BASEPRI, r3
 80101dc:	f3bf 8f6f 	isb	sy
 80101e0:	f3bf 8f4f 	dsb	sy
 80101e4:	613b      	str	r3, [r7, #16]
}
 80101e6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80101e8:	4b13      	ldr	r3, [pc, #76]	@ (8010238 <vTaskStartScheduler+0xb8>)
 80101ea:	f04f 32ff 	mov.w	r2, #4294967295
 80101ee:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80101f0:	4b12      	ldr	r3, [pc, #72]	@ (801023c <vTaskStartScheduler+0xbc>)
 80101f2:	2201      	movs	r2, #1
 80101f4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80101f6:	4b12      	ldr	r3, [pc, #72]	@ (8010240 <vTaskStartScheduler+0xc0>)
 80101f8:	2200      	movs	r2, #0
 80101fa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80101fc:	f000 fe90 	bl	8010f20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010200:	e00f      	b.n	8010222 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010202:	697b      	ldr	r3, [r7, #20]
 8010204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010208:	d10b      	bne.n	8010222 <vTaskStartScheduler+0xa2>
	__asm volatile
 801020a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801020e:	f383 8811 	msr	BASEPRI, r3
 8010212:	f3bf 8f6f 	isb	sy
 8010216:	f3bf 8f4f 	dsb	sy
 801021a:	60fb      	str	r3, [r7, #12]
}
 801021c:	bf00      	nop
 801021e:	bf00      	nop
 8010220:	e7fd      	b.n	801021e <vTaskStartScheduler+0x9e>
}
 8010222:	bf00      	nop
 8010224:	3718      	adds	r7, #24
 8010226:	46bd      	mov	sp, r7
 8010228:	bd80      	pop	{r7, pc}
 801022a:	bf00      	nop
 801022c:	0801475c 	.word	0x0801475c
 8010230:	08010809 	.word	0x08010809
 8010234:	20002d08 	.word	0x20002d08
 8010238:	20002d04 	.word	0x20002d04
 801023c:	20002cf0 	.word	0x20002cf0
 8010240:	20002ce8 	.word	0x20002ce8

08010244 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010244:	b480      	push	{r7}
 8010246:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010248:	4b04      	ldr	r3, [pc, #16]	@ (801025c <vTaskSuspendAll+0x18>)
 801024a:	681b      	ldr	r3, [r3, #0]
 801024c:	3301      	adds	r3, #1
 801024e:	4a03      	ldr	r2, [pc, #12]	@ (801025c <vTaskSuspendAll+0x18>)
 8010250:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010252:	bf00      	nop
 8010254:	46bd      	mov	sp, r7
 8010256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801025a:	4770      	bx	lr
 801025c:	20002d0c 	.word	0x20002d0c

08010260 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b084      	sub	sp, #16
 8010264:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010266:	2300      	movs	r3, #0
 8010268:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801026a:	2300      	movs	r3, #0
 801026c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801026e:	4b42      	ldr	r3, [pc, #264]	@ (8010378 <xTaskResumeAll+0x118>)
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d10b      	bne.n	801028e <xTaskResumeAll+0x2e>
	__asm volatile
 8010276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801027a:	f383 8811 	msr	BASEPRI, r3
 801027e:	f3bf 8f6f 	isb	sy
 8010282:	f3bf 8f4f 	dsb	sy
 8010286:	603b      	str	r3, [r7, #0]
}
 8010288:	bf00      	nop
 801028a:	bf00      	nop
 801028c:	e7fd      	b.n	801028a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801028e:	f000 feeb 	bl	8011068 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010292:	4b39      	ldr	r3, [pc, #228]	@ (8010378 <xTaskResumeAll+0x118>)
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	3b01      	subs	r3, #1
 8010298:	4a37      	ldr	r2, [pc, #220]	@ (8010378 <xTaskResumeAll+0x118>)
 801029a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801029c:	4b36      	ldr	r3, [pc, #216]	@ (8010378 <xTaskResumeAll+0x118>)
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d161      	bne.n	8010368 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80102a4:	4b35      	ldr	r3, [pc, #212]	@ (801037c <xTaskResumeAll+0x11c>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d05d      	beq.n	8010368 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80102ac:	e02e      	b.n	801030c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80102ae:	4b34      	ldr	r3, [pc, #208]	@ (8010380 <xTaskResumeAll+0x120>)
 80102b0:	68db      	ldr	r3, [r3, #12]
 80102b2:	68db      	ldr	r3, [r3, #12]
 80102b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	3318      	adds	r3, #24
 80102ba:	4618      	mov	r0, r3
 80102bc:	f7fe fea9 	bl	800f012 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	3304      	adds	r3, #4
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7fe fea4 	bl	800f012 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102ce:	2201      	movs	r2, #1
 80102d0:	409a      	lsls	r2, r3
 80102d2:	4b2c      	ldr	r3, [pc, #176]	@ (8010384 <xTaskResumeAll+0x124>)
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	4313      	orrs	r3, r2
 80102d8:	4a2a      	ldr	r2, [pc, #168]	@ (8010384 <xTaskResumeAll+0x124>)
 80102da:	6013      	str	r3, [r2, #0]
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102e0:	4613      	mov	r3, r2
 80102e2:	009b      	lsls	r3, r3, #2
 80102e4:	4413      	add	r3, r2
 80102e6:	009b      	lsls	r3, r3, #2
 80102e8:	4a27      	ldr	r2, [pc, #156]	@ (8010388 <xTaskResumeAll+0x128>)
 80102ea:	441a      	add	r2, r3
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	3304      	adds	r3, #4
 80102f0:	4619      	mov	r1, r3
 80102f2:	4610      	mov	r0, r2
 80102f4:	f7fe fe30 	bl	800ef58 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102fc:	4b23      	ldr	r3, [pc, #140]	@ (801038c <xTaskResumeAll+0x12c>)
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010302:	429a      	cmp	r2, r3
 8010304:	d302      	bcc.n	801030c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010306:	4b22      	ldr	r3, [pc, #136]	@ (8010390 <xTaskResumeAll+0x130>)
 8010308:	2201      	movs	r2, #1
 801030a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801030c:	4b1c      	ldr	r3, [pc, #112]	@ (8010380 <xTaskResumeAll+0x120>)
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d1cc      	bne.n	80102ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	2b00      	cmp	r3, #0
 8010318:	d001      	beq.n	801031e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801031a:	f000 fb2b 	bl	8010974 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801031e:	4b1d      	ldr	r3, [pc, #116]	@ (8010394 <xTaskResumeAll+0x134>)
 8010320:	681b      	ldr	r3, [r3, #0]
 8010322:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	2b00      	cmp	r3, #0
 8010328:	d010      	beq.n	801034c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801032a:	f000 f847 	bl	80103bc <xTaskIncrementTick>
 801032e:	4603      	mov	r3, r0
 8010330:	2b00      	cmp	r3, #0
 8010332:	d002      	beq.n	801033a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010334:	4b16      	ldr	r3, [pc, #88]	@ (8010390 <xTaskResumeAll+0x130>)
 8010336:	2201      	movs	r2, #1
 8010338:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	3b01      	subs	r3, #1
 801033e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d1f1      	bne.n	801032a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010346:	4b13      	ldr	r3, [pc, #76]	@ (8010394 <xTaskResumeAll+0x134>)
 8010348:	2200      	movs	r2, #0
 801034a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801034c:	4b10      	ldr	r3, [pc, #64]	@ (8010390 <xTaskResumeAll+0x130>)
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	2b00      	cmp	r3, #0
 8010352:	d009      	beq.n	8010368 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010354:	2301      	movs	r3, #1
 8010356:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010358:	4b0f      	ldr	r3, [pc, #60]	@ (8010398 <xTaskResumeAll+0x138>)
 801035a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801035e:	601a      	str	r2, [r3, #0]
 8010360:	f3bf 8f4f 	dsb	sy
 8010364:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010368:	f000 feb0 	bl	80110cc <vPortExitCritical>

	return xAlreadyYielded;
 801036c:	68bb      	ldr	r3, [r7, #8]
}
 801036e:	4618      	mov	r0, r3
 8010370:	3710      	adds	r7, #16
 8010372:	46bd      	mov	sp, r7
 8010374:	bd80      	pop	{r7, pc}
 8010376:	bf00      	nop
 8010378:	20002d0c 	.word	0x20002d0c
 801037c:	20002ce4 	.word	0x20002ce4
 8010380:	20002ca4 	.word	0x20002ca4
 8010384:	20002cec 	.word	0x20002cec
 8010388:	20002be8 	.word	0x20002be8
 801038c:	20002be4 	.word	0x20002be4
 8010390:	20002cf8 	.word	0x20002cf8
 8010394:	20002cf4 	.word	0x20002cf4
 8010398:	e000ed04 	.word	0xe000ed04

0801039c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801039c:	b480      	push	{r7}
 801039e:	b083      	sub	sp, #12
 80103a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80103a2:	4b05      	ldr	r3, [pc, #20]	@ (80103b8 <xTaskGetTickCount+0x1c>)
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80103a8:	687b      	ldr	r3, [r7, #4]
}
 80103aa:	4618      	mov	r0, r3
 80103ac:	370c      	adds	r7, #12
 80103ae:	46bd      	mov	sp, r7
 80103b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103b4:	4770      	bx	lr
 80103b6:	bf00      	nop
 80103b8:	20002ce8 	.word	0x20002ce8

080103bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b086      	sub	sp, #24
 80103c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80103c2:	2300      	movs	r3, #0
 80103c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80103c6:	4b4f      	ldr	r3, [pc, #316]	@ (8010504 <xTaskIncrementTick+0x148>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	f040 808f 	bne.w	80104ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80103d0:	4b4d      	ldr	r3, [pc, #308]	@ (8010508 <xTaskIncrementTick+0x14c>)
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	3301      	adds	r3, #1
 80103d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80103d8:	4a4b      	ldr	r2, [pc, #300]	@ (8010508 <xTaskIncrementTick+0x14c>)
 80103da:	693b      	ldr	r3, [r7, #16]
 80103dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80103de:	693b      	ldr	r3, [r7, #16]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d121      	bne.n	8010428 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80103e4:	4b49      	ldr	r3, [pc, #292]	@ (801050c <xTaskIncrementTick+0x150>)
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	d00b      	beq.n	8010406 <xTaskIncrementTick+0x4a>
	__asm volatile
 80103ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103f2:	f383 8811 	msr	BASEPRI, r3
 80103f6:	f3bf 8f6f 	isb	sy
 80103fa:	f3bf 8f4f 	dsb	sy
 80103fe:	603b      	str	r3, [r7, #0]
}
 8010400:	bf00      	nop
 8010402:	bf00      	nop
 8010404:	e7fd      	b.n	8010402 <xTaskIncrementTick+0x46>
 8010406:	4b41      	ldr	r3, [pc, #260]	@ (801050c <xTaskIncrementTick+0x150>)
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	60fb      	str	r3, [r7, #12]
 801040c:	4b40      	ldr	r3, [pc, #256]	@ (8010510 <xTaskIncrementTick+0x154>)
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	4a3e      	ldr	r2, [pc, #248]	@ (801050c <xTaskIncrementTick+0x150>)
 8010412:	6013      	str	r3, [r2, #0]
 8010414:	4a3e      	ldr	r2, [pc, #248]	@ (8010510 <xTaskIncrementTick+0x154>)
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	6013      	str	r3, [r2, #0]
 801041a:	4b3e      	ldr	r3, [pc, #248]	@ (8010514 <xTaskIncrementTick+0x158>)
 801041c:	681b      	ldr	r3, [r3, #0]
 801041e:	3301      	adds	r3, #1
 8010420:	4a3c      	ldr	r2, [pc, #240]	@ (8010514 <xTaskIncrementTick+0x158>)
 8010422:	6013      	str	r3, [r2, #0]
 8010424:	f000 faa6 	bl	8010974 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010428:	4b3b      	ldr	r3, [pc, #236]	@ (8010518 <xTaskIncrementTick+0x15c>)
 801042a:	681b      	ldr	r3, [r3, #0]
 801042c:	693a      	ldr	r2, [r7, #16]
 801042e:	429a      	cmp	r2, r3
 8010430:	d348      	bcc.n	80104c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010432:	4b36      	ldr	r3, [pc, #216]	@ (801050c <xTaskIncrementTick+0x150>)
 8010434:	681b      	ldr	r3, [r3, #0]
 8010436:	681b      	ldr	r3, [r3, #0]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d104      	bne.n	8010446 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801043c:	4b36      	ldr	r3, [pc, #216]	@ (8010518 <xTaskIncrementTick+0x15c>)
 801043e:	f04f 32ff 	mov.w	r2, #4294967295
 8010442:	601a      	str	r2, [r3, #0]
					break;
 8010444:	e03e      	b.n	80104c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010446:	4b31      	ldr	r3, [pc, #196]	@ (801050c <xTaskIncrementTick+0x150>)
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	68db      	ldr	r3, [r3, #12]
 801044c:	68db      	ldr	r3, [r3, #12]
 801044e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010450:	68bb      	ldr	r3, [r7, #8]
 8010452:	685b      	ldr	r3, [r3, #4]
 8010454:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010456:	693a      	ldr	r2, [r7, #16]
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	429a      	cmp	r2, r3
 801045c:	d203      	bcs.n	8010466 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801045e:	4a2e      	ldr	r2, [pc, #184]	@ (8010518 <xTaskIncrementTick+0x15c>)
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010464:	e02e      	b.n	80104c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	3304      	adds	r3, #4
 801046a:	4618      	mov	r0, r3
 801046c:	f7fe fdd1 	bl	800f012 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010474:	2b00      	cmp	r3, #0
 8010476:	d004      	beq.n	8010482 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010478:	68bb      	ldr	r3, [r7, #8]
 801047a:	3318      	adds	r3, #24
 801047c:	4618      	mov	r0, r3
 801047e:	f7fe fdc8 	bl	800f012 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010482:	68bb      	ldr	r3, [r7, #8]
 8010484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010486:	2201      	movs	r2, #1
 8010488:	409a      	lsls	r2, r3
 801048a:	4b24      	ldr	r3, [pc, #144]	@ (801051c <xTaskIncrementTick+0x160>)
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	4313      	orrs	r3, r2
 8010490:	4a22      	ldr	r2, [pc, #136]	@ (801051c <xTaskIncrementTick+0x160>)
 8010492:	6013      	str	r3, [r2, #0]
 8010494:	68bb      	ldr	r3, [r7, #8]
 8010496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010498:	4613      	mov	r3, r2
 801049a:	009b      	lsls	r3, r3, #2
 801049c:	4413      	add	r3, r2
 801049e:	009b      	lsls	r3, r3, #2
 80104a0:	4a1f      	ldr	r2, [pc, #124]	@ (8010520 <xTaskIncrementTick+0x164>)
 80104a2:	441a      	add	r2, r3
 80104a4:	68bb      	ldr	r3, [r7, #8]
 80104a6:	3304      	adds	r3, #4
 80104a8:	4619      	mov	r1, r3
 80104aa:	4610      	mov	r0, r2
 80104ac:	f7fe fd54 	bl	800ef58 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80104b0:	68bb      	ldr	r3, [r7, #8]
 80104b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104b4:	4b1b      	ldr	r3, [pc, #108]	@ (8010524 <xTaskIncrementTick+0x168>)
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104ba:	429a      	cmp	r2, r3
 80104bc:	d3b9      	bcc.n	8010432 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80104be:	2301      	movs	r3, #1
 80104c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80104c2:	e7b6      	b.n	8010432 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80104c4:	4b17      	ldr	r3, [pc, #92]	@ (8010524 <xTaskIncrementTick+0x168>)
 80104c6:	681b      	ldr	r3, [r3, #0]
 80104c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104ca:	4915      	ldr	r1, [pc, #84]	@ (8010520 <xTaskIncrementTick+0x164>)
 80104cc:	4613      	mov	r3, r2
 80104ce:	009b      	lsls	r3, r3, #2
 80104d0:	4413      	add	r3, r2
 80104d2:	009b      	lsls	r3, r3, #2
 80104d4:	440b      	add	r3, r1
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	2b01      	cmp	r3, #1
 80104da:	d901      	bls.n	80104e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80104dc:	2301      	movs	r3, #1
 80104de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80104e0:	4b11      	ldr	r3, [pc, #68]	@ (8010528 <xTaskIncrementTick+0x16c>)
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d007      	beq.n	80104f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80104e8:	2301      	movs	r3, #1
 80104ea:	617b      	str	r3, [r7, #20]
 80104ec:	e004      	b.n	80104f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80104ee:	4b0f      	ldr	r3, [pc, #60]	@ (801052c <xTaskIncrementTick+0x170>)
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	3301      	adds	r3, #1
 80104f4:	4a0d      	ldr	r2, [pc, #52]	@ (801052c <xTaskIncrementTick+0x170>)
 80104f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80104f8:	697b      	ldr	r3, [r7, #20]
}
 80104fa:	4618      	mov	r0, r3
 80104fc:	3718      	adds	r7, #24
 80104fe:	46bd      	mov	sp, r7
 8010500:	bd80      	pop	{r7, pc}
 8010502:	bf00      	nop
 8010504:	20002d0c 	.word	0x20002d0c
 8010508:	20002ce8 	.word	0x20002ce8
 801050c:	20002c9c 	.word	0x20002c9c
 8010510:	20002ca0 	.word	0x20002ca0
 8010514:	20002cfc 	.word	0x20002cfc
 8010518:	20002d04 	.word	0x20002d04
 801051c:	20002cec 	.word	0x20002cec
 8010520:	20002be8 	.word	0x20002be8
 8010524:	20002be4 	.word	0x20002be4
 8010528:	20002cf8 	.word	0x20002cf8
 801052c:	20002cf4 	.word	0x20002cf4

08010530 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010530:	b480      	push	{r7}
 8010532:	b087      	sub	sp, #28
 8010534:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010536:	4b27      	ldr	r3, [pc, #156]	@ (80105d4 <vTaskSwitchContext+0xa4>)
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d003      	beq.n	8010546 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801053e:	4b26      	ldr	r3, [pc, #152]	@ (80105d8 <vTaskSwitchContext+0xa8>)
 8010540:	2201      	movs	r2, #1
 8010542:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010544:	e040      	b.n	80105c8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8010546:	4b24      	ldr	r3, [pc, #144]	@ (80105d8 <vTaskSwitchContext+0xa8>)
 8010548:	2200      	movs	r2, #0
 801054a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801054c:	4b23      	ldr	r3, [pc, #140]	@ (80105dc <vTaskSwitchContext+0xac>)
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	fab3 f383 	clz	r3, r3
 8010558:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801055a:	7afb      	ldrb	r3, [r7, #11]
 801055c:	f1c3 031f 	rsb	r3, r3, #31
 8010560:	617b      	str	r3, [r7, #20]
 8010562:	491f      	ldr	r1, [pc, #124]	@ (80105e0 <vTaskSwitchContext+0xb0>)
 8010564:	697a      	ldr	r2, [r7, #20]
 8010566:	4613      	mov	r3, r2
 8010568:	009b      	lsls	r3, r3, #2
 801056a:	4413      	add	r3, r2
 801056c:	009b      	lsls	r3, r3, #2
 801056e:	440b      	add	r3, r1
 8010570:	681b      	ldr	r3, [r3, #0]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d10b      	bne.n	801058e <vTaskSwitchContext+0x5e>
	__asm volatile
 8010576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801057a:	f383 8811 	msr	BASEPRI, r3
 801057e:	f3bf 8f6f 	isb	sy
 8010582:	f3bf 8f4f 	dsb	sy
 8010586:	607b      	str	r3, [r7, #4]
}
 8010588:	bf00      	nop
 801058a:	bf00      	nop
 801058c:	e7fd      	b.n	801058a <vTaskSwitchContext+0x5a>
 801058e:	697a      	ldr	r2, [r7, #20]
 8010590:	4613      	mov	r3, r2
 8010592:	009b      	lsls	r3, r3, #2
 8010594:	4413      	add	r3, r2
 8010596:	009b      	lsls	r3, r3, #2
 8010598:	4a11      	ldr	r2, [pc, #68]	@ (80105e0 <vTaskSwitchContext+0xb0>)
 801059a:	4413      	add	r3, r2
 801059c:	613b      	str	r3, [r7, #16]
 801059e:	693b      	ldr	r3, [r7, #16]
 80105a0:	685b      	ldr	r3, [r3, #4]
 80105a2:	685a      	ldr	r2, [r3, #4]
 80105a4:	693b      	ldr	r3, [r7, #16]
 80105a6:	605a      	str	r2, [r3, #4]
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	685a      	ldr	r2, [r3, #4]
 80105ac:	693b      	ldr	r3, [r7, #16]
 80105ae:	3308      	adds	r3, #8
 80105b0:	429a      	cmp	r2, r3
 80105b2:	d104      	bne.n	80105be <vTaskSwitchContext+0x8e>
 80105b4:	693b      	ldr	r3, [r7, #16]
 80105b6:	685b      	ldr	r3, [r3, #4]
 80105b8:	685a      	ldr	r2, [r3, #4]
 80105ba:	693b      	ldr	r3, [r7, #16]
 80105bc:	605a      	str	r2, [r3, #4]
 80105be:	693b      	ldr	r3, [r7, #16]
 80105c0:	685b      	ldr	r3, [r3, #4]
 80105c2:	68db      	ldr	r3, [r3, #12]
 80105c4:	4a07      	ldr	r2, [pc, #28]	@ (80105e4 <vTaskSwitchContext+0xb4>)
 80105c6:	6013      	str	r3, [r2, #0]
}
 80105c8:	bf00      	nop
 80105ca:	371c      	adds	r7, #28
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr
 80105d4:	20002d0c 	.word	0x20002d0c
 80105d8:	20002cf8 	.word	0x20002cf8
 80105dc:	20002cec 	.word	0x20002cec
 80105e0:	20002be8 	.word	0x20002be8
 80105e4:	20002be4 	.word	0x20002be4

080105e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b084      	sub	sp, #16
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	6078      	str	r0, [r7, #4]
 80105f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80105f2:	687b      	ldr	r3, [r7, #4]
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d10b      	bne.n	8010610 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80105f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105fc:	f383 8811 	msr	BASEPRI, r3
 8010600:	f3bf 8f6f 	isb	sy
 8010604:	f3bf 8f4f 	dsb	sy
 8010608:	60fb      	str	r3, [r7, #12]
}
 801060a:	bf00      	nop
 801060c:	bf00      	nop
 801060e:	e7fd      	b.n	801060c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010610:	4b07      	ldr	r3, [pc, #28]	@ (8010630 <vTaskPlaceOnEventList+0x48>)
 8010612:	681b      	ldr	r3, [r3, #0]
 8010614:	3318      	adds	r3, #24
 8010616:	4619      	mov	r1, r3
 8010618:	6878      	ldr	r0, [r7, #4]
 801061a:	f7fe fcc1 	bl	800efa0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801061e:	2101      	movs	r1, #1
 8010620:	6838      	ldr	r0, [r7, #0]
 8010622:	f000 fb87 	bl	8010d34 <prvAddCurrentTaskToDelayedList>
}
 8010626:	bf00      	nop
 8010628:	3710      	adds	r7, #16
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}
 801062e:	bf00      	nop
 8010630:	20002be4 	.word	0x20002be4

08010634 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b086      	sub	sp, #24
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	68db      	ldr	r3, [r3, #12]
 8010640:	68db      	ldr	r3, [r3, #12]
 8010642:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010644:	693b      	ldr	r3, [r7, #16]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d10b      	bne.n	8010662 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801064a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801064e:	f383 8811 	msr	BASEPRI, r3
 8010652:	f3bf 8f6f 	isb	sy
 8010656:	f3bf 8f4f 	dsb	sy
 801065a:	60fb      	str	r3, [r7, #12]
}
 801065c:	bf00      	nop
 801065e:	bf00      	nop
 8010660:	e7fd      	b.n	801065e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010662:	693b      	ldr	r3, [r7, #16]
 8010664:	3318      	adds	r3, #24
 8010666:	4618      	mov	r0, r3
 8010668:	f7fe fcd3 	bl	800f012 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801066c:	4b1d      	ldr	r3, [pc, #116]	@ (80106e4 <xTaskRemoveFromEventList+0xb0>)
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d11c      	bne.n	80106ae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010674:	693b      	ldr	r3, [r7, #16]
 8010676:	3304      	adds	r3, #4
 8010678:	4618      	mov	r0, r3
 801067a:	f7fe fcca 	bl	800f012 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801067e:	693b      	ldr	r3, [r7, #16]
 8010680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010682:	2201      	movs	r2, #1
 8010684:	409a      	lsls	r2, r3
 8010686:	4b18      	ldr	r3, [pc, #96]	@ (80106e8 <xTaskRemoveFromEventList+0xb4>)
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	4313      	orrs	r3, r2
 801068c:	4a16      	ldr	r2, [pc, #88]	@ (80106e8 <xTaskRemoveFromEventList+0xb4>)
 801068e:	6013      	str	r3, [r2, #0]
 8010690:	693b      	ldr	r3, [r7, #16]
 8010692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010694:	4613      	mov	r3, r2
 8010696:	009b      	lsls	r3, r3, #2
 8010698:	4413      	add	r3, r2
 801069a:	009b      	lsls	r3, r3, #2
 801069c:	4a13      	ldr	r2, [pc, #76]	@ (80106ec <xTaskRemoveFromEventList+0xb8>)
 801069e:	441a      	add	r2, r3
 80106a0:	693b      	ldr	r3, [r7, #16]
 80106a2:	3304      	adds	r3, #4
 80106a4:	4619      	mov	r1, r3
 80106a6:	4610      	mov	r0, r2
 80106a8:	f7fe fc56 	bl	800ef58 <vListInsertEnd>
 80106ac:	e005      	b.n	80106ba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80106ae:	693b      	ldr	r3, [r7, #16]
 80106b0:	3318      	adds	r3, #24
 80106b2:	4619      	mov	r1, r3
 80106b4:	480e      	ldr	r0, [pc, #56]	@ (80106f0 <xTaskRemoveFromEventList+0xbc>)
 80106b6:	f7fe fc4f 	bl	800ef58 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80106ba:	693b      	ldr	r3, [r7, #16]
 80106bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80106be:	4b0d      	ldr	r3, [pc, #52]	@ (80106f4 <xTaskRemoveFromEventList+0xc0>)
 80106c0:	681b      	ldr	r3, [r3, #0]
 80106c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106c4:	429a      	cmp	r2, r3
 80106c6:	d905      	bls.n	80106d4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80106c8:	2301      	movs	r3, #1
 80106ca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80106cc:	4b0a      	ldr	r3, [pc, #40]	@ (80106f8 <xTaskRemoveFromEventList+0xc4>)
 80106ce:	2201      	movs	r2, #1
 80106d0:	601a      	str	r2, [r3, #0]
 80106d2:	e001      	b.n	80106d8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80106d4:	2300      	movs	r3, #0
 80106d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80106d8:	697b      	ldr	r3, [r7, #20]
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3718      	adds	r7, #24
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}
 80106e2:	bf00      	nop
 80106e4:	20002d0c 	.word	0x20002d0c
 80106e8:	20002cec 	.word	0x20002cec
 80106ec:	20002be8 	.word	0x20002be8
 80106f0:	20002ca4 	.word	0x20002ca4
 80106f4:	20002be4 	.word	0x20002be4
 80106f8:	20002cf8 	.word	0x20002cf8

080106fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80106fc:	b480      	push	{r7}
 80106fe:	b083      	sub	sp, #12
 8010700:	af00      	add	r7, sp, #0
 8010702:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010704:	4b06      	ldr	r3, [pc, #24]	@ (8010720 <vTaskInternalSetTimeOutState+0x24>)
 8010706:	681a      	ldr	r2, [r3, #0]
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801070c:	4b05      	ldr	r3, [pc, #20]	@ (8010724 <vTaskInternalSetTimeOutState+0x28>)
 801070e:	681a      	ldr	r2, [r3, #0]
 8010710:	687b      	ldr	r3, [r7, #4]
 8010712:	605a      	str	r2, [r3, #4]
}
 8010714:	bf00      	nop
 8010716:	370c      	adds	r7, #12
 8010718:	46bd      	mov	sp, r7
 801071a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071e:	4770      	bx	lr
 8010720:	20002cfc 	.word	0x20002cfc
 8010724:	20002ce8 	.word	0x20002ce8

08010728 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010728:	b580      	push	{r7, lr}
 801072a:	b088      	sub	sp, #32
 801072c:	af00      	add	r7, sp, #0
 801072e:	6078      	str	r0, [r7, #4]
 8010730:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d10b      	bne.n	8010750 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801073c:	f383 8811 	msr	BASEPRI, r3
 8010740:	f3bf 8f6f 	isb	sy
 8010744:	f3bf 8f4f 	dsb	sy
 8010748:	613b      	str	r3, [r7, #16]
}
 801074a:	bf00      	nop
 801074c:	bf00      	nop
 801074e:	e7fd      	b.n	801074c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010750:	683b      	ldr	r3, [r7, #0]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d10b      	bne.n	801076e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801075a:	f383 8811 	msr	BASEPRI, r3
 801075e:	f3bf 8f6f 	isb	sy
 8010762:	f3bf 8f4f 	dsb	sy
 8010766:	60fb      	str	r3, [r7, #12]
}
 8010768:	bf00      	nop
 801076a:	bf00      	nop
 801076c:	e7fd      	b.n	801076a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 801076e:	f000 fc7b 	bl	8011068 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010772:	4b1d      	ldr	r3, [pc, #116]	@ (80107e8 <xTaskCheckForTimeOut+0xc0>)
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	685b      	ldr	r3, [r3, #4]
 801077c:	69ba      	ldr	r2, [r7, #24]
 801077e:	1ad3      	subs	r3, r2, r3
 8010780:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010782:	683b      	ldr	r3, [r7, #0]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	f1b3 3fff 	cmp.w	r3, #4294967295
 801078a:	d102      	bne.n	8010792 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801078c:	2300      	movs	r3, #0
 801078e:	61fb      	str	r3, [r7, #28]
 8010790:	e023      	b.n	80107da <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681a      	ldr	r2, [r3, #0]
 8010796:	4b15      	ldr	r3, [pc, #84]	@ (80107ec <xTaskCheckForTimeOut+0xc4>)
 8010798:	681b      	ldr	r3, [r3, #0]
 801079a:	429a      	cmp	r2, r3
 801079c:	d007      	beq.n	80107ae <xTaskCheckForTimeOut+0x86>
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	685b      	ldr	r3, [r3, #4]
 80107a2:	69ba      	ldr	r2, [r7, #24]
 80107a4:	429a      	cmp	r2, r3
 80107a6:	d302      	bcc.n	80107ae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80107a8:	2301      	movs	r3, #1
 80107aa:	61fb      	str	r3, [r7, #28]
 80107ac:	e015      	b.n	80107da <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80107ae:	683b      	ldr	r3, [r7, #0]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	697a      	ldr	r2, [r7, #20]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d20b      	bcs.n	80107d0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	681a      	ldr	r2, [r3, #0]
 80107bc:	697b      	ldr	r3, [r7, #20]
 80107be:	1ad2      	subs	r2, r2, r3
 80107c0:	683b      	ldr	r3, [r7, #0]
 80107c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	f7ff ff99 	bl	80106fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80107ca:	2300      	movs	r3, #0
 80107cc:	61fb      	str	r3, [r7, #28]
 80107ce:	e004      	b.n	80107da <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	2200      	movs	r2, #0
 80107d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80107d6:	2301      	movs	r3, #1
 80107d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80107da:	f000 fc77 	bl	80110cc <vPortExitCritical>

	return xReturn;
 80107de:	69fb      	ldr	r3, [r7, #28]
}
 80107e0:	4618      	mov	r0, r3
 80107e2:	3720      	adds	r7, #32
 80107e4:	46bd      	mov	sp, r7
 80107e6:	bd80      	pop	{r7, pc}
 80107e8:	20002ce8 	.word	0x20002ce8
 80107ec:	20002cfc 	.word	0x20002cfc

080107f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80107f0:	b480      	push	{r7}
 80107f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80107f4:	4b03      	ldr	r3, [pc, #12]	@ (8010804 <vTaskMissedYield+0x14>)
 80107f6:	2201      	movs	r2, #1
 80107f8:	601a      	str	r2, [r3, #0]
}
 80107fa:	bf00      	nop
 80107fc:	46bd      	mov	sp, r7
 80107fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010802:	4770      	bx	lr
 8010804:	20002cf8 	.word	0x20002cf8

08010808 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010808:	b580      	push	{r7, lr}
 801080a:	b082      	sub	sp, #8
 801080c:	af00      	add	r7, sp, #0
 801080e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010810:	f000 f852 	bl	80108b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010814:	4b06      	ldr	r3, [pc, #24]	@ (8010830 <prvIdleTask+0x28>)
 8010816:	681b      	ldr	r3, [r3, #0]
 8010818:	2b01      	cmp	r3, #1
 801081a:	d9f9      	bls.n	8010810 <prvIdleTask+0x8>
			{
				taskYIELD();
 801081c:	4b05      	ldr	r3, [pc, #20]	@ (8010834 <prvIdleTask+0x2c>)
 801081e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010822:	601a      	str	r2, [r3, #0]
 8010824:	f3bf 8f4f 	dsb	sy
 8010828:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801082c:	e7f0      	b.n	8010810 <prvIdleTask+0x8>
 801082e:	bf00      	nop
 8010830:	20002be8 	.word	0x20002be8
 8010834:	e000ed04 	.word	0xe000ed04

08010838 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b082      	sub	sp, #8
 801083c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801083e:	2300      	movs	r3, #0
 8010840:	607b      	str	r3, [r7, #4]
 8010842:	e00c      	b.n	801085e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010844:	687a      	ldr	r2, [r7, #4]
 8010846:	4613      	mov	r3, r2
 8010848:	009b      	lsls	r3, r3, #2
 801084a:	4413      	add	r3, r2
 801084c:	009b      	lsls	r3, r3, #2
 801084e:	4a12      	ldr	r2, [pc, #72]	@ (8010898 <prvInitialiseTaskLists+0x60>)
 8010850:	4413      	add	r3, r2
 8010852:	4618      	mov	r0, r3
 8010854:	f7fe fb53 	bl	800eefe <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	3301      	adds	r3, #1
 801085c:	607b      	str	r3, [r7, #4]
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	2b06      	cmp	r3, #6
 8010862:	d9ef      	bls.n	8010844 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010864:	480d      	ldr	r0, [pc, #52]	@ (801089c <prvInitialiseTaskLists+0x64>)
 8010866:	f7fe fb4a 	bl	800eefe <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801086a:	480d      	ldr	r0, [pc, #52]	@ (80108a0 <prvInitialiseTaskLists+0x68>)
 801086c:	f7fe fb47 	bl	800eefe <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010870:	480c      	ldr	r0, [pc, #48]	@ (80108a4 <prvInitialiseTaskLists+0x6c>)
 8010872:	f7fe fb44 	bl	800eefe <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8010876:	480c      	ldr	r0, [pc, #48]	@ (80108a8 <prvInitialiseTaskLists+0x70>)
 8010878:	f7fe fb41 	bl	800eefe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801087c:	480b      	ldr	r0, [pc, #44]	@ (80108ac <prvInitialiseTaskLists+0x74>)
 801087e:	f7fe fb3e 	bl	800eefe <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010882:	4b0b      	ldr	r3, [pc, #44]	@ (80108b0 <prvInitialiseTaskLists+0x78>)
 8010884:	4a05      	ldr	r2, [pc, #20]	@ (801089c <prvInitialiseTaskLists+0x64>)
 8010886:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8010888:	4b0a      	ldr	r3, [pc, #40]	@ (80108b4 <prvInitialiseTaskLists+0x7c>)
 801088a:	4a05      	ldr	r2, [pc, #20]	@ (80108a0 <prvInitialiseTaskLists+0x68>)
 801088c:	601a      	str	r2, [r3, #0]
}
 801088e:	bf00      	nop
 8010890:	3708      	adds	r7, #8
 8010892:	46bd      	mov	sp, r7
 8010894:	bd80      	pop	{r7, pc}
 8010896:	bf00      	nop
 8010898:	20002be8 	.word	0x20002be8
 801089c:	20002c74 	.word	0x20002c74
 80108a0:	20002c88 	.word	0x20002c88
 80108a4:	20002ca4 	.word	0x20002ca4
 80108a8:	20002cb8 	.word	0x20002cb8
 80108ac:	20002cd0 	.word	0x20002cd0
 80108b0:	20002c9c 	.word	0x20002c9c
 80108b4:	20002ca0 	.word	0x20002ca0

080108b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	b082      	sub	sp, #8
 80108bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80108be:	e019      	b.n	80108f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80108c0:	f000 fbd2 	bl	8011068 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80108c4:	4b10      	ldr	r3, [pc, #64]	@ (8010908 <prvCheckTasksWaitingTermination+0x50>)
 80108c6:	68db      	ldr	r3, [r3, #12]
 80108c8:	68db      	ldr	r3, [r3, #12]
 80108ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	3304      	adds	r3, #4
 80108d0:	4618      	mov	r0, r3
 80108d2:	f7fe fb9e 	bl	800f012 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80108d6:	4b0d      	ldr	r3, [pc, #52]	@ (801090c <prvCheckTasksWaitingTermination+0x54>)
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	3b01      	subs	r3, #1
 80108dc:	4a0b      	ldr	r2, [pc, #44]	@ (801090c <prvCheckTasksWaitingTermination+0x54>)
 80108de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80108e0:	4b0b      	ldr	r3, [pc, #44]	@ (8010910 <prvCheckTasksWaitingTermination+0x58>)
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	3b01      	subs	r3, #1
 80108e6:	4a0a      	ldr	r2, [pc, #40]	@ (8010910 <prvCheckTasksWaitingTermination+0x58>)
 80108e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80108ea:	f000 fbef 	bl	80110cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80108ee:	6878      	ldr	r0, [r7, #4]
 80108f0:	f000 f810 	bl	8010914 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80108f4:	4b06      	ldr	r3, [pc, #24]	@ (8010910 <prvCheckTasksWaitingTermination+0x58>)
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d1e1      	bne.n	80108c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80108fc:	bf00      	nop
 80108fe:	bf00      	nop
 8010900:	3708      	adds	r7, #8
 8010902:	46bd      	mov	sp, r7
 8010904:	bd80      	pop	{r7, pc}
 8010906:	bf00      	nop
 8010908:	20002cb8 	.word	0x20002cb8
 801090c:	20002ce4 	.word	0x20002ce4
 8010910:	20002ccc 	.word	0x20002ccc

08010914 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010914:	b580      	push	{r7, lr}
 8010916:	b084      	sub	sp, #16
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010922:	2b00      	cmp	r3, #0
 8010924:	d108      	bne.n	8010938 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801092a:	4618      	mov	r0, r3
 801092c:	f000 fd8c 	bl	8011448 <vPortFree>
				vPortFree( pxTCB );
 8010930:	6878      	ldr	r0, [r7, #4]
 8010932:	f000 fd89 	bl	8011448 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010936:	e019      	b.n	801096c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 801093e:	2b01      	cmp	r3, #1
 8010940:	d103      	bne.n	801094a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010942:	6878      	ldr	r0, [r7, #4]
 8010944:	f000 fd80 	bl	8011448 <vPortFree>
	}
 8010948:	e010      	b.n	801096c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8010950:	2b02      	cmp	r3, #2
 8010952:	d00b      	beq.n	801096c <prvDeleteTCB+0x58>
	__asm volatile
 8010954:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010958:	f383 8811 	msr	BASEPRI, r3
 801095c:	f3bf 8f6f 	isb	sy
 8010960:	f3bf 8f4f 	dsb	sy
 8010964:	60fb      	str	r3, [r7, #12]
}
 8010966:	bf00      	nop
 8010968:	bf00      	nop
 801096a:	e7fd      	b.n	8010968 <prvDeleteTCB+0x54>
	}
 801096c:	bf00      	nop
 801096e:	3710      	adds	r7, #16
 8010970:	46bd      	mov	sp, r7
 8010972:	bd80      	pop	{r7, pc}

08010974 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010974:	b480      	push	{r7}
 8010976:	b083      	sub	sp, #12
 8010978:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801097a:	4b0c      	ldr	r3, [pc, #48]	@ (80109ac <prvResetNextTaskUnblockTime+0x38>)
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	2b00      	cmp	r3, #0
 8010982:	d104      	bne.n	801098e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010984:	4b0a      	ldr	r3, [pc, #40]	@ (80109b0 <prvResetNextTaskUnblockTime+0x3c>)
 8010986:	f04f 32ff 	mov.w	r2, #4294967295
 801098a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801098c:	e008      	b.n	80109a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801098e:	4b07      	ldr	r3, [pc, #28]	@ (80109ac <prvResetNextTaskUnblockTime+0x38>)
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	68db      	ldr	r3, [r3, #12]
 8010994:	68db      	ldr	r3, [r3, #12]
 8010996:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	685b      	ldr	r3, [r3, #4]
 801099c:	4a04      	ldr	r2, [pc, #16]	@ (80109b0 <prvResetNextTaskUnblockTime+0x3c>)
 801099e:	6013      	str	r3, [r2, #0]
}
 80109a0:	bf00      	nop
 80109a2:	370c      	adds	r7, #12
 80109a4:	46bd      	mov	sp, r7
 80109a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109aa:	4770      	bx	lr
 80109ac:	20002c9c 	.word	0x20002c9c
 80109b0:	20002d04 	.word	0x20002d04

080109b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80109b4:	b480      	push	{r7}
 80109b6:	b083      	sub	sp, #12
 80109b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80109ba:	4b0b      	ldr	r3, [pc, #44]	@ (80109e8 <xTaskGetSchedulerState+0x34>)
 80109bc:	681b      	ldr	r3, [r3, #0]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d102      	bne.n	80109c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80109c2:	2301      	movs	r3, #1
 80109c4:	607b      	str	r3, [r7, #4]
 80109c6:	e008      	b.n	80109da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80109c8:	4b08      	ldr	r3, [pc, #32]	@ (80109ec <xTaskGetSchedulerState+0x38>)
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d102      	bne.n	80109d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80109d0:	2302      	movs	r3, #2
 80109d2:	607b      	str	r3, [r7, #4]
 80109d4:	e001      	b.n	80109da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80109d6:	2300      	movs	r3, #0
 80109d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80109da:	687b      	ldr	r3, [r7, #4]
	}
 80109dc:	4618      	mov	r0, r3
 80109de:	370c      	adds	r7, #12
 80109e0:	46bd      	mov	sp, r7
 80109e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e6:	4770      	bx	lr
 80109e8:	20002cf0 	.word	0x20002cf0
 80109ec:	20002d0c 	.word	0x20002d0c

080109f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b084      	sub	sp, #16
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80109fc:	2300      	movs	r3, #0
 80109fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d05e      	beq.n	8010ac4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010a06:	68bb      	ldr	r3, [r7, #8]
 8010a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a0a:	4b31      	ldr	r3, [pc, #196]	@ (8010ad0 <xTaskPriorityInherit+0xe0>)
 8010a0c:	681b      	ldr	r3, [r3, #0]
 8010a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a10:	429a      	cmp	r2, r3
 8010a12:	d24e      	bcs.n	8010ab2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010a14:	68bb      	ldr	r3, [r7, #8]
 8010a16:	699b      	ldr	r3, [r3, #24]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	db06      	blt.n	8010a2a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a1c:	4b2c      	ldr	r3, [pc, #176]	@ (8010ad0 <xTaskPriorityInherit+0xe0>)
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a22:	f1c3 0207 	rsb	r2, r3, #7
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010a2a:	68bb      	ldr	r3, [r7, #8]
 8010a2c:	6959      	ldr	r1, [r3, #20]
 8010a2e:	68bb      	ldr	r3, [r7, #8]
 8010a30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a32:	4613      	mov	r3, r2
 8010a34:	009b      	lsls	r3, r3, #2
 8010a36:	4413      	add	r3, r2
 8010a38:	009b      	lsls	r3, r3, #2
 8010a3a:	4a26      	ldr	r2, [pc, #152]	@ (8010ad4 <xTaskPriorityInherit+0xe4>)
 8010a3c:	4413      	add	r3, r2
 8010a3e:	4299      	cmp	r1, r3
 8010a40:	d12f      	bne.n	8010aa2 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010a42:	68bb      	ldr	r3, [r7, #8]
 8010a44:	3304      	adds	r3, #4
 8010a46:	4618      	mov	r0, r3
 8010a48:	f7fe fae3 	bl	800f012 <uxListRemove>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d10a      	bne.n	8010a68 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8010a52:	68bb      	ldr	r3, [r7, #8]
 8010a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a56:	2201      	movs	r2, #1
 8010a58:	fa02 f303 	lsl.w	r3, r2, r3
 8010a5c:	43da      	mvns	r2, r3
 8010a5e:	4b1e      	ldr	r3, [pc, #120]	@ (8010ad8 <xTaskPriorityInherit+0xe8>)
 8010a60:	681b      	ldr	r3, [r3, #0]
 8010a62:	4013      	ands	r3, r2
 8010a64:	4a1c      	ldr	r2, [pc, #112]	@ (8010ad8 <xTaskPriorityInherit+0xe8>)
 8010a66:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010a68:	4b19      	ldr	r3, [pc, #100]	@ (8010ad0 <xTaskPriorityInherit+0xe0>)
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a6e:	68bb      	ldr	r3, [r7, #8]
 8010a70:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010a72:	68bb      	ldr	r3, [r7, #8]
 8010a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a76:	2201      	movs	r2, #1
 8010a78:	409a      	lsls	r2, r3
 8010a7a:	4b17      	ldr	r3, [pc, #92]	@ (8010ad8 <xTaskPriorityInherit+0xe8>)
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	4313      	orrs	r3, r2
 8010a80:	4a15      	ldr	r2, [pc, #84]	@ (8010ad8 <xTaskPriorityInherit+0xe8>)
 8010a82:	6013      	str	r3, [r2, #0]
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a88:	4613      	mov	r3, r2
 8010a8a:	009b      	lsls	r3, r3, #2
 8010a8c:	4413      	add	r3, r2
 8010a8e:	009b      	lsls	r3, r3, #2
 8010a90:	4a10      	ldr	r2, [pc, #64]	@ (8010ad4 <xTaskPriorityInherit+0xe4>)
 8010a92:	441a      	add	r2, r3
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	3304      	adds	r3, #4
 8010a98:	4619      	mov	r1, r3
 8010a9a:	4610      	mov	r0, r2
 8010a9c:	f7fe fa5c 	bl	800ef58 <vListInsertEnd>
 8010aa0:	e004      	b.n	8010aac <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8010aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8010ad0 <xTaskPriorityInherit+0xe0>)
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010aa8:	68bb      	ldr	r3, [r7, #8]
 8010aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010aac:	2301      	movs	r3, #1
 8010aae:	60fb      	str	r3, [r7, #12]
 8010ab0:	e008      	b.n	8010ac4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8010ab2:	68bb      	ldr	r3, [r7, #8]
 8010ab4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010ab6:	4b06      	ldr	r3, [pc, #24]	@ (8010ad0 <xTaskPriorityInherit+0xe0>)
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010abc:	429a      	cmp	r2, r3
 8010abe:	d201      	bcs.n	8010ac4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010ac0:	2301      	movs	r3, #1
 8010ac2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010ac4:	68fb      	ldr	r3, [r7, #12]
	}
 8010ac6:	4618      	mov	r0, r3
 8010ac8:	3710      	adds	r7, #16
 8010aca:	46bd      	mov	sp, r7
 8010acc:	bd80      	pop	{r7, pc}
 8010ace:	bf00      	nop
 8010ad0:	20002be4 	.word	0x20002be4
 8010ad4:	20002be8 	.word	0x20002be8
 8010ad8:	20002cec 	.word	0x20002cec

08010adc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b086      	sub	sp, #24
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010ae8:	2300      	movs	r3, #0
 8010aea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d070      	beq.n	8010bd4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010af2:	4b3b      	ldr	r3, [pc, #236]	@ (8010be0 <xTaskPriorityDisinherit+0x104>)
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	693a      	ldr	r2, [r7, #16]
 8010af8:	429a      	cmp	r2, r3
 8010afa:	d00b      	beq.n	8010b14 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010afc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b00:	f383 8811 	msr	BASEPRI, r3
 8010b04:	f3bf 8f6f 	isb	sy
 8010b08:	f3bf 8f4f 	dsb	sy
 8010b0c:	60fb      	str	r3, [r7, #12]
}
 8010b0e:	bf00      	nop
 8010b10:	bf00      	nop
 8010b12:	e7fd      	b.n	8010b10 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010b14:	693b      	ldr	r3, [r7, #16]
 8010b16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d10b      	bne.n	8010b34 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b20:	f383 8811 	msr	BASEPRI, r3
 8010b24:	f3bf 8f6f 	isb	sy
 8010b28:	f3bf 8f4f 	dsb	sy
 8010b2c:	60bb      	str	r3, [r7, #8]
}
 8010b2e:	bf00      	nop
 8010b30:	bf00      	nop
 8010b32:	e7fd      	b.n	8010b30 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010b34:	693b      	ldr	r3, [r7, #16]
 8010b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b38:	1e5a      	subs	r2, r3, #1
 8010b3a:	693b      	ldr	r3, [r7, #16]
 8010b3c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010b3e:	693b      	ldr	r3, [r7, #16]
 8010b40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b42:	693b      	ldr	r3, [r7, #16]
 8010b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b46:	429a      	cmp	r2, r3
 8010b48:	d044      	beq.n	8010bd4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8010b4a:	693b      	ldr	r3, [r7, #16]
 8010b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d140      	bne.n	8010bd4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b52:	693b      	ldr	r3, [r7, #16]
 8010b54:	3304      	adds	r3, #4
 8010b56:	4618      	mov	r0, r3
 8010b58:	f7fe fa5b 	bl	800f012 <uxListRemove>
 8010b5c:	4603      	mov	r3, r0
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d115      	bne.n	8010b8e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010b62:	693b      	ldr	r3, [r7, #16]
 8010b64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b66:	491f      	ldr	r1, [pc, #124]	@ (8010be4 <xTaskPriorityDisinherit+0x108>)
 8010b68:	4613      	mov	r3, r2
 8010b6a:	009b      	lsls	r3, r3, #2
 8010b6c:	4413      	add	r3, r2
 8010b6e:	009b      	lsls	r3, r3, #2
 8010b70:	440b      	add	r3, r1
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d10a      	bne.n	8010b8e <xTaskPriorityDisinherit+0xb2>
 8010b78:	693b      	ldr	r3, [r7, #16]
 8010b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b7c:	2201      	movs	r2, #1
 8010b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8010b82:	43da      	mvns	r2, r3
 8010b84:	4b18      	ldr	r3, [pc, #96]	@ (8010be8 <xTaskPriorityDisinherit+0x10c>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	4013      	ands	r3, r2
 8010b8a:	4a17      	ldr	r2, [pc, #92]	@ (8010be8 <xTaskPriorityDisinherit+0x10c>)
 8010b8c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8010b8e:	693b      	ldr	r3, [r7, #16]
 8010b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010b92:	693b      	ldr	r3, [r7, #16]
 8010b94:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b96:	693b      	ldr	r3, [r7, #16]
 8010b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b9a:	f1c3 0207 	rsb	r2, r3, #7
 8010b9e:	693b      	ldr	r3, [r7, #16]
 8010ba0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8010ba2:	693b      	ldr	r3, [r7, #16]
 8010ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ba6:	2201      	movs	r2, #1
 8010ba8:	409a      	lsls	r2, r3
 8010baa:	4b0f      	ldr	r3, [pc, #60]	@ (8010be8 <xTaskPriorityDisinherit+0x10c>)
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	4313      	orrs	r3, r2
 8010bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8010be8 <xTaskPriorityDisinherit+0x10c>)
 8010bb2:	6013      	str	r3, [r2, #0]
 8010bb4:	693b      	ldr	r3, [r7, #16]
 8010bb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bb8:	4613      	mov	r3, r2
 8010bba:	009b      	lsls	r3, r3, #2
 8010bbc:	4413      	add	r3, r2
 8010bbe:	009b      	lsls	r3, r3, #2
 8010bc0:	4a08      	ldr	r2, [pc, #32]	@ (8010be4 <xTaskPriorityDisinherit+0x108>)
 8010bc2:	441a      	add	r2, r3
 8010bc4:	693b      	ldr	r3, [r7, #16]
 8010bc6:	3304      	adds	r3, #4
 8010bc8:	4619      	mov	r1, r3
 8010bca:	4610      	mov	r0, r2
 8010bcc:	f7fe f9c4 	bl	800ef58 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010bd0:	2301      	movs	r3, #1
 8010bd2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010bd4:	697b      	ldr	r3, [r7, #20]
	}
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	3718      	adds	r7, #24
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}
 8010bde:	bf00      	nop
 8010be0:	20002be4 	.word	0x20002be4
 8010be4:	20002be8 	.word	0x20002be8
 8010be8:	20002cec 	.word	0x20002cec

08010bec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b088      	sub	sp, #32
 8010bf0:	af00      	add	r7, sp, #0
 8010bf2:	6078      	str	r0, [r7, #4]
 8010bf4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010bf6:	687b      	ldr	r3, [r7, #4]
 8010bf8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010bfa:	2301      	movs	r3, #1
 8010bfc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d079      	beq.n	8010cf8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010c04:	69bb      	ldr	r3, [r7, #24]
 8010c06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	d10b      	bne.n	8010c24 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c10:	f383 8811 	msr	BASEPRI, r3
 8010c14:	f3bf 8f6f 	isb	sy
 8010c18:	f3bf 8f4f 	dsb	sy
 8010c1c:	60fb      	str	r3, [r7, #12]
}
 8010c1e:	bf00      	nop
 8010c20:	bf00      	nop
 8010c22:	e7fd      	b.n	8010c20 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010c24:	69bb      	ldr	r3, [r7, #24]
 8010c26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c28:	683a      	ldr	r2, [r7, #0]
 8010c2a:	429a      	cmp	r2, r3
 8010c2c:	d902      	bls.n	8010c34 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010c2e:	683b      	ldr	r3, [r7, #0]
 8010c30:	61fb      	str	r3, [r7, #28]
 8010c32:	e002      	b.n	8010c3a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010c34:	69bb      	ldr	r3, [r7, #24]
 8010c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c38:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010c3a:	69bb      	ldr	r3, [r7, #24]
 8010c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c3e:	69fa      	ldr	r2, [r7, #28]
 8010c40:	429a      	cmp	r2, r3
 8010c42:	d059      	beq.n	8010cf8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010c44:	69bb      	ldr	r3, [r7, #24]
 8010c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010c48:	697a      	ldr	r2, [r7, #20]
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d154      	bne.n	8010cf8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010c4e:	4b2c      	ldr	r3, [pc, #176]	@ (8010d00 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8010c50:	681b      	ldr	r3, [r3, #0]
 8010c52:	69ba      	ldr	r2, [r7, #24]
 8010c54:	429a      	cmp	r2, r3
 8010c56:	d10b      	bne.n	8010c70 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8010c58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c5c:	f383 8811 	msr	BASEPRI, r3
 8010c60:	f3bf 8f6f 	isb	sy
 8010c64:	f3bf 8f4f 	dsb	sy
 8010c68:	60bb      	str	r3, [r7, #8]
}
 8010c6a:	bf00      	nop
 8010c6c:	bf00      	nop
 8010c6e:	e7fd      	b.n	8010c6c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010c70:	69bb      	ldr	r3, [r7, #24]
 8010c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c74:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010c76:	69bb      	ldr	r3, [r7, #24]
 8010c78:	69fa      	ldr	r2, [r7, #28]
 8010c7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010c7c:	69bb      	ldr	r3, [r7, #24]
 8010c7e:	699b      	ldr	r3, [r3, #24]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	db04      	blt.n	8010c8e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010c84:	69fb      	ldr	r3, [r7, #28]
 8010c86:	f1c3 0207 	rsb	r2, r3, #7
 8010c8a:	69bb      	ldr	r3, [r7, #24]
 8010c8c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010c8e:	69bb      	ldr	r3, [r7, #24]
 8010c90:	6959      	ldr	r1, [r3, #20]
 8010c92:	693a      	ldr	r2, [r7, #16]
 8010c94:	4613      	mov	r3, r2
 8010c96:	009b      	lsls	r3, r3, #2
 8010c98:	4413      	add	r3, r2
 8010c9a:	009b      	lsls	r3, r3, #2
 8010c9c:	4a19      	ldr	r2, [pc, #100]	@ (8010d04 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010c9e:	4413      	add	r3, r2
 8010ca0:	4299      	cmp	r1, r3
 8010ca2:	d129      	bne.n	8010cf8 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010ca4:	69bb      	ldr	r3, [r7, #24]
 8010ca6:	3304      	adds	r3, #4
 8010ca8:	4618      	mov	r0, r3
 8010caa:	f7fe f9b2 	bl	800f012 <uxListRemove>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d10a      	bne.n	8010cca <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8010cb4:	69bb      	ldr	r3, [r7, #24]
 8010cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cb8:	2201      	movs	r2, #1
 8010cba:	fa02 f303 	lsl.w	r3, r2, r3
 8010cbe:	43da      	mvns	r2, r3
 8010cc0:	4b11      	ldr	r3, [pc, #68]	@ (8010d08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	4013      	ands	r3, r2
 8010cc6:	4a10      	ldr	r2, [pc, #64]	@ (8010d08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010cc8:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010cca:	69bb      	ldr	r3, [r7, #24]
 8010ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010cce:	2201      	movs	r2, #1
 8010cd0:	409a      	lsls	r2, r3
 8010cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8010d08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010cd4:	681b      	ldr	r3, [r3, #0]
 8010cd6:	4313      	orrs	r3, r2
 8010cd8:	4a0b      	ldr	r2, [pc, #44]	@ (8010d08 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8010cda:	6013      	str	r3, [r2, #0]
 8010cdc:	69bb      	ldr	r3, [r7, #24]
 8010cde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ce0:	4613      	mov	r3, r2
 8010ce2:	009b      	lsls	r3, r3, #2
 8010ce4:	4413      	add	r3, r2
 8010ce6:	009b      	lsls	r3, r3, #2
 8010ce8:	4a06      	ldr	r2, [pc, #24]	@ (8010d04 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8010cea:	441a      	add	r2, r3
 8010cec:	69bb      	ldr	r3, [r7, #24]
 8010cee:	3304      	adds	r3, #4
 8010cf0:	4619      	mov	r1, r3
 8010cf2:	4610      	mov	r0, r2
 8010cf4:	f7fe f930 	bl	800ef58 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010cf8:	bf00      	nop
 8010cfa:	3720      	adds	r7, #32
 8010cfc:	46bd      	mov	sp, r7
 8010cfe:	bd80      	pop	{r7, pc}
 8010d00:	20002be4 	.word	0x20002be4
 8010d04:	20002be8 	.word	0x20002be8
 8010d08:	20002cec 	.word	0x20002cec

08010d0c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010d0c:	b480      	push	{r7}
 8010d0e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010d10:	4b07      	ldr	r3, [pc, #28]	@ (8010d30 <pvTaskIncrementMutexHeldCount+0x24>)
 8010d12:	681b      	ldr	r3, [r3, #0]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d004      	beq.n	8010d22 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010d18:	4b05      	ldr	r3, [pc, #20]	@ (8010d30 <pvTaskIncrementMutexHeldCount+0x24>)
 8010d1a:	681b      	ldr	r3, [r3, #0]
 8010d1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010d1e:	3201      	adds	r2, #1
 8010d20:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8010d22:	4b03      	ldr	r3, [pc, #12]	@ (8010d30 <pvTaskIncrementMutexHeldCount+0x24>)
 8010d24:	681b      	ldr	r3, [r3, #0]
	}
 8010d26:	4618      	mov	r0, r3
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2e:	4770      	bx	lr
 8010d30:	20002be4 	.word	0x20002be4

08010d34 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010d34:	b580      	push	{r7, lr}
 8010d36:	b084      	sub	sp, #16
 8010d38:	af00      	add	r7, sp, #0
 8010d3a:	6078      	str	r0, [r7, #4]
 8010d3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010d3e:	4b29      	ldr	r3, [pc, #164]	@ (8010de4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010d44:	4b28      	ldr	r3, [pc, #160]	@ (8010de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	3304      	adds	r3, #4
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f7fe f961 	bl	800f012 <uxListRemove>
 8010d50:	4603      	mov	r3, r0
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d10b      	bne.n	8010d6e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8010d56:	4b24      	ldr	r3, [pc, #144]	@ (8010de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d5c:	2201      	movs	r2, #1
 8010d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8010d62:	43da      	mvns	r2, r3
 8010d64:	4b21      	ldr	r3, [pc, #132]	@ (8010dec <prvAddCurrentTaskToDelayedList+0xb8>)
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	4013      	ands	r3, r2
 8010d6a:	4a20      	ldr	r2, [pc, #128]	@ (8010dec <prvAddCurrentTaskToDelayedList+0xb8>)
 8010d6c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d74:	d10a      	bne.n	8010d8c <prvAddCurrentTaskToDelayedList+0x58>
 8010d76:	683b      	ldr	r3, [r7, #0]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d007      	beq.n	8010d8c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8010de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	3304      	adds	r3, #4
 8010d82:	4619      	mov	r1, r3
 8010d84:	481a      	ldr	r0, [pc, #104]	@ (8010df0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8010d86:	f7fe f8e7 	bl	800ef58 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010d8a:	e026      	b.n	8010dda <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010d8c:	68fa      	ldr	r2, [r7, #12]
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	4413      	add	r3, r2
 8010d92:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010d94:	4b14      	ldr	r3, [pc, #80]	@ (8010de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	68ba      	ldr	r2, [r7, #8]
 8010d9a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010d9c:	68ba      	ldr	r2, [r7, #8]
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	429a      	cmp	r2, r3
 8010da2:	d209      	bcs.n	8010db8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010da4:	4b13      	ldr	r3, [pc, #76]	@ (8010df4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8010da6:	681a      	ldr	r2, [r3, #0]
 8010da8:	4b0f      	ldr	r3, [pc, #60]	@ (8010de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	3304      	adds	r3, #4
 8010dae:	4619      	mov	r1, r3
 8010db0:	4610      	mov	r0, r2
 8010db2:	f7fe f8f5 	bl	800efa0 <vListInsert>
}
 8010db6:	e010      	b.n	8010dda <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010db8:	4b0f      	ldr	r3, [pc, #60]	@ (8010df8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8010dba:	681a      	ldr	r2, [r3, #0]
 8010dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8010de8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	3304      	adds	r3, #4
 8010dc2:	4619      	mov	r1, r3
 8010dc4:	4610      	mov	r0, r2
 8010dc6:	f7fe f8eb 	bl	800efa0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010dca:	4b0c      	ldr	r3, [pc, #48]	@ (8010dfc <prvAddCurrentTaskToDelayedList+0xc8>)
 8010dcc:	681b      	ldr	r3, [r3, #0]
 8010dce:	68ba      	ldr	r2, [r7, #8]
 8010dd0:	429a      	cmp	r2, r3
 8010dd2:	d202      	bcs.n	8010dda <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010dd4:	4a09      	ldr	r2, [pc, #36]	@ (8010dfc <prvAddCurrentTaskToDelayedList+0xc8>)
 8010dd6:	68bb      	ldr	r3, [r7, #8]
 8010dd8:	6013      	str	r3, [r2, #0]
}
 8010dda:	bf00      	nop
 8010ddc:	3710      	adds	r7, #16
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
 8010de2:	bf00      	nop
 8010de4:	20002ce8 	.word	0x20002ce8
 8010de8:	20002be4 	.word	0x20002be4
 8010dec:	20002cec 	.word	0x20002cec
 8010df0:	20002cd0 	.word	0x20002cd0
 8010df4:	20002ca0 	.word	0x20002ca0
 8010df8:	20002c9c 	.word	0x20002c9c
 8010dfc:	20002d04 	.word	0x20002d04

08010e00 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010e00:	b480      	push	{r7}
 8010e02:	b085      	sub	sp, #20
 8010e04:	af00      	add	r7, sp, #0
 8010e06:	60f8      	str	r0, [r7, #12]
 8010e08:	60b9      	str	r1, [r7, #8]
 8010e0a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	3b04      	subs	r3, #4
 8010e10:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010e18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	3b04      	subs	r3, #4
 8010e1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010e20:	68bb      	ldr	r3, [r7, #8]
 8010e22:	f023 0201 	bic.w	r2, r3, #1
 8010e26:	68fb      	ldr	r3, [r7, #12]
 8010e28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010e2a:	68fb      	ldr	r3, [r7, #12]
 8010e2c:	3b04      	subs	r3, #4
 8010e2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010e30:	4a0c      	ldr	r2, [pc, #48]	@ (8010e64 <pxPortInitialiseStack+0x64>)
 8010e32:	68fb      	ldr	r3, [r7, #12]
 8010e34:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	3b14      	subs	r3, #20
 8010e3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010e3c:	687a      	ldr	r2, [r7, #4]
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010e42:	68fb      	ldr	r3, [r7, #12]
 8010e44:	3b04      	subs	r3, #4
 8010e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f06f 0202 	mvn.w	r2, #2
 8010e4e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010e50:	68fb      	ldr	r3, [r7, #12]
 8010e52:	3b20      	subs	r3, #32
 8010e54:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010e56:	68fb      	ldr	r3, [r7, #12]
}
 8010e58:	4618      	mov	r0, r3
 8010e5a:	3714      	adds	r7, #20
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e62:	4770      	bx	lr
 8010e64:	08010e69 	.word	0x08010e69

08010e68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010e68:	b480      	push	{r7}
 8010e6a:	b085      	sub	sp, #20
 8010e6c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010e6e:	2300      	movs	r3, #0
 8010e70:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010e72:	4b13      	ldr	r3, [pc, #76]	@ (8010ec0 <prvTaskExitError+0x58>)
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e7a:	d00b      	beq.n	8010e94 <prvTaskExitError+0x2c>
	__asm volatile
 8010e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e80:	f383 8811 	msr	BASEPRI, r3
 8010e84:	f3bf 8f6f 	isb	sy
 8010e88:	f3bf 8f4f 	dsb	sy
 8010e8c:	60fb      	str	r3, [r7, #12]
}
 8010e8e:	bf00      	nop
 8010e90:	bf00      	nop
 8010e92:	e7fd      	b.n	8010e90 <prvTaskExitError+0x28>
	__asm volatile
 8010e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e98:	f383 8811 	msr	BASEPRI, r3
 8010e9c:	f3bf 8f6f 	isb	sy
 8010ea0:	f3bf 8f4f 	dsb	sy
 8010ea4:	60bb      	str	r3, [r7, #8]
}
 8010ea6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010ea8:	bf00      	nop
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d0fc      	beq.n	8010eaa <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010eb0:	bf00      	nop
 8010eb2:	bf00      	nop
 8010eb4:	3714      	adds	r7, #20
 8010eb6:	46bd      	mov	sp, r7
 8010eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ebc:	4770      	bx	lr
 8010ebe:	bf00      	nop
 8010ec0:	20000030 	.word	0x20000030
	...

08010ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010ed0:	4b07      	ldr	r3, [pc, #28]	@ (8010ef0 <pxCurrentTCBConst2>)
 8010ed2:	6819      	ldr	r1, [r3, #0]
 8010ed4:	6808      	ldr	r0, [r1, #0]
 8010ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010eda:	f380 8809 	msr	PSP, r0
 8010ede:	f3bf 8f6f 	isb	sy
 8010ee2:	f04f 0000 	mov.w	r0, #0
 8010ee6:	f380 8811 	msr	BASEPRI, r0
 8010eea:	4770      	bx	lr
 8010eec:	f3af 8000 	nop.w

08010ef0 <pxCurrentTCBConst2>:
 8010ef0:	20002be4 	.word	0x20002be4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010ef4:	bf00      	nop
 8010ef6:	bf00      	nop

08010ef8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010ef8:	4808      	ldr	r0, [pc, #32]	@ (8010f1c <prvPortStartFirstTask+0x24>)
 8010efa:	6800      	ldr	r0, [r0, #0]
 8010efc:	6800      	ldr	r0, [r0, #0]
 8010efe:	f380 8808 	msr	MSP, r0
 8010f02:	f04f 0000 	mov.w	r0, #0
 8010f06:	f380 8814 	msr	CONTROL, r0
 8010f0a:	b662      	cpsie	i
 8010f0c:	b661      	cpsie	f
 8010f0e:	f3bf 8f4f 	dsb	sy
 8010f12:	f3bf 8f6f 	isb	sy
 8010f16:	df00      	svc	0
 8010f18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010f1a:	bf00      	nop
 8010f1c:	e000ed08 	.word	0xe000ed08

08010f20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	b086      	sub	sp, #24
 8010f24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010f26:	4b47      	ldr	r3, [pc, #284]	@ (8011044 <xPortStartScheduler+0x124>)
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	4a47      	ldr	r2, [pc, #284]	@ (8011048 <xPortStartScheduler+0x128>)
 8010f2c:	4293      	cmp	r3, r2
 8010f2e:	d10b      	bne.n	8010f48 <xPortStartScheduler+0x28>
	__asm volatile
 8010f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f34:	f383 8811 	msr	BASEPRI, r3
 8010f38:	f3bf 8f6f 	isb	sy
 8010f3c:	f3bf 8f4f 	dsb	sy
 8010f40:	613b      	str	r3, [r7, #16]
}
 8010f42:	bf00      	nop
 8010f44:	bf00      	nop
 8010f46:	e7fd      	b.n	8010f44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010f48:	4b3e      	ldr	r3, [pc, #248]	@ (8011044 <xPortStartScheduler+0x124>)
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	4a3f      	ldr	r2, [pc, #252]	@ (801104c <xPortStartScheduler+0x12c>)
 8010f4e:	4293      	cmp	r3, r2
 8010f50:	d10b      	bne.n	8010f6a <xPortStartScheduler+0x4a>
	__asm volatile
 8010f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f56:	f383 8811 	msr	BASEPRI, r3
 8010f5a:	f3bf 8f6f 	isb	sy
 8010f5e:	f3bf 8f4f 	dsb	sy
 8010f62:	60fb      	str	r3, [r7, #12]
}
 8010f64:	bf00      	nop
 8010f66:	bf00      	nop
 8010f68:	e7fd      	b.n	8010f66 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010f6a:	4b39      	ldr	r3, [pc, #228]	@ (8011050 <xPortStartScheduler+0x130>)
 8010f6c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010f6e:	697b      	ldr	r3, [r7, #20]
 8010f70:	781b      	ldrb	r3, [r3, #0]
 8010f72:	b2db      	uxtb	r3, r3
 8010f74:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010f76:	697b      	ldr	r3, [r7, #20]
 8010f78:	22ff      	movs	r2, #255	@ 0xff
 8010f7a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010f7c:	697b      	ldr	r3, [r7, #20]
 8010f7e:	781b      	ldrb	r3, [r3, #0]
 8010f80:	b2db      	uxtb	r3, r3
 8010f82:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010f84:	78fb      	ldrb	r3, [r7, #3]
 8010f86:	b2db      	uxtb	r3, r3
 8010f88:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8010f8c:	b2da      	uxtb	r2, r3
 8010f8e:	4b31      	ldr	r3, [pc, #196]	@ (8011054 <xPortStartScheduler+0x134>)
 8010f90:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010f92:	4b31      	ldr	r3, [pc, #196]	@ (8011058 <xPortStartScheduler+0x138>)
 8010f94:	2207      	movs	r2, #7
 8010f96:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010f98:	e009      	b.n	8010fae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8010f9a:	4b2f      	ldr	r3, [pc, #188]	@ (8011058 <xPortStartScheduler+0x138>)
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	3b01      	subs	r3, #1
 8010fa0:	4a2d      	ldr	r2, [pc, #180]	@ (8011058 <xPortStartScheduler+0x138>)
 8010fa2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010fa4:	78fb      	ldrb	r3, [r7, #3]
 8010fa6:	b2db      	uxtb	r3, r3
 8010fa8:	005b      	lsls	r3, r3, #1
 8010faa:	b2db      	uxtb	r3, r3
 8010fac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010fae:	78fb      	ldrb	r3, [r7, #3]
 8010fb0:	b2db      	uxtb	r3, r3
 8010fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fb6:	2b80      	cmp	r3, #128	@ 0x80
 8010fb8:	d0ef      	beq.n	8010f9a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010fba:	4b27      	ldr	r3, [pc, #156]	@ (8011058 <xPortStartScheduler+0x138>)
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	f1c3 0307 	rsb	r3, r3, #7
 8010fc2:	2b04      	cmp	r3, #4
 8010fc4:	d00b      	beq.n	8010fde <xPortStartScheduler+0xbe>
	__asm volatile
 8010fc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fca:	f383 8811 	msr	BASEPRI, r3
 8010fce:	f3bf 8f6f 	isb	sy
 8010fd2:	f3bf 8f4f 	dsb	sy
 8010fd6:	60bb      	str	r3, [r7, #8]
}
 8010fd8:	bf00      	nop
 8010fda:	bf00      	nop
 8010fdc:	e7fd      	b.n	8010fda <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010fde:	4b1e      	ldr	r3, [pc, #120]	@ (8011058 <xPortStartScheduler+0x138>)
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	021b      	lsls	r3, r3, #8
 8010fe4:	4a1c      	ldr	r2, [pc, #112]	@ (8011058 <xPortStartScheduler+0x138>)
 8010fe6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8011058 <xPortStartScheduler+0x138>)
 8010fea:	681b      	ldr	r3, [r3, #0]
 8010fec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010ff0:	4a19      	ldr	r2, [pc, #100]	@ (8011058 <xPortStartScheduler+0x138>)
 8010ff2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	b2da      	uxtb	r2, r3
 8010ff8:	697b      	ldr	r3, [r7, #20]
 8010ffa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010ffc:	4b17      	ldr	r3, [pc, #92]	@ (801105c <xPortStartScheduler+0x13c>)
 8010ffe:	681b      	ldr	r3, [r3, #0]
 8011000:	4a16      	ldr	r2, [pc, #88]	@ (801105c <xPortStartScheduler+0x13c>)
 8011002:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011006:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011008:	4b14      	ldr	r3, [pc, #80]	@ (801105c <xPortStartScheduler+0x13c>)
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	4a13      	ldr	r2, [pc, #76]	@ (801105c <xPortStartScheduler+0x13c>)
 801100e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011012:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011014:	f000 f8da 	bl	80111cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011018:	4b11      	ldr	r3, [pc, #68]	@ (8011060 <xPortStartScheduler+0x140>)
 801101a:	2200      	movs	r2, #0
 801101c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801101e:	f000 f8f9 	bl	8011214 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011022:	4b10      	ldr	r3, [pc, #64]	@ (8011064 <xPortStartScheduler+0x144>)
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	4a0f      	ldr	r2, [pc, #60]	@ (8011064 <xPortStartScheduler+0x144>)
 8011028:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801102c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801102e:	f7ff ff63 	bl	8010ef8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011032:	f7ff fa7d 	bl	8010530 <vTaskSwitchContext>
	prvTaskExitError();
 8011036:	f7ff ff17 	bl	8010e68 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801103a:	2300      	movs	r3, #0
}
 801103c:	4618      	mov	r0, r3
 801103e:	3718      	adds	r7, #24
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}
 8011044:	e000ed00 	.word	0xe000ed00
 8011048:	410fc271 	.word	0x410fc271
 801104c:	410fc270 	.word	0x410fc270
 8011050:	e000e400 	.word	0xe000e400
 8011054:	20002d10 	.word	0x20002d10
 8011058:	20002d14 	.word	0x20002d14
 801105c:	e000ed20 	.word	0xe000ed20
 8011060:	20000030 	.word	0x20000030
 8011064:	e000ef34 	.word	0xe000ef34

08011068 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011068:	b480      	push	{r7}
 801106a:	b083      	sub	sp, #12
 801106c:	af00      	add	r7, sp, #0
	__asm volatile
 801106e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011072:	f383 8811 	msr	BASEPRI, r3
 8011076:	f3bf 8f6f 	isb	sy
 801107a:	f3bf 8f4f 	dsb	sy
 801107e:	607b      	str	r3, [r7, #4]
}
 8011080:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011082:	4b10      	ldr	r3, [pc, #64]	@ (80110c4 <vPortEnterCritical+0x5c>)
 8011084:	681b      	ldr	r3, [r3, #0]
 8011086:	3301      	adds	r3, #1
 8011088:	4a0e      	ldr	r2, [pc, #56]	@ (80110c4 <vPortEnterCritical+0x5c>)
 801108a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801108c:	4b0d      	ldr	r3, [pc, #52]	@ (80110c4 <vPortEnterCritical+0x5c>)
 801108e:	681b      	ldr	r3, [r3, #0]
 8011090:	2b01      	cmp	r3, #1
 8011092:	d110      	bne.n	80110b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011094:	4b0c      	ldr	r3, [pc, #48]	@ (80110c8 <vPortEnterCritical+0x60>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	b2db      	uxtb	r3, r3
 801109a:	2b00      	cmp	r3, #0
 801109c:	d00b      	beq.n	80110b6 <vPortEnterCritical+0x4e>
	__asm volatile
 801109e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110a2:	f383 8811 	msr	BASEPRI, r3
 80110a6:	f3bf 8f6f 	isb	sy
 80110aa:	f3bf 8f4f 	dsb	sy
 80110ae:	603b      	str	r3, [r7, #0]
}
 80110b0:	bf00      	nop
 80110b2:	bf00      	nop
 80110b4:	e7fd      	b.n	80110b2 <vPortEnterCritical+0x4a>
	}
}
 80110b6:	bf00      	nop
 80110b8:	370c      	adds	r7, #12
 80110ba:	46bd      	mov	sp, r7
 80110bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110c0:	4770      	bx	lr
 80110c2:	bf00      	nop
 80110c4:	20000030 	.word	0x20000030
 80110c8:	e000ed04 	.word	0xe000ed04

080110cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80110cc:	b480      	push	{r7}
 80110ce:	b083      	sub	sp, #12
 80110d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80110d2:	4b12      	ldr	r3, [pc, #72]	@ (801111c <vPortExitCritical+0x50>)
 80110d4:	681b      	ldr	r3, [r3, #0]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d10b      	bne.n	80110f2 <vPortExitCritical+0x26>
	__asm volatile
 80110da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110de:	f383 8811 	msr	BASEPRI, r3
 80110e2:	f3bf 8f6f 	isb	sy
 80110e6:	f3bf 8f4f 	dsb	sy
 80110ea:	607b      	str	r3, [r7, #4]
}
 80110ec:	bf00      	nop
 80110ee:	bf00      	nop
 80110f0:	e7fd      	b.n	80110ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80110f2:	4b0a      	ldr	r3, [pc, #40]	@ (801111c <vPortExitCritical+0x50>)
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	3b01      	subs	r3, #1
 80110f8:	4a08      	ldr	r2, [pc, #32]	@ (801111c <vPortExitCritical+0x50>)
 80110fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80110fc:	4b07      	ldr	r3, [pc, #28]	@ (801111c <vPortExitCritical+0x50>)
 80110fe:	681b      	ldr	r3, [r3, #0]
 8011100:	2b00      	cmp	r3, #0
 8011102:	d105      	bne.n	8011110 <vPortExitCritical+0x44>
 8011104:	2300      	movs	r3, #0
 8011106:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011108:	683b      	ldr	r3, [r7, #0]
 801110a:	f383 8811 	msr	BASEPRI, r3
}
 801110e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011110:	bf00      	nop
 8011112:	370c      	adds	r7, #12
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr
 801111c:	20000030 	.word	0x20000030

08011120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011120:	f3ef 8009 	mrs	r0, PSP
 8011124:	f3bf 8f6f 	isb	sy
 8011128:	4b15      	ldr	r3, [pc, #84]	@ (8011180 <pxCurrentTCBConst>)
 801112a:	681a      	ldr	r2, [r3, #0]
 801112c:	f01e 0f10 	tst.w	lr, #16
 8011130:	bf08      	it	eq
 8011132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801113a:	6010      	str	r0, [r2, #0]
 801113c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011140:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011144:	f380 8811 	msr	BASEPRI, r0
 8011148:	f3bf 8f4f 	dsb	sy
 801114c:	f3bf 8f6f 	isb	sy
 8011150:	f7ff f9ee 	bl	8010530 <vTaskSwitchContext>
 8011154:	f04f 0000 	mov.w	r0, #0
 8011158:	f380 8811 	msr	BASEPRI, r0
 801115c:	bc09      	pop	{r0, r3}
 801115e:	6819      	ldr	r1, [r3, #0]
 8011160:	6808      	ldr	r0, [r1, #0]
 8011162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011166:	f01e 0f10 	tst.w	lr, #16
 801116a:	bf08      	it	eq
 801116c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011170:	f380 8809 	msr	PSP, r0
 8011174:	f3bf 8f6f 	isb	sy
 8011178:	4770      	bx	lr
 801117a:	bf00      	nop
 801117c:	f3af 8000 	nop.w

08011180 <pxCurrentTCBConst>:
 8011180:	20002be4 	.word	0x20002be4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011184:	bf00      	nop
 8011186:	bf00      	nop

08011188 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011188:	b580      	push	{r7, lr}
 801118a:	b082      	sub	sp, #8
 801118c:	af00      	add	r7, sp, #0
	__asm volatile
 801118e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011192:	f383 8811 	msr	BASEPRI, r3
 8011196:	f3bf 8f6f 	isb	sy
 801119a:	f3bf 8f4f 	dsb	sy
 801119e:	607b      	str	r3, [r7, #4]
}
 80111a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80111a2:	f7ff f90b 	bl	80103bc <xTaskIncrementTick>
 80111a6:	4603      	mov	r3, r0
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d003      	beq.n	80111b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80111ac:	4b06      	ldr	r3, [pc, #24]	@ (80111c8 <SysTick_Handler+0x40>)
 80111ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80111b2:	601a      	str	r2, [r3, #0]
 80111b4:	2300      	movs	r3, #0
 80111b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80111b8:	683b      	ldr	r3, [r7, #0]
 80111ba:	f383 8811 	msr	BASEPRI, r3
}
 80111be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80111c0:	bf00      	nop
 80111c2:	3708      	adds	r7, #8
 80111c4:	46bd      	mov	sp, r7
 80111c6:	bd80      	pop	{r7, pc}
 80111c8:	e000ed04 	.word	0xe000ed04

080111cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80111cc:	b480      	push	{r7}
 80111ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80111d0:	4b0b      	ldr	r3, [pc, #44]	@ (8011200 <vPortSetupTimerInterrupt+0x34>)
 80111d2:	2200      	movs	r2, #0
 80111d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80111d6:	4b0b      	ldr	r3, [pc, #44]	@ (8011204 <vPortSetupTimerInterrupt+0x38>)
 80111d8:	2200      	movs	r2, #0
 80111da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80111dc:	4b0a      	ldr	r3, [pc, #40]	@ (8011208 <vPortSetupTimerInterrupt+0x3c>)
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	4a0a      	ldr	r2, [pc, #40]	@ (801120c <vPortSetupTimerInterrupt+0x40>)
 80111e2:	fba2 2303 	umull	r2, r3, r2, r3
 80111e6:	099b      	lsrs	r3, r3, #6
 80111e8:	4a09      	ldr	r2, [pc, #36]	@ (8011210 <vPortSetupTimerInterrupt+0x44>)
 80111ea:	3b01      	subs	r3, #1
 80111ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80111ee:	4b04      	ldr	r3, [pc, #16]	@ (8011200 <vPortSetupTimerInterrupt+0x34>)
 80111f0:	2207      	movs	r2, #7
 80111f2:	601a      	str	r2, [r3, #0]
}
 80111f4:	bf00      	nop
 80111f6:	46bd      	mov	sp, r7
 80111f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111fc:	4770      	bx	lr
 80111fe:	bf00      	nop
 8011200:	e000e010 	.word	0xe000e010
 8011204:	e000e018 	.word	0xe000e018
 8011208:	20000004 	.word	0x20000004
 801120c:	10624dd3 	.word	0x10624dd3
 8011210:	e000e014 	.word	0xe000e014

08011214 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011214:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011224 <vPortEnableVFP+0x10>
 8011218:	6801      	ldr	r1, [r0, #0]
 801121a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801121e:	6001      	str	r1, [r0, #0]
 8011220:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011222:	bf00      	nop
 8011224:	e000ed88 	.word	0xe000ed88

08011228 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011228:	b480      	push	{r7}
 801122a:	b085      	sub	sp, #20
 801122c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801122e:	f3ef 8305 	mrs	r3, IPSR
 8011232:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011234:	68fb      	ldr	r3, [r7, #12]
 8011236:	2b0f      	cmp	r3, #15
 8011238:	d915      	bls.n	8011266 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801123a:	4a18      	ldr	r2, [pc, #96]	@ (801129c <vPortValidateInterruptPriority+0x74>)
 801123c:	68fb      	ldr	r3, [r7, #12]
 801123e:	4413      	add	r3, r2
 8011240:	781b      	ldrb	r3, [r3, #0]
 8011242:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011244:	4b16      	ldr	r3, [pc, #88]	@ (80112a0 <vPortValidateInterruptPriority+0x78>)
 8011246:	781b      	ldrb	r3, [r3, #0]
 8011248:	7afa      	ldrb	r2, [r7, #11]
 801124a:	429a      	cmp	r2, r3
 801124c:	d20b      	bcs.n	8011266 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801124e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011252:	f383 8811 	msr	BASEPRI, r3
 8011256:	f3bf 8f6f 	isb	sy
 801125a:	f3bf 8f4f 	dsb	sy
 801125e:	607b      	str	r3, [r7, #4]
}
 8011260:	bf00      	nop
 8011262:	bf00      	nop
 8011264:	e7fd      	b.n	8011262 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011266:	4b0f      	ldr	r3, [pc, #60]	@ (80112a4 <vPortValidateInterruptPriority+0x7c>)
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801126e:	4b0e      	ldr	r3, [pc, #56]	@ (80112a8 <vPortValidateInterruptPriority+0x80>)
 8011270:	681b      	ldr	r3, [r3, #0]
 8011272:	429a      	cmp	r2, r3
 8011274:	d90b      	bls.n	801128e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801127a:	f383 8811 	msr	BASEPRI, r3
 801127e:	f3bf 8f6f 	isb	sy
 8011282:	f3bf 8f4f 	dsb	sy
 8011286:	603b      	str	r3, [r7, #0]
}
 8011288:	bf00      	nop
 801128a:	bf00      	nop
 801128c:	e7fd      	b.n	801128a <vPortValidateInterruptPriority+0x62>
	}
 801128e:	bf00      	nop
 8011290:	3714      	adds	r7, #20
 8011292:	46bd      	mov	sp, r7
 8011294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011298:	4770      	bx	lr
 801129a:	bf00      	nop
 801129c:	e000e3f0 	.word	0xe000e3f0
 80112a0:	20002d10 	.word	0x20002d10
 80112a4:	e000ed0c 	.word	0xe000ed0c
 80112a8:	20002d14 	.word	0x20002d14

080112ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80112ac:	b580      	push	{r7, lr}
 80112ae:	b08a      	sub	sp, #40	@ 0x28
 80112b0:	af00      	add	r7, sp, #0
 80112b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80112b4:	2300      	movs	r3, #0
 80112b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80112b8:	f7fe ffc4 	bl	8010244 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80112bc:	4b5c      	ldr	r3, [pc, #368]	@ (8011430 <pvPortMalloc+0x184>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d101      	bne.n	80112c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80112c4:	f000 f924 	bl	8011510 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80112c8:	4b5a      	ldr	r3, [pc, #360]	@ (8011434 <pvPortMalloc+0x188>)
 80112ca:	681a      	ldr	r2, [r3, #0]
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	4013      	ands	r3, r2
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	f040 8095 	bne.w	8011400 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d01e      	beq.n	801131a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80112dc:	2208      	movs	r2, #8
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	4413      	add	r3, r2
 80112e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	f003 0307 	and.w	r3, r3, #7
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d015      	beq.n	801131a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	f023 0307 	bic.w	r3, r3, #7
 80112f4:	3308      	adds	r3, #8
 80112f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	f003 0307 	and.w	r3, r3, #7
 80112fe:	2b00      	cmp	r3, #0
 8011300:	d00b      	beq.n	801131a <pvPortMalloc+0x6e>
	__asm volatile
 8011302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011306:	f383 8811 	msr	BASEPRI, r3
 801130a:	f3bf 8f6f 	isb	sy
 801130e:	f3bf 8f4f 	dsb	sy
 8011312:	617b      	str	r3, [r7, #20]
}
 8011314:	bf00      	nop
 8011316:	bf00      	nop
 8011318:	e7fd      	b.n	8011316 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801131a:	687b      	ldr	r3, [r7, #4]
 801131c:	2b00      	cmp	r3, #0
 801131e:	d06f      	beq.n	8011400 <pvPortMalloc+0x154>
 8011320:	4b45      	ldr	r3, [pc, #276]	@ (8011438 <pvPortMalloc+0x18c>)
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	687a      	ldr	r2, [r7, #4]
 8011326:	429a      	cmp	r2, r3
 8011328:	d86a      	bhi.n	8011400 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801132a:	4b44      	ldr	r3, [pc, #272]	@ (801143c <pvPortMalloc+0x190>)
 801132c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801132e:	4b43      	ldr	r3, [pc, #268]	@ (801143c <pvPortMalloc+0x190>)
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011334:	e004      	b.n	8011340 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011338:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801133a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011342:	685b      	ldr	r3, [r3, #4]
 8011344:	687a      	ldr	r2, [r7, #4]
 8011346:	429a      	cmp	r2, r3
 8011348:	d903      	bls.n	8011352 <pvPortMalloc+0xa6>
 801134a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	2b00      	cmp	r3, #0
 8011350:	d1f1      	bne.n	8011336 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011352:	4b37      	ldr	r3, [pc, #220]	@ (8011430 <pvPortMalloc+0x184>)
 8011354:	681b      	ldr	r3, [r3, #0]
 8011356:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011358:	429a      	cmp	r2, r3
 801135a:	d051      	beq.n	8011400 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801135c:	6a3b      	ldr	r3, [r7, #32]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	2208      	movs	r2, #8
 8011362:	4413      	add	r3, r2
 8011364:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011368:	681a      	ldr	r2, [r3, #0]
 801136a:	6a3b      	ldr	r3, [r7, #32]
 801136c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801136e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011370:	685a      	ldr	r2, [r3, #4]
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	1ad2      	subs	r2, r2, r3
 8011376:	2308      	movs	r3, #8
 8011378:	005b      	lsls	r3, r3, #1
 801137a:	429a      	cmp	r2, r3
 801137c:	d920      	bls.n	80113c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801137e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	4413      	add	r3, r2
 8011384:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011386:	69bb      	ldr	r3, [r7, #24]
 8011388:	f003 0307 	and.w	r3, r3, #7
 801138c:	2b00      	cmp	r3, #0
 801138e:	d00b      	beq.n	80113a8 <pvPortMalloc+0xfc>
	__asm volatile
 8011390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011394:	f383 8811 	msr	BASEPRI, r3
 8011398:	f3bf 8f6f 	isb	sy
 801139c:	f3bf 8f4f 	dsb	sy
 80113a0:	613b      	str	r3, [r7, #16]
}
 80113a2:	bf00      	nop
 80113a4:	bf00      	nop
 80113a6:	e7fd      	b.n	80113a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80113a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113aa:	685a      	ldr	r2, [r3, #4]
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	1ad2      	subs	r2, r2, r3
 80113b0:	69bb      	ldr	r3, [r7, #24]
 80113b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80113b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113b6:	687a      	ldr	r2, [r7, #4]
 80113b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80113ba:	69b8      	ldr	r0, [r7, #24]
 80113bc:	f000 f90a 	bl	80115d4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80113c0:	4b1d      	ldr	r3, [pc, #116]	@ (8011438 <pvPortMalloc+0x18c>)
 80113c2:	681a      	ldr	r2, [r3, #0]
 80113c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113c6:	685b      	ldr	r3, [r3, #4]
 80113c8:	1ad3      	subs	r3, r2, r3
 80113ca:	4a1b      	ldr	r2, [pc, #108]	@ (8011438 <pvPortMalloc+0x18c>)
 80113cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80113ce:	4b1a      	ldr	r3, [pc, #104]	@ (8011438 <pvPortMalloc+0x18c>)
 80113d0:	681a      	ldr	r2, [r3, #0]
 80113d2:	4b1b      	ldr	r3, [pc, #108]	@ (8011440 <pvPortMalloc+0x194>)
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d203      	bcs.n	80113e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80113da:	4b17      	ldr	r3, [pc, #92]	@ (8011438 <pvPortMalloc+0x18c>)
 80113dc:	681b      	ldr	r3, [r3, #0]
 80113de:	4a18      	ldr	r2, [pc, #96]	@ (8011440 <pvPortMalloc+0x194>)
 80113e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80113e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113e4:	685a      	ldr	r2, [r3, #4]
 80113e6:	4b13      	ldr	r3, [pc, #76]	@ (8011434 <pvPortMalloc+0x188>)
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	431a      	orrs	r2, r3
 80113ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80113f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113f2:	2200      	movs	r2, #0
 80113f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80113f6:	4b13      	ldr	r3, [pc, #76]	@ (8011444 <pvPortMalloc+0x198>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	3301      	adds	r3, #1
 80113fc:	4a11      	ldr	r2, [pc, #68]	@ (8011444 <pvPortMalloc+0x198>)
 80113fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011400:	f7fe ff2e 	bl	8010260 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011404:	69fb      	ldr	r3, [r7, #28]
 8011406:	f003 0307 	and.w	r3, r3, #7
 801140a:	2b00      	cmp	r3, #0
 801140c:	d00b      	beq.n	8011426 <pvPortMalloc+0x17a>
	__asm volatile
 801140e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011412:	f383 8811 	msr	BASEPRI, r3
 8011416:	f3bf 8f6f 	isb	sy
 801141a:	f3bf 8f4f 	dsb	sy
 801141e:	60fb      	str	r3, [r7, #12]
}
 8011420:	bf00      	nop
 8011422:	bf00      	nop
 8011424:	e7fd      	b.n	8011422 <pvPortMalloc+0x176>
	return pvReturn;
 8011426:	69fb      	ldr	r3, [r7, #28]
}
 8011428:	4618      	mov	r0, r3
 801142a:	3728      	adds	r7, #40	@ 0x28
 801142c:	46bd      	mov	sp, r7
 801142e:	bd80      	pop	{r7, pc}
 8011430:	200103f8 	.word	0x200103f8
 8011434:	2001040c 	.word	0x2001040c
 8011438:	200103fc 	.word	0x200103fc
 801143c:	200103f0 	.word	0x200103f0
 8011440:	20010400 	.word	0x20010400
 8011444:	20010404 	.word	0x20010404

08011448 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011448:	b580      	push	{r7, lr}
 801144a:	b086      	sub	sp, #24
 801144c:	af00      	add	r7, sp, #0
 801144e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011450:	687b      	ldr	r3, [r7, #4]
 8011452:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d04f      	beq.n	80114fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801145a:	2308      	movs	r3, #8
 801145c:	425b      	negs	r3, r3
 801145e:	697a      	ldr	r2, [r7, #20]
 8011460:	4413      	add	r3, r2
 8011462:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011464:	697b      	ldr	r3, [r7, #20]
 8011466:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011468:	693b      	ldr	r3, [r7, #16]
 801146a:	685a      	ldr	r2, [r3, #4]
 801146c:	4b25      	ldr	r3, [pc, #148]	@ (8011504 <vPortFree+0xbc>)
 801146e:	681b      	ldr	r3, [r3, #0]
 8011470:	4013      	ands	r3, r2
 8011472:	2b00      	cmp	r3, #0
 8011474:	d10b      	bne.n	801148e <vPortFree+0x46>
	__asm volatile
 8011476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801147a:	f383 8811 	msr	BASEPRI, r3
 801147e:	f3bf 8f6f 	isb	sy
 8011482:	f3bf 8f4f 	dsb	sy
 8011486:	60fb      	str	r3, [r7, #12]
}
 8011488:	bf00      	nop
 801148a:	bf00      	nop
 801148c:	e7fd      	b.n	801148a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801148e:	693b      	ldr	r3, [r7, #16]
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	2b00      	cmp	r3, #0
 8011494:	d00b      	beq.n	80114ae <vPortFree+0x66>
	__asm volatile
 8011496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801149a:	f383 8811 	msr	BASEPRI, r3
 801149e:	f3bf 8f6f 	isb	sy
 80114a2:	f3bf 8f4f 	dsb	sy
 80114a6:	60bb      	str	r3, [r7, #8]
}
 80114a8:	bf00      	nop
 80114aa:	bf00      	nop
 80114ac:	e7fd      	b.n	80114aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80114ae:	693b      	ldr	r3, [r7, #16]
 80114b0:	685a      	ldr	r2, [r3, #4]
 80114b2:	4b14      	ldr	r3, [pc, #80]	@ (8011504 <vPortFree+0xbc>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	4013      	ands	r3, r2
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d01e      	beq.n	80114fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80114bc:	693b      	ldr	r3, [r7, #16]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d11a      	bne.n	80114fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80114c4:	693b      	ldr	r3, [r7, #16]
 80114c6:	685a      	ldr	r2, [r3, #4]
 80114c8:	4b0e      	ldr	r3, [pc, #56]	@ (8011504 <vPortFree+0xbc>)
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	43db      	mvns	r3, r3
 80114ce:	401a      	ands	r2, r3
 80114d0:	693b      	ldr	r3, [r7, #16]
 80114d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80114d4:	f7fe feb6 	bl	8010244 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80114d8:	693b      	ldr	r3, [r7, #16]
 80114da:	685a      	ldr	r2, [r3, #4]
 80114dc:	4b0a      	ldr	r3, [pc, #40]	@ (8011508 <vPortFree+0xc0>)
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	4413      	add	r3, r2
 80114e2:	4a09      	ldr	r2, [pc, #36]	@ (8011508 <vPortFree+0xc0>)
 80114e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80114e6:	6938      	ldr	r0, [r7, #16]
 80114e8:	f000 f874 	bl	80115d4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80114ec:	4b07      	ldr	r3, [pc, #28]	@ (801150c <vPortFree+0xc4>)
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	3301      	adds	r3, #1
 80114f2:	4a06      	ldr	r2, [pc, #24]	@ (801150c <vPortFree+0xc4>)
 80114f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80114f6:	f7fe feb3 	bl	8010260 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80114fa:	bf00      	nop
 80114fc:	3718      	adds	r7, #24
 80114fe:	46bd      	mov	sp, r7
 8011500:	bd80      	pop	{r7, pc}
 8011502:	bf00      	nop
 8011504:	2001040c 	.word	0x2001040c
 8011508:	200103fc 	.word	0x200103fc
 801150c:	20010408 	.word	0x20010408

08011510 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011510:	b480      	push	{r7}
 8011512:	b085      	sub	sp, #20
 8011514:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011516:	f24d 63d8 	movw	r3, #55000	@ 0xd6d8
 801151a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801151c:	4b27      	ldr	r3, [pc, #156]	@ (80115bc <prvHeapInit+0xac>)
 801151e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011520:	68fb      	ldr	r3, [r7, #12]
 8011522:	f003 0307 	and.w	r3, r3, #7
 8011526:	2b00      	cmp	r3, #0
 8011528:	d00c      	beq.n	8011544 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	3307      	adds	r3, #7
 801152e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	f023 0307 	bic.w	r3, r3, #7
 8011536:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011538:	68ba      	ldr	r2, [r7, #8]
 801153a:	68fb      	ldr	r3, [r7, #12]
 801153c:	1ad3      	subs	r3, r2, r3
 801153e:	4a1f      	ldr	r2, [pc, #124]	@ (80115bc <prvHeapInit+0xac>)
 8011540:	4413      	add	r3, r2
 8011542:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011548:	4a1d      	ldr	r2, [pc, #116]	@ (80115c0 <prvHeapInit+0xb0>)
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801154e:	4b1c      	ldr	r3, [pc, #112]	@ (80115c0 <prvHeapInit+0xb0>)
 8011550:	2200      	movs	r2, #0
 8011552:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	68ba      	ldr	r2, [r7, #8]
 8011558:	4413      	add	r3, r2
 801155a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801155c:	2208      	movs	r2, #8
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	1a9b      	subs	r3, r3, r2
 8011562:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	f023 0307 	bic.w	r3, r3, #7
 801156a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	4a15      	ldr	r2, [pc, #84]	@ (80115c4 <prvHeapInit+0xb4>)
 8011570:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011572:	4b14      	ldr	r3, [pc, #80]	@ (80115c4 <prvHeapInit+0xb4>)
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	2200      	movs	r2, #0
 8011578:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801157a:	4b12      	ldr	r3, [pc, #72]	@ (80115c4 <prvHeapInit+0xb4>)
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	2200      	movs	r2, #0
 8011580:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011586:	683b      	ldr	r3, [r7, #0]
 8011588:	68fa      	ldr	r2, [r7, #12]
 801158a:	1ad2      	subs	r2, r2, r3
 801158c:	683b      	ldr	r3, [r7, #0]
 801158e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011590:	4b0c      	ldr	r3, [pc, #48]	@ (80115c4 <prvHeapInit+0xb4>)
 8011592:	681a      	ldr	r2, [r3, #0]
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011598:	683b      	ldr	r3, [r7, #0]
 801159a:	685b      	ldr	r3, [r3, #4]
 801159c:	4a0a      	ldr	r2, [pc, #40]	@ (80115c8 <prvHeapInit+0xb8>)
 801159e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80115a0:	683b      	ldr	r3, [r7, #0]
 80115a2:	685b      	ldr	r3, [r3, #4]
 80115a4:	4a09      	ldr	r2, [pc, #36]	@ (80115cc <prvHeapInit+0xbc>)
 80115a6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80115a8:	4b09      	ldr	r3, [pc, #36]	@ (80115d0 <prvHeapInit+0xc0>)
 80115aa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80115ae:	601a      	str	r2, [r3, #0]
}
 80115b0:	bf00      	nop
 80115b2:	3714      	adds	r7, #20
 80115b4:	46bd      	mov	sp, r7
 80115b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ba:	4770      	bx	lr
 80115bc:	20002d18 	.word	0x20002d18
 80115c0:	200103f0 	.word	0x200103f0
 80115c4:	200103f8 	.word	0x200103f8
 80115c8:	20010400 	.word	0x20010400
 80115cc:	200103fc 	.word	0x200103fc
 80115d0:	2001040c 	.word	0x2001040c

080115d4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80115d4:	b480      	push	{r7}
 80115d6:	b085      	sub	sp, #20
 80115d8:	af00      	add	r7, sp, #0
 80115da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80115dc:	4b28      	ldr	r3, [pc, #160]	@ (8011680 <prvInsertBlockIntoFreeList+0xac>)
 80115de:	60fb      	str	r3, [r7, #12]
 80115e0:	e002      	b.n	80115e8 <prvInsertBlockIntoFreeList+0x14>
 80115e2:	68fb      	ldr	r3, [r7, #12]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	60fb      	str	r3, [r7, #12]
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	687a      	ldr	r2, [r7, #4]
 80115ee:	429a      	cmp	r2, r3
 80115f0:	d8f7      	bhi.n	80115e2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	685b      	ldr	r3, [r3, #4]
 80115fa:	68ba      	ldr	r2, [r7, #8]
 80115fc:	4413      	add	r3, r2
 80115fe:	687a      	ldr	r2, [r7, #4]
 8011600:	429a      	cmp	r2, r3
 8011602:	d108      	bne.n	8011616 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	685a      	ldr	r2, [r3, #4]
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	685b      	ldr	r3, [r3, #4]
 801160c:	441a      	add	r2, r3
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	685b      	ldr	r3, [r3, #4]
 801161e:	68ba      	ldr	r2, [r7, #8]
 8011620:	441a      	add	r2, r3
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	429a      	cmp	r2, r3
 8011628:	d118      	bne.n	801165c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801162a:	68fb      	ldr	r3, [r7, #12]
 801162c:	681a      	ldr	r2, [r3, #0]
 801162e:	4b15      	ldr	r3, [pc, #84]	@ (8011684 <prvInsertBlockIntoFreeList+0xb0>)
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	429a      	cmp	r2, r3
 8011634:	d00d      	beq.n	8011652 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	685a      	ldr	r2, [r3, #4]
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	685b      	ldr	r3, [r3, #4]
 8011640:	441a      	add	r2, r3
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	681a      	ldr	r2, [r3, #0]
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	601a      	str	r2, [r3, #0]
 8011650:	e008      	b.n	8011664 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011652:	4b0c      	ldr	r3, [pc, #48]	@ (8011684 <prvInsertBlockIntoFreeList+0xb0>)
 8011654:	681a      	ldr	r2, [r3, #0]
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	601a      	str	r2, [r3, #0]
 801165a:	e003      	b.n	8011664 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	681a      	ldr	r2, [r3, #0]
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011664:	68fa      	ldr	r2, [r7, #12]
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	429a      	cmp	r2, r3
 801166a:	d002      	beq.n	8011672 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	687a      	ldr	r2, [r7, #4]
 8011670:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011672:	bf00      	nop
 8011674:	3714      	adds	r7, #20
 8011676:	46bd      	mov	sp, r7
 8011678:	f85d 7b04 	ldr.w	r7, [sp], #4
 801167c:	4770      	bx	lr
 801167e:	bf00      	nop
 8011680:	200103f0 	.word	0x200103f0
 8011684:	200103f8 	.word	0x200103f8

08011688 <arm_min_f32>:
 8011688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801168c:	1e4f      	subs	r7, r1, #1
 801168e:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8011692:	f100 0e04 	add.w	lr, r0, #4
 8011696:	edd0 7a00 	vldr	s15, [r0]
 801169a:	d058      	beq.n	801174e <arm_min_f32+0xc6>
 801169c:	3014      	adds	r0, #20
 801169e:	46c4      	mov	ip, r8
 80116a0:	2604      	movs	r6, #4
 80116a2:	2400      	movs	r4, #0
 80116a4:	ed10 6a04 	vldr	s12, [r0, #-16]
 80116a8:	ed50 6a03 	vldr	s13, [r0, #-12]
 80116ac:	ed10 7a02 	vldr	s14, [r0, #-8]
 80116b0:	ed50 5a01 	vldr	s11, [r0, #-4]
 80116b4:	eeb4 6ae7 	vcmpe.f32	s12, s15
 80116b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116bc:	bf48      	it	mi
 80116be:	eef0 7a46 	vmovmi.f32	s15, s12
 80116c2:	f1a6 0503 	sub.w	r5, r6, #3
 80116c6:	eef4 7ae6 	vcmpe.f32	s15, s13
 80116ca:	bf48      	it	mi
 80116cc:	462c      	movmi	r4, r5
 80116ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116d2:	bfc8      	it	gt
 80116d4:	eef0 7a66 	vmovgt.f32	s15, s13
 80116d8:	f1a6 0502 	sub.w	r5, r6, #2
 80116dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80116e0:	bfc8      	it	gt
 80116e2:	462c      	movgt	r4, r5
 80116e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116e8:	bfc8      	it	gt
 80116ea:	eef0 7a47 	vmovgt.f32	s15, s14
 80116ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80116f2:	eef4 7ae5 	vcmpe.f32	s15, s11
 80116f6:	bfc8      	it	gt
 80116f8:	462c      	movgt	r4, r5
 80116fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80116fe:	bfc8      	it	gt
 8011700:	4634      	movgt	r4, r6
 8011702:	bfc8      	it	gt
 8011704:	eef0 7a65 	vmovgt.f32	s15, s11
 8011708:	f1bc 0c01 	subs.w	ip, ip, #1
 801170c:	f106 0604 	add.w	r6, r6, #4
 8011710:	f100 0010 	add.w	r0, r0, #16
 8011714:	d1c6      	bne.n	80116a4 <arm_min_f32+0x1c>
 8011716:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 801171a:	f017 0003 	ands.w	r0, r7, #3
 801171e:	d018      	beq.n	8011752 <arm_min_f32+0xca>
 8011720:	1a08      	subs	r0, r1, r0
 8011722:	ecbe 7a01 	vldmia	lr!, {s14}
 8011726:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801172a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801172e:	bf48      	it	mi
 8011730:	4604      	movmi	r4, r0
 8011732:	f100 0001 	add.w	r0, r0, #1
 8011736:	bf58      	it	pl
 8011738:	eeb0 7a67 	vmovpl.f32	s14, s15
 801173c:	4288      	cmp	r0, r1
 801173e:	eef0 7a47 	vmov.f32	s15, s14
 8011742:	d1ee      	bne.n	8011722 <arm_min_f32+0x9a>
 8011744:	ed82 7a00 	vstr	s14, [r2]
 8011748:	601c      	str	r4, [r3, #0]
 801174a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801174e:	4644      	mov	r4, r8
 8011750:	e7e3      	b.n	801171a <arm_min_f32+0x92>
 8011752:	eeb0 7a67 	vmov.f32	s14, s15
 8011756:	e7f5      	b.n	8011744 <arm_min_f32+0xbc>

08011758 <arm_max_f32>:
 8011758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801175c:	1e4f      	subs	r7, r1, #1
 801175e:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8011762:	f100 0e04 	add.w	lr, r0, #4
 8011766:	edd0 7a00 	vldr	s15, [r0]
 801176a:	d058      	beq.n	801181e <arm_max_f32+0xc6>
 801176c:	3014      	adds	r0, #20
 801176e:	46c4      	mov	ip, r8
 8011770:	2604      	movs	r6, #4
 8011772:	2400      	movs	r4, #0
 8011774:	ed10 6a04 	vldr	s12, [r0, #-16]
 8011778:	ed50 6a03 	vldr	s13, [r0, #-12]
 801177c:	ed10 7a02 	vldr	s14, [r0, #-8]
 8011780:	ed50 5a01 	vldr	s11, [r0, #-4]
 8011784:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801178c:	bfc8      	it	gt
 801178e:	eef0 7a46 	vmovgt.f32	s15, s12
 8011792:	f1a6 0503 	sub.w	r5, r6, #3
 8011796:	eef4 7ae6 	vcmpe.f32	s15, s13
 801179a:	bfc8      	it	gt
 801179c:	462c      	movgt	r4, r5
 801179e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117a2:	bf48      	it	mi
 80117a4:	eef0 7a66 	vmovmi.f32	s15, s13
 80117a8:	f1a6 0502 	sub.w	r5, r6, #2
 80117ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80117b0:	bf48      	it	mi
 80117b2:	462c      	movmi	r4, r5
 80117b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117b8:	bf48      	it	mi
 80117ba:	eef0 7a47 	vmovmi.f32	s15, s14
 80117be:	f106 35ff 	add.w	r5, r6, #4294967295
 80117c2:	eef4 7ae5 	vcmpe.f32	s15, s11
 80117c6:	bf48      	it	mi
 80117c8:	462c      	movmi	r4, r5
 80117ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117ce:	bf48      	it	mi
 80117d0:	4634      	movmi	r4, r6
 80117d2:	bf48      	it	mi
 80117d4:	eef0 7a65 	vmovmi.f32	s15, s11
 80117d8:	f1bc 0c01 	subs.w	ip, ip, #1
 80117dc:	f106 0604 	add.w	r6, r6, #4
 80117e0:	f100 0010 	add.w	r0, r0, #16
 80117e4:	d1c6      	bne.n	8011774 <arm_max_f32+0x1c>
 80117e6:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 80117ea:	f017 0003 	ands.w	r0, r7, #3
 80117ee:	d018      	beq.n	8011822 <arm_max_f32+0xca>
 80117f0:	1a08      	subs	r0, r1, r0
 80117f2:	ecbe 7a01 	vldmia	lr!, {s14}
 80117f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80117fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80117fe:	bfc8      	it	gt
 8011800:	4604      	movgt	r4, r0
 8011802:	f100 0001 	add.w	r0, r0, #1
 8011806:	bfd8      	it	le
 8011808:	eeb0 7a67 	vmovle.f32	s14, s15
 801180c:	4288      	cmp	r0, r1
 801180e:	eef0 7a47 	vmov.f32	s15, s14
 8011812:	d1ee      	bne.n	80117f2 <arm_max_f32+0x9a>
 8011814:	ed82 7a00 	vstr	s14, [r2]
 8011818:	601c      	str	r4, [r3, #0]
 801181a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801181e:	4644      	mov	r4, r8
 8011820:	e7e3      	b.n	80117ea <arm_max_f32+0x92>
 8011822:	eeb0 7a67 	vmov.f32	s14, s15
 8011826:	e7f5      	b.n	8011814 <arm_max_f32+0xbc>

08011828 <arm_rfft_fast_init_f32>:
 8011828:	084b      	lsrs	r3, r1, #1
 801182a:	2b80      	cmp	r3, #128	@ 0x80
 801182c:	b410      	push	{r4}
 801182e:	8201      	strh	r1, [r0, #16]
 8011830:	8003      	strh	r3, [r0, #0]
 8011832:	d047      	beq.n	80118c4 <arm_rfft_fast_init_f32+0x9c>
 8011834:	d917      	bls.n	8011866 <arm_rfft_fast_init_f32+0x3e>
 8011836:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801183a:	d03d      	beq.n	80118b8 <arm_rfft_fast_init_f32+0x90>
 801183c:	d929      	bls.n	8011892 <arm_rfft_fast_init_f32+0x6a>
 801183e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011842:	d020      	beq.n	8011886 <arm_rfft_fast_init_f32+0x5e>
 8011844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011848:	d113      	bne.n	8011872 <arm_rfft_fast_init_f32+0x4a>
 801184a:	4921      	ldr	r1, [pc, #132]	@ (80118d0 <arm_rfft_fast_init_f32+0xa8>)
 801184c:	4a21      	ldr	r2, [pc, #132]	@ (80118d4 <arm_rfft_fast_init_f32+0xac>)
 801184e:	4b22      	ldr	r3, [pc, #136]	@ (80118d8 <arm_rfft_fast_init_f32+0xb0>)
 8011850:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 8011854:	8184      	strh	r4, [r0, #12]
 8011856:	6081      	str	r1, [r0, #8]
 8011858:	6042      	str	r2, [r0, #4]
 801185a:	6143      	str	r3, [r0, #20]
 801185c:	2000      	movs	r0, #0
 801185e:	b240      	sxtb	r0, r0
 8011860:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011864:	4770      	bx	lr
 8011866:	2b20      	cmp	r3, #32
 8011868:	d01c      	beq.n	80118a4 <arm_rfft_fast_init_f32+0x7c>
 801186a:	2b40      	cmp	r3, #64	@ 0x40
 801186c:	d006      	beq.n	801187c <arm_rfft_fast_init_f32+0x54>
 801186e:	2b10      	cmp	r3, #16
 8011870:	d01d      	beq.n	80118ae <arm_rfft_fast_init_f32+0x86>
 8011872:	20ff      	movs	r0, #255	@ 0xff
 8011874:	b240      	sxtb	r0, r0
 8011876:	f85d 4b04 	ldr.w	r4, [sp], #4
 801187a:	4770      	bx	lr
 801187c:	2438      	movs	r4, #56	@ 0x38
 801187e:	4917      	ldr	r1, [pc, #92]	@ (80118dc <arm_rfft_fast_init_f32+0xb4>)
 8011880:	4a17      	ldr	r2, [pc, #92]	@ (80118e0 <arm_rfft_fast_init_f32+0xb8>)
 8011882:	4b18      	ldr	r3, [pc, #96]	@ (80118e4 <arm_rfft_fast_init_f32+0xbc>)
 8011884:	e7e6      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 8011886:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 801188a:	4917      	ldr	r1, [pc, #92]	@ (80118e8 <arm_rfft_fast_init_f32+0xc0>)
 801188c:	4a17      	ldr	r2, [pc, #92]	@ (80118ec <arm_rfft_fast_init_f32+0xc4>)
 801188e:	4b18      	ldr	r3, [pc, #96]	@ (80118f0 <arm_rfft_fast_init_f32+0xc8>)
 8011890:	e7e0      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 8011892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011896:	d1ec      	bne.n	8011872 <arm_rfft_fast_init_f32+0x4a>
 8011898:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 801189c:	4915      	ldr	r1, [pc, #84]	@ (80118f4 <arm_rfft_fast_init_f32+0xcc>)
 801189e:	4a16      	ldr	r2, [pc, #88]	@ (80118f8 <arm_rfft_fast_init_f32+0xd0>)
 80118a0:	4b16      	ldr	r3, [pc, #88]	@ (80118fc <arm_rfft_fast_init_f32+0xd4>)
 80118a2:	e7d7      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 80118a4:	2430      	movs	r4, #48	@ 0x30
 80118a6:	4916      	ldr	r1, [pc, #88]	@ (8011900 <arm_rfft_fast_init_f32+0xd8>)
 80118a8:	4a16      	ldr	r2, [pc, #88]	@ (8011904 <arm_rfft_fast_init_f32+0xdc>)
 80118aa:	4b17      	ldr	r3, [pc, #92]	@ (8011908 <arm_rfft_fast_init_f32+0xe0>)
 80118ac:	e7d2      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 80118ae:	2414      	movs	r4, #20
 80118b0:	4916      	ldr	r1, [pc, #88]	@ (801190c <arm_rfft_fast_init_f32+0xe4>)
 80118b2:	4a17      	ldr	r2, [pc, #92]	@ (8011910 <arm_rfft_fast_init_f32+0xe8>)
 80118b4:	4b17      	ldr	r3, [pc, #92]	@ (8011914 <arm_rfft_fast_init_f32+0xec>)
 80118b6:	e7cd      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 80118b8:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 80118bc:	4916      	ldr	r1, [pc, #88]	@ (8011918 <arm_rfft_fast_init_f32+0xf0>)
 80118be:	4a17      	ldr	r2, [pc, #92]	@ (801191c <arm_rfft_fast_init_f32+0xf4>)
 80118c0:	4b17      	ldr	r3, [pc, #92]	@ (8011920 <arm_rfft_fast_init_f32+0xf8>)
 80118c2:	e7c7      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 80118c4:	24d0      	movs	r4, #208	@ 0xd0
 80118c6:	4917      	ldr	r1, [pc, #92]	@ (8011924 <arm_rfft_fast_init_f32+0xfc>)
 80118c8:	4a17      	ldr	r2, [pc, #92]	@ (8011928 <arm_rfft_fast_init_f32+0x100>)
 80118ca:	4b18      	ldr	r3, [pc, #96]	@ (801192c <arm_rfft_fast_init_f32+0x104>)
 80118cc:	e7c2      	b.n	8011854 <arm_rfft_fast_init_f32+0x2c>
 80118ce:	bf00      	nop
 80118d0:	08027cbc 	.word	0x08027cbc
 80118d4:	080186b0 	.word	0x080186b0
 80118d8:	0801e820 	.word	0x0801e820
 80118dc:	0801c7b0 	.word	0x0801c7b0
 80118e0:	08029a7c 	.word	0x08029a7c
 80118e4:	0802bf6c 	.word	0x0802bf6c
 80118e8:	080251a0 	.word	0x080251a0
 80118ec:	080230a0 	.word	0x080230a0
 80118f0:	0801c820 	.word	0x0801c820
 80118f4:	0802bbfc 	.word	0x0802bbfc
 80118f8:	08022820 	.word	0x08022820
 80118fc:	08029c7c 	.word	0x08029c7c
 8011900:	08026058 	.word	0x08026058
 8011904:	080250a0 	.word	0x080250a0
 8011908:	0801c6b0 	.word	0x0801c6b0
 801190c:	08025fb0 	.word	0x08025fb0
 8011910:	08023020 	.word	0x08023020
 8011914:	08025fd8 	.word	0x08025fd8
 8011918:	0802a47c 	.word	0x0802a47c
 801191c:	08026cbc 	.word	0x08026cbc
 8011920:	0802a7fc 	.word	0x0802a7fc
 8011924:	0802c16c 	.word	0x0802c16c
 8011928:	080268bc 	.word	0x080268bc
 801192c:	0802b7fc 	.word	0x0802b7fc

08011930 <arm_rfft_fast_f32>:
 8011930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011934:	8a06      	ldrh	r6, [r0, #16]
 8011936:	0876      	lsrs	r6, r6, #1
 8011938:	4607      	mov	r7, r0
 801193a:	4615      	mov	r5, r2
 801193c:	8006      	strh	r6, [r0, #0]
 801193e:	460c      	mov	r4, r1
 8011940:	2b00      	cmp	r3, #0
 8011942:	d15c      	bne.n	80119fe <arm_rfft_fast_f32+0xce>
 8011944:	461a      	mov	r2, r3
 8011946:	2301      	movs	r3, #1
 8011948:	f000 fbe6 	bl	8012118 <arm_cfft_f32>
 801194c:	edd4 7a00 	vldr	s15, [r4]
 8011950:	ed94 7a01 	vldr	s14, [r4, #4]
 8011954:	883e      	ldrh	r6, [r7, #0]
 8011956:	6978      	ldr	r0, [r7, #20]
 8011958:	ee37 7a07 	vadd.f32	s14, s14, s14
 801195c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8011960:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8011964:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011968:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801196c:	3e01      	subs	r6, #1
 801196e:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8011972:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8011976:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 801197a:	ed85 7a00 	vstr	s14, [r5]
 801197e:	edc5 7a01 	vstr	s15, [r5, #4]
 8011982:	3010      	adds	r0, #16
 8011984:	f105 0210 	add.w	r2, r5, #16
 8011988:	3b08      	subs	r3, #8
 801198a:	f104 0110 	add.w	r1, r4, #16
 801198e:	ed51 4a02 	vldr	s9, [r1, #-8]
 8011992:	ed93 5a02 	vldr	s10, [r3, #8]
 8011996:	ed11 7a01 	vldr	s14, [r1, #-4]
 801199a:	ed10 6a02 	vldr	s12, [r0, #-8]
 801199e:	edd3 5a03 	vldr	s11, [r3, #12]
 80119a2:	ed50 6a01 	vldr	s13, [r0, #-4]
 80119a6:	ee75 7a64 	vsub.f32	s15, s10, s9
 80119aa:	ee35 4a87 	vadd.f32	s8, s11, s14
 80119ae:	ee35 5a24 	vadd.f32	s10, s10, s9
 80119b2:	ee77 5a65 	vsub.f32	s11, s14, s11
 80119b6:	ee66 4a27 	vmul.f32	s9, s12, s15
 80119ba:	ee26 7aa7 	vmul.f32	s14, s13, s15
 80119be:	ee34 5a85 	vadd.f32	s10, s9, s10
 80119c2:	ee26 6a04 	vmul.f32	s12, s12, s8
 80119c6:	ee66 6a84 	vmul.f32	s13, s13, s8
 80119ca:	ee77 7a25 	vadd.f32	s15, s14, s11
 80119ce:	ee76 6a85 	vadd.f32	s13, s13, s10
 80119d2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80119d6:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80119da:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80119de:	3e01      	subs	r6, #1
 80119e0:	ed42 6a02 	vstr	s13, [r2, #-8]
 80119e4:	ed42 7a01 	vstr	s15, [r2, #-4]
 80119e8:	f1a3 0308 	sub.w	r3, r3, #8
 80119ec:	f101 0108 	add.w	r1, r1, #8
 80119f0:	f100 0008 	add.w	r0, r0, #8
 80119f4:	f102 0208 	add.w	r2, r2, #8
 80119f8:	d1c9      	bne.n	801198e <arm_rfft_fast_f32+0x5e>
 80119fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80119fe:	edd1 7a00 	vldr	s15, [r1]
 8011a02:	edd1 6a01 	vldr	s13, [r1, #4]
 8011a06:	6941      	ldr	r1, [r0, #20]
 8011a08:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8011a0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011a10:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8011a14:	ee27 7a23 	vmul.f32	s14, s14, s7
 8011a18:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8011a1c:	3e01      	subs	r6, #1
 8011a1e:	ed82 7a00 	vstr	s14, [r2]
 8011a22:	edc2 7a01 	vstr	s15, [r2, #4]
 8011a26:	00f0      	lsls	r0, r6, #3
 8011a28:	b3ee      	cbz	r6, 8011aa6 <arm_rfft_fast_f32+0x176>
 8011a2a:	3808      	subs	r0, #8
 8011a2c:	f101 0e10 	add.w	lr, r1, #16
 8011a30:	4420      	add	r0, r4
 8011a32:	f104 0110 	add.w	r1, r4, #16
 8011a36:	f102 0c10 	add.w	ip, r2, #16
 8011a3a:	ed90 7a02 	vldr	s14, [r0, #8]
 8011a3e:	ed51 6a02 	vldr	s13, [r1, #-8]
 8011a42:	ed1e 6a02 	vldr	s12, [lr, #-8]
 8011a46:	ed90 4a03 	vldr	s8, [r0, #12]
 8011a4a:	ed11 5a01 	vldr	s10, [r1, #-4]
 8011a4e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8011a52:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8011a56:	ee74 4a05 	vadd.f32	s9, s8, s10
 8011a5a:	ee26 3a27 	vmul.f32	s6, s12, s15
 8011a5e:	ee77 6a26 	vadd.f32	s13, s14, s13
 8011a62:	ee35 5a44 	vsub.f32	s10, s10, s8
 8011a66:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8011a6a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8011a6e:	ee77 7a05 	vadd.f32	s15, s14, s10
 8011a72:	ee26 6a24 	vmul.f32	s12, s12, s9
 8011a76:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8011a7a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8011a7e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8011a82:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8011a86:	ee27 7a23 	vmul.f32	s14, s14, s7
 8011a8a:	3e01      	subs	r6, #1
 8011a8c:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8011a90:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8011a94:	f1a0 0008 	sub.w	r0, r0, #8
 8011a98:	f101 0108 	add.w	r1, r1, #8
 8011a9c:	f10e 0e08 	add.w	lr, lr, #8
 8011aa0:	f10c 0c08 	add.w	ip, ip, #8
 8011aa4:	d1c9      	bne.n	8011a3a <arm_rfft_fast_f32+0x10a>
 8011aa6:	4638      	mov	r0, r7
 8011aa8:	4629      	mov	r1, r5
 8011aaa:	461a      	mov	r2, r3
 8011aac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab0:	2301      	movs	r3, #1
 8011ab2:	f000 bb31 	b.w	8012118 <arm_cfft_f32>
 8011ab6:	bf00      	nop

08011ab8 <arm_cfft_radix8by2_f32>:
 8011ab8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011abc:	ed2d 8b08 	vpush	{d8-d11}
 8011ac0:	f8b0 e000 	ldrh.w	lr, [r0]
 8011ac4:	6842      	ldr	r2, [r0, #4]
 8011ac6:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8011aca:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8011ace:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8011ad2:	4607      	mov	r7, r0
 8011ad4:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8011ad8:	f000 80af 	beq.w	8011c3a <arm_cfft_radix8by2_f32+0x182>
 8011adc:	3310      	adds	r3, #16
 8011ade:	18ce      	adds	r6, r1, r3
 8011ae0:	3210      	adds	r2, #16
 8011ae2:	4443      	add	r3, r8
 8011ae4:	f101 0510 	add.w	r5, r1, #16
 8011ae8:	f108 0410 	add.w	r4, r8, #16
 8011aec:	ed54 1a04 	vldr	s3, [r4, #-16]
 8011af0:	ed13 4a04 	vldr	s8, [r3, #-16]
 8011af4:	ed53 3a03 	vldr	s7, [r3, #-12]
 8011af8:	ed53 5a02 	vldr	s11, [r3, #-8]
 8011afc:	ed13 5a01 	vldr	s10, [r3, #-4]
 8011b00:	ed54 6a03 	vldr	s13, [r4, #-12]
 8011b04:	ed14 0a02 	vldr	s0, [r4, #-8]
 8011b08:	ed16 2a04 	vldr	s4, [r6, #-16]
 8011b0c:	ed56 2a03 	vldr	s5, [r6, #-12]
 8011b10:	ed15 6a03 	vldr	s12, [r5, #-12]
 8011b14:	ed15 7a01 	vldr	s14, [r5, #-4]
 8011b18:	ed15 3a04 	vldr	s6, [r5, #-16]
 8011b1c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8011b20:	ed56 0a02 	vldr	s1, [r6, #-8]
 8011b24:	ed16 1a01 	vldr	s2, [r6, #-4]
 8011b28:	ed55 4a02 	vldr	s9, [r5, #-8]
 8011b2c:	ee73 ba21 	vadd.f32	s23, s6, s3
 8011b30:	ee36 ba26 	vadd.f32	s22, s12, s13
 8011b34:	ee37 aa27 	vadd.f32	s20, s14, s15
 8011b38:	ee72 9a04 	vadd.f32	s19, s4, s8
 8011b3c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8011b40:	ee31 8a05 	vadd.f32	s16, s2, s10
 8011b44:	ee74 aa80 	vadd.f32	s21, s9, s0
 8011b48:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8011b4c:	ed45 ba04 	vstr	s23, [r5, #-16]
 8011b50:	ed05 ba03 	vstr	s22, [r5, #-12]
 8011b54:	ed45 aa02 	vstr	s21, [r5, #-8]
 8011b58:	ed05 aa01 	vstr	s20, [r5, #-4]
 8011b5c:	ed06 8a01 	vstr	s16, [r6, #-4]
 8011b60:	ed46 9a04 	vstr	s19, [r6, #-16]
 8011b64:	ed06 9a03 	vstr	s18, [r6, #-12]
 8011b68:	ed46 8a02 	vstr	s17, [r6, #-8]
 8011b6c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8011b70:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8011b74:	ed12 6a03 	vldr	s12, [r2, #-12]
 8011b78:	ed52 2a04 	vldr	s5, [r2, #-16]
 8011b7c:	ee33 3a61 	vsub.f32	s6, s6, s3
 8011b80:	ee34 4a42 	vsub.f32	s8, s8, s4
 8011b84:	ee26 8a86 	vmul.f32	s16, s13, s12
 8011b88:	ee24 2a06 	vmul.f32	s4, s8, s12
 8011b8c:	ee63 1a22 	vmul.f32	s3, s6, s5
 8011b90:	ee24 4a22 	vmul.f32	s8, s8, s5
 8011b94:	ee23 3a06 	vmul.f32	s6, s6, s12
 8011b98:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8011b9c:	ee23 6a86 	vmul.f32	s12, s7, s12
 8011ba0:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8011ba4:	ee36 6a04 	vadd.f32	s12, s12, s8
 8011ba8:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8011bac:	ee72 3a63 	vsub.f32	s7, s4, s7
 8011bb0:	ee71 2a88 	vadd.f32	s5, s3, s16
 8011bb4:	ed44 6a03 	vstr	s13, [r4, #-12]
 8011bb8:	ed44 2a04 	vstr	s5, [r4, #-16]
 8011bbc:	ed43 3a04 	vstr	s7, [r3, #-16]
 8011bc0:	ed03 6a03 	vstr	s12, [r3, #-12]
 8011bc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011bc8:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8011bcc:	ed12 7a01 	vldr	s14, [r2, #-4]
 8011bd0:	ed52 5a02 	vldr	s11, [r2, #-8]
 8011bd4:	ee35 6a41 	vsub.f32	s12, s10, s2
 8011bd8:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8011bdc:	ee67 3a87 	vmul.f32	s7, s15, s14
 8011be0:	ee26 5a87 	vmul.f32	s10, s13, s14
 8011be4:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8011be8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8011bec:	ee64 4a87 	vmul.f32	s9, s9, s14
 8011bf0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8011bf4:	ee26 7a07 	vmul.f32	s14, s12, s14
 8011bf8:	ee26 6a25 	vmul.f32	s12, s12, s11
 8011bfc:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8011c00:	ee74 5a23 	vadd.f32	s11, s8, s7
 8011c04:	ee35 6a46 	vsub.f32	s12, s10, s12
 8011c08:	ee37 7a26 	vadd.f32	s14, s14, s13
 8011c0c:	f1be 0e01 	subs.w	lr, lr, #1
 8011c10:	ed44 5a02 	vstr	s11, [r4, #-8]
 8011c14:	f105 0510 	add.w	r5, r5, #16
 8011c18:	ed44 7a01 	vstr	s15, [r4, #-4]
 8011c1c:	f106 0610 	add.w	r6, r6, #16
 8011c20:	ed03 6a02 	vstr	s12, [r3, #-8]
 8011c24:	ed03 7a01 	vstr	s14, [r3, #-4]
 8011c28:	f102 0210 	add.w	r2, r2, #16
 8011c2c:	f104 0410 	add.w	r4, r4, #16
 8011c30:	f103 0310 	add.w	r3, r3, #16
 8011c34:	f47f af5a 	bne.w	8011aec <arm_cfft_radix8by2_f32+0x34>
 8011c38:	687a      	ldr	r2, [r7, #4]
 8011c3a:	fa1f f48c 	uxth.w	r4, ip
 8011c3e:	4608      	mov	r0, r1
 8011c40:	2302      	movs	r3, #2
 8011c42:	4621      	mov	r1, r4
 8011c44:	f000 fefc 	bl	8012a40 <arm_radix8_butterfly_f32>
 8011c48:	ecbd 8b08 	vpop	{d8-d11}
 8011c4c:	4640      	mov	r0, r8
 8011c4e:	4621      	mov	r1, r4
 8011c50:	687a      	ldr	r2, [r7, #4]
 8011c52:	2302      	movs	r3, #2
 8011c54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c58:	f000 bef2 	b.w	8012a40 <arm_radix8_butterfly_f32>

08011c5c <arm_cfft_radix8by4_f32>:
 8011c5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c60:	ed2d 8b0a 	vpush	{d8-d12}
 8011c64:	8802      	ldrh	r2, [r0, #0]
 8011c66:	ed91 6a00 	vldr	s12, [r1]
 8011c6a:	b08f      	sub	sp, #60	@ 0x3c
 8011c6c:	460f      	mov	r7, r1
 8011c6e:	0852      	lsrs	r2, r2, #1
 8011c70:	0093      	lsls	r3, r2, #2
 8011c72:	900c      	str	r0, [sp, #48]	@ 0x30
 8011c74:	9103      	str	r1, [sp, #12]
 8011c76:	6841      	ldr	r1, [r0, #4]
 8011c78:	ed97 7a01 	vldr	s14, [r7, #4]
 8011c7c:	4638      	mov	r0, r7
 8011c7e:	4418      	add	r0, r3
 8011c80:	4606      	mov	r6, r0
 8011c82:	9009      	str	r0, [sp, #36]	@ 0x24
 8011c84:	4418      	add	r0, r3
 8011c86:	edd0 6a00 	vldr	s13, [r0]
 8011c8a:	edd6 3a00 	vldr	s7, [r6]
 8011c8e:	edd6 2a01 	vldr	s5, [r6, #4]
 8011c92:	edd0 7a01 	vldr	s15, [r0, #4]
 8011c96:	900a      	str	r0, [sp, #40]	@ 0x28
 8011c98:	ee76 5a26 	vadd.f32	s11, s12, s13
 8011c9c:	4604      	mov	r4, r0
 8011c9e:	4625      	mov	r5, r4
 8011ca0:	441c      	add	r4, r3
 8011ca2:	ed94 4a00 	vldr	s8, [r4]
 8011ca6:	ed94 5a01 	vldr	s10, [r4, #4]
 8011caa:	9401      	str	r4, [sp, #4]
 8011cac:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8011cb0:	4630      	mov	r0, r6
 8011cb2:	ee74 4a24 	vadd.f32	s9, s8, s9
 8011cb6:	463e      	mov	r6, r7
 8011cb8:	ee14 ea90 	vmov	lr, s9
 8011cbc:	ee76 6a66 	vsub.f32	s13, s12, s13
 8011cc0:	f846 eb08 	str.w	lr, [r6], #8
 8011cc4:	ee37 6a27 	vadd.f32	s12, s14, s15
 8011cc8:	edd0 4a01 	vldr	s9, [r0, #4]
 8011ccc:	9604      	str	r6, [sp, #16]
 8011cce:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011cd2:	9e01      	ldr	r6, [sp, #4]
 8011cd4:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8011cd8:	ed96 2a01 	vldr	s4, [r6, #4]
 8011cdc:	ee36 7a24 	vadd.f32	s14, s12, s9
 8011ce0:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8011ce4:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8011ce8:	ee36 6a62 	vsub.f32	s12, s12, s5
 8011cec:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8011cf0:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8011cf4:	ee73 3a45 	vsub.f32	s7, s6, s10
 8011cf8:	4604      	mov	r4, r0
 8011cfa:	ee36 6a45 	vsub.f32	s12, s12, s10
 8011cfe:	ee75 6a26 	vadd.f32	s13, s10, s13
 8011d02:	46a3      	mov	fp, r4
 8011d04:	ee37 7a02 	vadd.f32	s14, s14, s4
 8011d08:	ee34 5a84 	vadd.f32	s10, s9, s8
 8011d0c:	ee13 8a90 	vmov	r8, s7
 8011d10:	46a4      	mov	ip, r4
 8011d12:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8011d16:	ed87 7a01 	vstr	s14, [r7, #4]
 8011d1a:	f84b 8b08 	str.w	r8, [fp], #8
 8011d1e:	f1ac 0704 	sub.w	r7, ip, #4
 8011d22:	ed8c 5a01 	vstr	s10, [ip, #4]
 8011d26:	f101 0c08 	add.w	ip, r1, #8
 8011d2a:	462c      	mov	r4, r5
 8011d2c:	f8cd c014 	str.w	ip, [sp, #20]
 8011d30:	ee15 ca90 	vmov	ip, s11
 8011d34:	f844 cb08 	str.w	ip, [r4], #8
 8011d38:	9407      	str	r4, [sp, #28]
 8011d3a:	f101 0410 	add.w	r4, r1, #16
 8011d3e:	ed85 6a01 	vstr	s12, [r5, #4]
 8011d42:	0852      	lsrs	r2, r2, #1
 8011d44:	9402      	str	r4, [sp, #8]
 8011d46:	462c      	mov	r4, r5
 8011d48:	f101 0518 	add.w	r5, r1, #24
 8011d4c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8011d4e:	46b2      	mov	sl, r6
 8011d50:	9506      	str	r5, [sp, #24]
 8011d52:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8011d56:	3a02      	subs	r2, #2
 8011d58:	ee16 5a90 	vmov	r5, s13
 8011d5c:	46b6      	mov	lr, r6
 8011d5e:	4630      	mov	r0, r6
 8011d60:	0852      	lsrs	r2, r2, #1
 8011d62:	f84a 5b08 	str.w	r5, [sl], #8
 8011d66:	f1a0 0604 	sub.w	r6, r0, #4
 8011d6a:	edce 7a01 	vstr	s15, [lr, #4]
 8011d6e:	9208      	str	r2, [sp, #32]
 8011d70:	f000 8130 	beq.w	8011fd4 <arm_cfft_radix8by4_f32+0x378>
 8011d74:	4691      	mov	r9, r2
 8011d76:	9a03      	ldr	r2, [sp, #12]
 8011d78:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8011d7c:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8011d80:	3b08      	subs	r3, #8
 8011d82:	f102 0510 	add.w	r5, r2, #16
 8011d86:	f101 0c20 	add.w	ip, r1, #32
 8011d8a:	f1a4 020c 	sub.w	r2, r4, #12
 8011d8e:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8011d92:	4433      	add	r3, r6
 8011d94:	3410      	adds	r4, #16
 8011d96:	4650      	mov	r0, sl
 8011d98:	4659      	mov	r1, fp
 8011d9a:	ed55 3a02 	vldr	s7, [r5, #-8]
 8011d9e:	ed14 5a02 	vldr	s10, [r4, #-8]
 8011da2:	ed91 7a00 	vldr	s14, [r1]
 8011da6:	edd0 7a00 	vldr	s15, [r0]
 8011daa:	ed15 4a01 	vldr	s8, [r5, #-4]
 8011dae:	ed54 5a01 	vldr	s11, [r4, #-4]
 8011db2:	edd0 6a01 	vldr	s13, [r0, #4]
 8011db6:	ed91 6a01 	vldr	s12, [r1, #4]
 8011dba:	ee33 8a85 	vadd.f32	s16, s7, s10
 8011dbe:	ee34 0a25 	vadd.f32	s0, s8, s11
 8011dc2:	ee78 4a07 	vadd.f32	s9, s16, s14
 8011dc6:	ee74 5a65 	vsub.f32	s11, s8, s11
 8011dca:	ee77 4aa4 	vadd.f32	s9, s15, s9
 8011dce:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8011dd2:	ed45 4a02 	vstr	s9, [r5, #-8]
 8011dd6:	edd1 4a01 	vldr	s9, [r1, #4]
 8011dda:	ed90 4a01 	vldr	s8, [r0, #4]
 8011dde:	ee70 4a24 	vadd.f32	s9, s0, s9
 8011de2:	ee76 aa05 	vadd.f32	s21, s12, s10
 8011de6:	ee74 4a84 	vadd.f32	s9, s9, s8
 8011dea:	ee35 aac7 	vsub.f32	s20, s11, s14
 8011dee:	ed45 4a01 	vstr	s9, [r5, #-4]
 8011df2:	edd6 1a00 	vldr	s3, [r6]
 8011df6:	edd7 0a00 	vldr	s1, [r7]
 8011dfa:	ed92 4a02 	vldr	s8, [r2, #8]
 8011dfe:	edd3 3a02 	vldr	s7, [r3, #8]
 8011e02:	ed93 2a01 	vldr	s4, [r3, #4]
 8011e06:	ed16 1a01 	vldr	s2, [r6, #-4]
 8011e0a:	edd2 2a01 	vldr	s5, [r2, #4]
 8011e0e:	ed57 9a01 	vldr	s19, [r7, #-4]
 8011e12:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8011e16:	ee39 3a81 	vadd.f32	s6, s19, s2
 8011e1a:	ee74 8a84 	vadd.f32	s17, s9, s8
 8011e1e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8011e22:	ee73 8aa8 	vadd.f32	s17, s7, s17
 8011e26:	ee7a aae6 	vsub.f32	s21, s21, s13
 8011e2a:	ee18 aa90 	vmov	sl, s17
 8011e2e:	f847 a908 	str.w	sl, [r7], #-8
 8011e32:	edd2 8a01 	vldr	s17, [r2, #4]
 8011e36:	ed93 9a01 	vldr	s18, [r3, #4]
 8011e3a:	ee73 8a28 	vadd.f32	s17, s6, s17
 8011e3e:	ee3a aa27 	vadd.f32	s20, s20, s15
 8011e42:	ee78 8a89 	vadd.f32	s17, s17, s18
 8011e46:	ee74 0a63 	vsub.f32	s1, s8, s7
 8011e4a:	edc7 8a01 	vstr	s17, [r7, #4]
 8011e4e:	ed18 ba02 	vldr	s22, [r8, #-8]
 8011e52:	ed58 8a01 	vldr	s17, [r8, #-4]
 8011e56:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8011e5a:	ee6a ba28 	vmul.f32	s23, s20, s17
 8011e5e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8011e62:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8011e66:	ee30 9a81 	vadd.f32	s18, s1, s2
 8011e6a:	ee79 9a82 	vadd.f32	s19, s19, s4
 8011e6e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8011e72:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8011e76:	ee69 baa8 	vmul.f32	s23, s19, s17
 8011e7a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8011e7e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8011e82:	ee69 8a28 	vmul.f32	s17, s18, s17
 8011e86:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8011e8a:	ee1c aa10 	vmov	sl, s24
 8011e8e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8011e92:	f841 ab08 	str.w	sl, [r1], #8
 8011e96:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8011e9a:	ee3b bacb 	vsub.f32	s22, s23, s22
 8011e9e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8011ea2:	ee33 3a62 	vsub.f32	s6, s6, s5
 8011ea6:	ed01 aa01 	vstr	s20, [r1, #-4]
 8011eaa:	edc2 8a01 	vstr	s17, [r2, #4]
 8011eae:	ed82 ba02 	vstr	s22, [r2, #8]
 8011eb2:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8011eb6:	ee74 3a63 	vsub.f32	s7, s8, s7
 8011eba:	ee38 8a47 	vsub.f32	s16, s16, s14
 8011ebe:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8011ec2:	ee30 0a46 	vsub.f32	s0, s0, s12
 8011ec6:	ee33 3a42 	vsub.f32	s6, s6, s4
 8011eca:	ee38 8a67 	vsub.f32	s16, s16, s15
 8011ece:	ee30 0a66 	vsub.f32	s0, s0, s13
 8011ed2:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8011ed6:	ee63 8a04 	vmul.f32	s17, s6, s8
 8011eda:	ee28 aa24 	vmul.f32	s20, s16, s9
 8011ede:	ee60 9a04 	vmul.f32	s19, s0, s8
 8011ee2:	ee28 8a04 	vmul.f32	s16, s16, s8
 8011ee6:	ee20 0a24 	vmul.f32	s0, s0, s9
 8011eea:	ee63 3a84 	vmul.f32	s7, s7, s8
 8011eee:	ee39 4a68 	vsub.f32	s8, s18, s17
 8011ef2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8011ef6:	ee14 aa10 	vmov	sl, s8
 8011efa:	ee30 0a48 	vsub.f32	s0, s0, s16
 8011efe:	ee63 4a24 	vmul.f32	s9, s6, s9
 8011f02:	ed44 9a02 	vstr	s19, [r4, #-8]
 8011f06:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8011f0a:	ed04 0a01 	vstr	s0, [r4, #-4]
 8011f0e:	f846 a908 	str.w	sl, [r6], #-8
 8011f12:	ee35 6a46 	vsub.f32	s12, s10, s12
 8011f16:	ee35 7a87 	vadd.f32	s14, s11, s14
 8011f1a:	edc6 3a01 	vstr	s7, [r6, #4]
 8011f1e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8011f22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011f26:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8011f2a:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8011f2e:	ee67 5a86 	vmul.f32	s11, s15, s12
 8011f32:	ee26 5a87 	vmul.f32	s10, s13, s14
 8011f36:	ee72 2a62 	vsub.f32	s5, s4, s5
 8011f3a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8011f3e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8011f42:	ee75 5a25 	vadd.f32	s11, s10, s11
 8011f46:	ee62 0a86 	vmul.f32	s1, s5, s12
 8011f4a:	ee66 6a86 	vmul.f32	s13, s13, s12
 8011f4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011f52:	ee21 6a06 	vmul.f32	s12, s2, s12
 8011f56:	ee62 2a87 	vmul.f32	s5, s5, s14
 8011f5a:	ee21 1a07 	vmul.f32	s2, s2, s14
 8011f5e:	ee15 aa90 	vmov	sl, s11
 8011f62:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011f66:	f840 ab08 	str.w	sl, [r0], #8
 8011f6a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8011f6e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8011f72:	f1b9 0901 	subs.w	r9, r9, #1
 8011f76:	ed40 7a01 	vstr	s15, [r0, #-4]
 8011f7a:	f105 0508 	add.w	r5, r5, #8
 8011f7e:	ed83 1a02 	vstr	s2, [r3, #8]
 8011f82:	edc3 2a01 	vstr	s5, [r3, #4]
 8011f86:	f108 0808 	add.w	r8, r8, #8
 8011f8a:	f1a2 0208 	sub.w	r2, r2, #8
 8011f8e:	f10c 0c10 	add.w	ip, ip, #16
 8011f92:	f104 0408 	add.w	r4, r4, #8
 8011f96:	f10e 0e18 	add.w	lr, lr, #24
 8011f9a:	f1a3 0308 	sub.w	r3, r3, #8
 8011f9e:	f47f aefc 	bne.w	8011d9a <arm_cfft_radix8by4_f32+0x13e>
 8011fa2:	9908      	ldr	r1, [sp, #32]
 8011fa4:	9802      	ldr	r0, [sp, #8]
 8011fa6:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8011faa:	00cb      	lsls	r3, r1, #3
 8011fac:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8011fb0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8011fb4:	9102      	str	r1, [sp, #8]
 8011fb6:	9904      	ldr	r1, [sp, #16]
 8011fb8:	4419      	add	r1, r3
 8011fba:	9104      	str	r1, [sp, #16]
 8011fbc:	9905      	ldr	r1, [sp, #20]
 8011fbe:	4419      	add	r1, r3
 8011fc0:	9105      	str	r1, [sp, #20]
 8011fc2:	9907      	ldr	r1, [sp, #28]
 8011fc4:	449b      	add	fp, r3
 8011fc6:	4419      	add	r1, r3
 8011fc8:	449a      	add	sl, r3
 8011fca:	9b06      	ldr	r3, [sp, #24]
 8011fcc:	9107      	str	r1, [sp, #28]
 8011fce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011fd2:	9306      	str	r3, [sp, #24]
 8011fd4:	9a04      	ldr	r2, [sp, #16]
 8011fd6:	9807      	ldr	r0, [sp, #28]
 8011fd8:	edd2 3a00 	vldr	s7, [r2]
 8011fdc:	ed90 4a00 	vldr	s8, [r0]
 8011fe0:	eddb 7a00 	vldr	s15, [fp]
 8011fe4:	ed9a 3a00 	vldr	s6, [sl]
 8011fe8:	edd2 4a01 	vldr	s9, [r2, #4]
 8011fec:	ed90 7a01 	vldr	s14, [r0, #4]
 8011ff0:	ed9b 2a01 	vldr	s4, [fp, #4]
 8011ff4:	edda 5a01 	vldr	s11, [sl, #4]
 8011ff8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8011ffc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011ffe:	ee73 6a84 	vadd.f32	s13, s7, s8
 8012002:	ee34 6a87 	vadd.f32	s12, s9, s14
 8012006:	ee36 5aa7 	vadd.f32	s10, s13, s15
 801200a:	ee34 7ac7 	vsub.f32	s14, s9, s14
 801200e:	ee33 5a05 	vadd.f32	s10, s6, s10
 8012012:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8012016:	ed82 5a00 	vstr	s10, [r2]
 801201a:	ed9b 5a01 	vldr	s10, [fp, #4]
 801201e:	edda 4a01 	vldr	s9, [sl, #4]
 8012022:	ee36 5a05 	vadd.f32	s10, s12, s10
 8012026:	ee72 3a04 	vadd.f32	s7, s4, s8
 801202a:	ee35 5a24 	vadd.f32	s10, s10, s9
 801202e:	ee77 4a67 	vsub.f32	s9, s14, s15
 8012032:	ed82 5a01 	vstr	s10, [r2, #4]
 8012036:	9a05      	ldr	r2, [sp, #20]
 8012038:	ee34 5a83 	vadd.f32	s10, s9, s6
 801203c:	edd2 1a00 	vldr	s3, [r2]
 8012040:	edd2 2a01 	vldr	s5, [r2, #4]
 8012044:	9a02      	ldr	r2, [sp, #8]
 8012046:	ee73 3ae5 	vsub.f32	s7, s7, s11
 801204a:	ee36 6a42 	vsub.f32	s12, s12, s4
 801204e:	ee63 4aa1 	vmul.f32	s9, s7, s3
 8012052:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8012056:	ee65 2a22 	vmul.f32	s5, s10, s5
 801205a:	ee25 5a21 	vmul.f32	s10, s10, s3
 801205e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8012062:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012066:	ee76 6ae7 	vsub.f32	s13, s13, s15
 801206a:	edcb 2a00 	vstr	s5, [fp]
 801206e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8012072:	edd2 3a01 	vldr	s7, [r2, #4]
 8012076:	ed92 5a00 	vldr	s10, [r2]
 801207a:	9a06      	ldr	r2, [sp, #24]
 801207c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8012080:	ee36 6a65 	vsub.f32	s12, s12, s11
 8012084:	ee66 4a85 	vmul.f32	s9, s13, s10
 8012088:	ee26 5a05 	vmul.f32	s10, s12, s10
 801208c:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8012090:	ee26 6a23 	vmul.f32	s12, s12, s7
 8012094:	ee75 6a66 	vsub.f32	s13, s10, s13
 8012098:	ee34 6a86 	vadd.f32	s12, s9, s12
 801209c:	ee34 4a42 	vsub.f32	s8, s8, s4
 80120a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80120a4:	edc0 6a01 	vstr	s13, [r0, #4]
 80120a8:	ed80 6a00 	vstr	s12, [r0]
 80120ac:	ed92 6a01 	vldr	s12, [r2, #4]
 80120b0:	9803      	ldr	r0, [sp, #12]
 80120b2:	ee77 7a43 	vsub.f32	s15, s14, s6
 80120b6:	ee75 5a84 	vadd.f32	s11, s11, s8
 80120ba:	ed92 7a00 	vldr	s14, [r2]
 80120be:	ee65 6a87 	vmul.f32	s13, s11, s14
 80120c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80120c6:	ee65 5a86 	vmul.f32	s11, s11, s12
 80120ca:	ee67 7a86 	vmul.f32	s15, s15, s12
 80120ce:	ee77 5a65 	vsub.f32	s11, s14, s11
 80120d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80120d6:	edca 5a01 	vstr	s11, [sl, #4]
 80120da:	edca 7a00 	vstr	s15, [sl]
 80120de:	6872      	ldr	r2, [r6, #4]
 80120e0:	4621      	mov	r1, r4
 80120e2:	2304      	movs	r3, #4
 80120e4:	f000 fcac 	bl	8012a40 <arm_radix8_butterfly_f32>
 80120e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80120ea:	6872      	ldr	r2, [r6, #4]
 80120ec:	4621      	mov	r1, r4
 80120ee:	2304      	movs	r3, #4
 80120f0:	f000 fca6 	bl	8012a40 <arm_radix8_butterfly_f32>
 80120f4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80120f6:	6872      	ldr	r2, [r6, #4]
 80120f8:	4621      	mov	r1, r4
 80120fa:	2304      	movs	r3, #4
 80120fc:	f000 fca0 	bl	8012a40 <arm_radix8_butterfly_f32>
 8012100:	9801      	ldr	r0, [sp, #4]
 8012102:	6872      	ldr	r2, [r6, #4]
 8012104:	4621      	mov	r1, r4
 8012106:	2304      	movs	r3, #4
 8012108:	b00f      	add	sp, #60	@ 0x3c
 801210a:	ecbd 8b0a 	vpop	{d8-d12}
 801210e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012112:	f000 bc95 	b.w	8012a40 <arm_radix8_butterfly_f32>
 8012116:	bf00      	nop

08012118 <arm_cfft_f32>:
 8012118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801211c:	2a01      	cmp	r2, #1
 801211e:	4606      	mov	r6, r0
 8012120:	4617      	mov	r7, r2
 8012122:	460c      	mov	r4, r1
 8012124:	4698      	mov	r8, r3
 8012126:	8805      	ldrh	r5, [r0, #0]
 8012128:	d054      	beq.n	80121d4 <arm_cfft_f32+0xbc>
 801212a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 801212e:	d04c      	beq.n	80121ca <arm_cfft_f32+0xb2>
 8012130:	d916      	bls.n	8012160 <arm_cfft_f32+0x48>
 8012132:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8012136:	d01a      	beq.n	801216e <arm_cfft_f32+0x56>
 8012138:	d95c      	bls.n	80121f4 <arm_cfft_f32+0xdc>
 801213a:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 801213e:	d044      	beq.n	80121ca <arm_cfft_f32+0xb2>
 8012140:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8012144:	d105      	bne.n	8012152 <arm_cfft_f32+0x3a>
 8012146:	4620      	mov	r0, r4
 8012148:	4629      	mov	r1, r5
 801214a:	6872      	ldr	r2, [r6, #4]
 801214c:	2301      	movs	r3, #1
 801214e:	f000 fc77 	bl	8012a40 <arm_radix8_butterfly_f32>
 8012152:	f1b8 0f00 	cmp.w	r8, #0
 8012156:	d111      	bne.n	801217c <arm_cfft_f32+0x64>
 8012158:	2f01      	cmp	r7, #1
 801215a:	d016      	beq.n	801218a <arm_cfft_f32+0x72>
 801215c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012160:	2d20      	cmp	r5, #32
 8012162:	d032      	beq.n	80121ca <arm_cfft_f32+0xb2>
 8012164:	d94a      	bls.n	80121fc <arm_cfft_f32+0xe4>
 8012166:	2d40      	cmp	r5, #64	@ 0x40
 8012168:	d0ed      	beq.n	8012146 <arm_cfft_f32+0x2e>
 801216a:	2d80      	cmp	r5, #128	@ 0x80
 801216c:	d1f1      	bne.n	8012152 <arm_cfft_f32+0x3a>
 801216e:	4630      	mov	r0, r6
 8012170:	4621      	mov	r1, r4
 8012172:	f7ff fca1 	bl	8011ab8 <arm_cfft_radix8by2_f32>
 8012176:	f1b8 0f00 	cmp.w	r8, #0
 801217a:	d0ed      	beq.n	8012158 <arm_cfft_f32+0x40>
 801217c:	4620      	mov	r0, r4
 801217e:	89b1      	ldrh	r1, [r6, #12]
 8012180:	68b2      	ldr	r2, [r6, #8]
 8012182:	f7ee f82d 	bl	80001e0 <arm_bitreversal_32>
 8012186:	2f01      	cmp	r7, #1
 8012188:	d1e8      	bne.n	801215c <arm_cfft_f32+0x44>
 801218a:	ee07 5a90 	vmov	s15, r5
 801218e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012192:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012196:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 801219a:	2d00      	cmp	r5, #0
 801219c:	d0de      	beq.n	801215c <arm_cfft_f32+0x44>
 801219e:	f104 0108 	add.w	r1, r4, #8
 80121a2:	2300      	movs	r3, #0
 80121a4:	3301      	adds	r3, #1
 80121a6:	429d      	cmp	r5, r3
 80121a8:	f101 0108 	add.w	r1, r1, #8
 80121ac:	ed11 7a04 	vldr	s14, [r1, #-16]
 80121b0:	ed51 7a03 	vldr	s15, [r1, #-12]
 80121b4:	ee27 7a26 	vmul.f32	s14, s14, s13
 80121b8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80121bc:	ed01 7a04 	vstr	s14, [r1, #-16]
 80121c0:	ed41 7a03 	vstr	s15, [r1, #-12]
 80121c4:	d1ee      	bne.n	80121a4 <arm_cfft_f32+0x8c>
 80121c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121ca:	4630      	mov	r0, r6
 80121cc:	4621      	mov	r1, r4
 80121ce:	f7ff fd45 	bl	8011c5c <arm_cfft_radix8by4_f32>
 80121d2:	e7be      	b.n	8012152 <arm_cfft_f32+0x3a>
 80121d4:	b1ad      	cbz	r5, 8012202 <arm_cfft_f32+0xea>
 80121d6:	f101 030c 	add.w	r3, r1, #12
 80121da:	2200      	movs	r2, #0
 80121dc:	ed53 7a02 	vldr	s15, [r3, #-8]
 80121e0:	3201      	adds	r2, #1
 80121e2:	eef1 7a67 	vneg.f32	s15, s15
 80121e6:	4295      	cmp	r5, r2
 80121e8:	ed43 7a02 	vstr	s15, [r3, #-8]
 80121ec:	f103 0308 	add.w	r3, r3, #8
 80121f0:	d1f4      	bne.n	80121dc <arm_cfft_f32+0xc4>
 80121f2:	e79a      	b.n	801212a <arm_cfft_f32+0x12>
 80121f4:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 80121f8:	d0a5      	beq.n	8012146 <arm_cfft_f32+0x2e>
 80121fa:	e7aa      	b.n	8012152 <arm_cfft_f32+0x3a>
 80121fc:	2d10      	cmp	r5, #16
 80121fe:	d0b6      	beq.n	801216e <arm_cfft_f32+0x56>
 8012200:	e7a7      	b.n	8012152 <arm_cfft_f32+0x3a>
 8012202:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8012206:	d894      	bhi.n	8012132 <arm_cfft_f32+0x1a>
 8012208:	e7aa      	b.n	8012160 <arm_cfft_f32+0x48>
 801220a:	bf00      	nop

0801220c <arm_fir_init_f32>:
 801220c:	b570      	push	{r4, r5, r6, lr}
 801220e:	9c04      	ldr	r4, [sp, #16]
 8012210:	6082      	str	r2, [r0, #8]
 8012212:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8012216:	3c01      	subs	r4, #1
 8012218:	4605      	mov	r5, r0
 801221a:	440c      	add	r4, r1
 801221c:	8001      	strh	r1, [r0, #0]
 801221e:	461e      	mov	r6, r3
 8012220:	00a2      	lsls	r2, r4, #2
 8012222:	4618      	mov	r0, r3
 8012224:	2100      	movs	r1, #0
 8012226:	f001 f840 	bl	80132aa <memset>
 801222a:	606e      	str	r6, [r5, #4]
 801222c:	bd70      	pop	{r4, r5, r6, pc}
 801222e:	bf00      	nop

08012230 <arm_fir_f32>:
 8012230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012234:	ed2d 8b10 	vpush	{d8-d15}
 8012238:	b089      	sub	sp, #36	@ 0x24
 801223a:	4605      	mov	r5, r0
 801223c:	9003      	str	r0, [sp, #12]
 801223e:	8800      	ldrh	r0, [r0, #0]
 8012240:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8012244:	9304      	str	r3, [sp, #16]
 8012246:	461e      	mov	r6, r3
 8012248:	f100 4380 	add.w	r3, r0, #1073741824	@ 0x40000000
 801224c:	3b01      	subs	r3, #1
 801224e:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
 8012252:	08f3      	lsrs	r3, r6, #3
 8012254:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8012258:	9001      	str	r0, [sp, #4]
 801225a:	4625      	mov	r5, r4
 801225c:	9400      	str	r4, [sp, #0]
 801225e:	9302      	str	r3, [sp, #8]
 8012260:	f000 81ee 	beq.w	8012640 <arm_fir_f32+0x410>
 8012264:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 8012268:	469e      	mov	lr, r3
 801226a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 801226e:	1f1e      	subs	r6, r3, #4
 8012270:	4604      	mov	r4, r0
 8012272:	9605      	str	r6, [sp, #20]
 8012274:	eb08 0003 	add.w	r0, r8, r3
 8012278:	f004 0a07 	and.w	sl, r4, #7
 801227c:	4613      	mov	r3, r2
 801227e:	f10c 0420 	add.w	r4, ip, #32
 8012282:	f8cd c018 	str.w	ip, [sp, #24]
 8012286:	4684      	mov	ip, r0
 8012288:	4648      	mov	r0, r9
 801228a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801228e:	9107      	str	r1, [sp, #28]
 8012290:	f105 0720 	add.w	r7, r5, #32
 8012294:	f101 0620 	add.w	r6, r1, #32
 8012298:	f102 0520 	add.w	r5, r2, #32
 801229c:	4652      	mov	r2, sl
 801229e:	469a      	mov	sl, r3
 80122a0:	f856 3c20 	ldr.w	r3, [r6, #-32]
 80122a4:	f847 3c20 	str.w	r3, [r7, #-32]
 80122a8:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 80122ac:	f847 3c1c 	str.w	r3, [r7, #-28]
 80122b0:	f856 3c18 	ldr.w	r3, [r6, #-24]
 80122b4:	f847 3c18 	str.w	r3, [r7, #-24]
 80122b8:	f856 3c14 	ldr.w	r3, [r6, #-20]
 80122bc:	f847 3c14 	str.w	r3, [r7, #-20]
 80122c0:	f856 3c10 	ldr.w	r3, [r6, #-16]
 80122c4:	f847 3c10 	str.w	r3, [r7, #-16]
 80122c8:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 80122cc:	f847 3c0c 	str.w	r3, [r7, #-12]
 80122d0:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80122d4:	f847 3c08 	str.w	r3, [r7, #-8]
 80122d8:	eddf 3af1 	vldr	s7, [pc, #964]	@ 80126a0 <arm_fir_f32+0x470>
 80122dc:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80122e0:	f847 3c04 	str.w	r3, [r7, #-4]
 80122e4:	ed14 3a08 	vldr	s6, [r4, #-32]	@ 0xffffffe0
 80122e8:	ed54 2a07 	vldr	s5, [r4, #-28]	@ 0xffffffe4
 80122ec:	ed14 2a06 	vldr	s4, [r4, #-24]	@ 0xffffffe8
 80122f0:	ed54 1a05 	vldr	s3, [r4, #-20]	@ 0xffffffec
 80122f4:	ed14 1a04 	vldr	s2, [r4, #-16]
 80122f8:	ed54 0a03 	vldr	s1, [r4, #-12]
 80122fc:	ed14 0a02 	vldr	s0, [r4, #-8]
 8012300:	1f21      	subs	r1, r4, #4
 8012302:	eef0 8a63 	vmov.f32	s17, s7
 8012306:	eef0 9a63 	vmov.f32	s19, s7
 801230a:	eef0 aa63 	vmov.f32	s21, s7
 801230e:	eef0 ba63 	vmov.f32	s23, s7
 8012312:	eeb0 ca63 	vmov.f32	s24, s7
 8012316:	eef0 ca63 	vmov.f32	s25, s7
 801231a:	eeb0 da63 	vmov.f32	s26, s7
 801231e:	2800      	cmp	r0, #0
 8012320:	f000 81e8 	beq.w	80126f4 <arm_fir_f32+0x4c4>
 8012324:	f108 0120 	add.w	r1, r8, #32
 8012328:	f104 031c 	add.w	r3, r4, #28
 801232c:	4683      	mov	fp, r0
 801232e:	ed13 8a08 	vldr	s16, [r3, #-32]	@ 0xffffffe0
 8012332:	ed11 4a08 	vldr	s8, [r1, #-32]	@ 0xffffffe0
 8012336:	ed51 4a07 	vldr	s9, [r1, #-28]	@ 0xffffffe4
 801233a:	ed11 5a06 	vldr	s10, [r1, #-24]	@ 0xffffffe8
 801233e:	ed51 5a05 	vldr	s11, [r1, #-20]	@ 0xffffffec
 8012342:	ed11 6a04 	vldr	s12, [r1, #-16]
 8012346:	ed51 6a03 	vldr	s13, [r1, #-12]
 801234a:	ed11 7a02 	vldr	s14, [r1, #-8]
 801234e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8012352:	ee23 fa04 	vmul.f32	s30, s6, s8
 8012356:	ee62 ea84 	vmul.f32	s29, s5, s8
 801235a:	ed13 3a07 	vldr	s6, [r3, #-28]	@ 0xffffffe4
 801235e:	ee22 ea04 	vmul.f32	s28, s4, s8
 8012362:	ee61 da84 	vmul.f32	s27, s3, s8
 8012366:	ee21 ba04 	vmul.f32	s22, s2, s8
 801236a:	ee20 aa84 	vmul.f32	s20, s1, s8
 801236e:	ee20 9a04 	vmul.f32	s18, s0, s8
 8012372:	ee28 4a04 	vmul.f32	s8, s16, s8
 8012376:	ee62 fa24 	vmul.f32	s31, s4, s9
 801237a:	ee3c ca0e 	vadd.f32	s24, s24, s28
 801237e:	ee7b baad 	vadd.f32	s23, s23, s27
 8012382:	ee21 eaa4 	vmul.f32	s28, s3, s9
 8012386:	ee61 da24 	vmul.f32	s27, s2, s9
 801238a:	ee7a aa8b 	vadd.f32	s21, s21, s22
 801238e:	ee79 9a8a 	vadd.f32	s19, s19, s20
 8012392:	ee20 baa4 	vmul.f32	s22, s1, s9
 8012396:	ee20 aa24 	vmul.f32	s20, s0, s9
 801239a:	ee3d da0f 	vadd.f32	s26, s26, s30
 801239e:	ee7c caae 	vadd.f32	s25, s25, s29
 80123a2:	ee22 faa4 	vmul.f32	s30, s5, s9
 80123a6:	ee78 8a89 	vadd.f32	s17, s17, s18
 80123aa:	ed53 2a06 	vldr	s5, [r3, #-24]	@ 0xffffffe8
 80123ae:	ee28 9a24 	vmul.f32	s18, s16, s9
 80123b2:	ee73 3a84 	vadd.f32	s7, s7, s8
 80123b6:	ee63 4a24 	vmul.f32	s9, s6, s9
 80123ba:	ee22 4a05 	vmul.f32	s8, s4, s10
 80123be:	ee61 ea05 	vmul.f32	s29, s2, s10
 80123c2:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 80123c6:	ee3d da0f 	vadd.f32	s26, s26, s30
 80123ca:	ee7c caaf 	vadd.f32	s25, s25, s31
 80123ce:	ee20 fa85 	vmul.f32	s30, s1, s10
 80123d2:	ee61 fa85 	vmul.f32	s31, s3, s10
 80123d6:	ee3c ea0e 	vadd.f32	s28, s24, s28
 80123da:	ee7b daad 	vadd.f32	s27, s23, s27
 80123de:	ee3a ba8b 	vadd.f32	s22, s21, s22
 80123e2:	ee60 ba05 	vmul.f32	s23, s0, s10
 80123e6:	ee68 aa05 	vmul.f32	s21, s16, s10
 80123ea:	ee39 aa8a 	vadd.f32	s20, s19, s20
 80123ee:	ee78 8a89 	vadd.f32	s17, s17, s18
 80123f2:	ee73 3aa4 	vadd.f32	s7, s7, s9
 80123f6:	ee63 4a05 	vmul.f32	s9, s6, s10
 80123fa:	ee22 5a85 	vmul.f32	s10, s5, s10
 80123fe:	ee21 9a25 	vmul.f32	s18, s2, s11
 8012402:	ee20 ca25 	vmul.f32	s24, s0, s11
 8012406:	ee3d da04 	vadd.f32	s26, s26, s8
 801240a:	ee7c caaf 	vadd.f32	s25, s25, s31
 801240e:	ee21 4aa5 	vmul.f32	s8, s3, s11
 8012412:	ee3e ea2e 	vadd.f32	s28, s28, s29
 8012416:	ed53 1a04 	vldr	s3, [r3, #-16]
 801241a:	ee60 eaa5 	vmul.f32	s29, s1, s11
 801241e:	ee7d da8f 	vadd.f32	s27, s27, s30
 8012422:	ee3b ba2b 	vadd.f32	s22, s22, s23
 8012426:	ee3a aa2a 	vadd.f32	s20, s20, s21
 801242a:	ee68 ba25 	vmul.f32	s23, s16, s11
 801242e:	ee63 aa25 	vmul.f32	s21, s6, s11
 8012432:	ee78 8aa4 	vadd.f32	s17, s17, s9
 8012436:	ee73 3a85 	vadd.f32	s7, s7, s10
 801243a:	ee22 5aa5 	vmul.f32	s10, s5, s11
 801243e:	ee62 5a25 	vmul.f32	s11, s4, s11
 8012442:	ee61 4a06 	vmul.f32	s9, s2, s12
 8012446:	ee60 9a86 	vmul.f32	s19, s1, s12
 801244a:	ee60 fa06 	vmul.f32	s31, s0, s12
 801244e:	ed13 1a03 	vldr	s2, [r3, #-12]
 8012452:	ee23 fa06 	vmul.f32	s30, s6, s12
 8012456:	ee3d da04 	vadd.f32	s26, s26, s8
 801245a:	ee7c ca89 	vadd.f32	s25, s25, s18
 801245e:	ee3e ea2e 	vadd.f32	s28, s28, s29
 8012462:	ee28 9a06 	vmul.f32	s18, s16, s12
 8012466:	ee7d da8c 	vadd.f32	s27, s27, s24
 801246a:	ee3b ba2b 	vadd.f32	s22, s22, s23
 801246e:	ee22 ca86 	vmul.f32	s24, s5, s12
 8012472:	ee3a aa2a 	vadd.f32	s20, s20, s21
 8012476:	ee78 8a85 	vadd.f32	s17, s17, s10
 801247a:	ee73 3aa5 	vadd.f32	s7, s7, s11
 801247e:	ee62 5a06 	vmul.f32	s11, s4, s12
 8012482:	ee21 6a86 	vmul.f32	s12, s3, s12
 8012486:	ee20 4a26 	vmul.f32	s8, s0, s13
 801248a:	ee63 ea26 	vmul.f32	s29, s6, s13
 801248e:	ee3a aa0c 	vadd.f32	s20, s20, s24
 8012492:	ee22 5a26 	vmul.f32	s10, s4, s13
 8012496:	ee3d da24 	vadd.f32	s26, s26, s9
 801249a:	ee7c caa9 	vadd.f32	s25, s25, s19
 801249e:	ee60 4aa6 	vmul.f32	s9, s1, s13
 80124a2:	ee3e ea2f 	vadd.f32	s28, s28, s31
 80124a6:	ed53 0a02 	vldr	s1, [r3, #-8]
 80124aa:	ee68 fa26 	vmul.f32	s31, s16, s13
 80124ae:	ee7d da89 	vadd.f32	s27, s27, s18
 80124b2:	ee3b ba0f 	vadd.f32	s22, s22, s30
 80124b6:	ee78 8aa5 	vadd.f32	s17, s17, s11
 80124ba:	ee22 faa6 	vmul.f32	s30, s5, s13
 80124be:	ee73 3a86 	vadd.f32	s7, s7, s12
 80124c2:	ee21 6aa6 	vmul.f32	s12, s3, s13
 80124c6:	ee61 6a26 	vmul.f32	s13, s2, s13
 80124ca:	ee60 aa07 	vmul.f32	s21, s0, s14
 80124ce:	ee28 ca07 	vmul.f32	s24, s16, s14
 80124d2:	ee63 ba07 	vmul.f32	s23, s6, s14
 80124d6:	ee7a 9a05 	vadd.f32	s19, s20, s10
 80124da:	ee78 8a86 	vadd.f32	s17, s17, s12
 80124de:	ee3d da24 	vadd.f32	s26, s26, s9
 80124e2:	ee7c ca84 	vadd.f32	s25, s25, s8
 80124e6:	ee7d daae 	vadd.f32	s27, s27, s29
 80124ea:	ee22 9a07 	vmul.f32	s18, s4, s14
 80124ee:	ee62 ea87 	vmul.f32	s29, s5, s14
 80124f2:	ee61 5a87 	vmul.f32	s11, s3, s14
 80124f6:	ee73 3aa6 	vadd.f32	s7, s7, s13
 80124fa:	ed13 0a01 	vldr	s0, [r3, #-4]
 80124fe:	ee61 6a07 	vmul.f32	s13, s2, s14
 8012502:	ee3e ea2f 	vadd.f32	s28, s28, s31
 8012506:	ee3b ba0f 	vadd.f32	s22, s22, s30
 801250a:	ee20 7a87 	vmul.f32	s14, s1, s14
 801250e:	ee68 4a27 	vmul.f32	s9, s16, s15
 8012512:	ee3d da2a 	vadd.f32	s26, s26, s21
 8012516:	ee7c ca8c 	vadd.f32	s25, s25, s24
 801251a:	ee23 8a27 	vmul.f32	s16, s6, s15
 801251e:	ee3e ea2b 	vadd.f32	s28, s28, s23
 8012522:	ee22 4aa7 	vmul.f32	s8, s5, s15
 8012526:	ee22 aa27 	vmul.f32	s20, s4, s15
 801252a:	ee21 5aa7 	vmul.f32	s10, s3, s15
 801252e:	ee21 6a27 	vmul.f32	s12, s2, s15
 8012532:	ee78 6aa6 	vadd.f32	s13, s17, s13
 8012536:	ee7d daae 	vadd.f32	s27, s27, s29
 801253a:	ee60 8aa7 	vmul.f32	s17, s1, s15
 801253e:	ee3b ba09 	vadd.f32	s22, s22, s18
 8012542:	ee79 9aa5 	vadd.f32	s19, s19, s11
 8012546:	ee73 3a87 	vadd.f32	s7, s7, s14
 801254a:	ee60 7a27 	vmul.f32	s15, s0, s15
 801254e:	f1bb 0b01 	subs.w	fp, fp, #1
 8012552:	f101 0120 	add.w	r1, r1, #32
 8012556:	ee3d da24 	vadd.f32	s26, s26, s9
 801255a:	ee7c ca88 	vadd.f32	s25, s25, s16
 801255e:	ee3e ca04 	vadd.f32	s24, s28, s8
 8012562:	ee7d ba8a 	vadd.f32	s23, s27, s20
 8012566:	ee7b aa05 	vadd.f32	s21, s22, s10
 801256a:	ee79 9a86 	vadd.f32	s19, s19, s12
 801256e:	ee76 8aa8 	vadd.f32	s17, s13, s17
 8012572:	ee73 3aa7 	vadd.f32	s7, s7, s15
 8012576:	f103 0320 	add.w	r3, r3, #32
 801257a:	f47f aed8 	bne.w	801232e <arm_fir_f32+0xfe>
 801257e:	eb09 0104 	add.w	r1, r9, r4
 8012582:	46e3      	mov	fp, ip
 8012584:	b3a2      	cbz	r2, 80125f0 <arm_fir_f32+0x3c0>
 8012586:	4613      	mov	r3, r2
 8012588:	ecbb 6a01 	vldmia	fp!, {s12}
 801258c:	ecf1 7a01 	vldmia	r1!, {s15}
 8012590:	ee23 3a06 	vmul.f32	s6, s6, s12
 8012594:	ee22 4a86 	vmul.f32	s8, s5, s12
 8012598:	ee62 4a06 	vmul.f32	s9, s4, s12
 801259c:	ee21 5a86 	vmul.f32	s10, s3, s12
 80125a0:	ee61 5a06 	vmul.f32	s11, s2, s12
 80125a4:	ee60 6a86 	vmul.f32	s13, s1, s12
 80125a8:	ee20 7a06 	vmul.f32	s14, s0, s12
 80125ac:	ee27 6a86 	vmul.f32	s12, s15, s12
 80125b0:	3b01      	subs	r3, #1
 80125b2:	ee3d da03 	vadd.f32	s26, s26, s6
 80125b6:	ee7c ca84 	vadd.f32	s25, s25, s8
 80125ba:	eeb0 3a62 	vmov.f32	s6, s5
 80125be:	ee3c ca24 	vadd.f32	s24, s24, s9
 80125c2:	eef0 2a42 	vmov.f32	s5, s4
 80125c6:	ee7b ba85 	vadd.f32	s23, s23, s10
 80125ca:	eeb0 2a61 	vmov.f32	s4, s3
 80125ce:	ee7a aaa5 	vadd.f32	s21, s21, s11
 80125d2:	eef0 1a41 	vmov.f32	s3, s2
 80125d6:	ee79 9aa6 	vadd.f32	s19, s19, s13
 80125da:	eeb0 1a60 	vmov.f32	s2, s1
 80125de:	ee78 8a87 	vadd.f32	s17, s17, s14
 80125e2:	eef0 0a40 	vmov.f32	s1, s0
 80125e6:	ee73 3a86 	vadd.f32	s7, s7, s12
 80125ea:	eeb0 0a67 	vmov.f32	s0, s15
 80125ee:	d1cb      	bne.n	8012588 <arm_fir_f32+0x358>
 80125f0:	f1be 0e01 	subs.w	lr, lr, #1
 80125f4:	ed05 da08 	vstr	s26, [r5, #-32]	@ 0xffffffe0
 80125f8:	ed45 ca07 	vstr	s25, [r5, #-28]	@ 0xffffffe4
 80125fc:	ed05 ca06 	vstr	s24, [r5, #-24]	@ 0xffffffe8
 8012600:	ed45 ba05 	vstr	s23, [r5, #-20]	@ 0xffffffec
 8012604:	ed45 aa04 	vstr	s21, [r5, #-16]
 8012608:	ed45 9a03 	vstr	s19, [r5, #-12]
 801260c:	ed45 8a02 	vstr	s17, [r5, #-8]
 8012610:	ed45 3a01 	vstr	s7, [r5, #-4]
 8012614:	f107 0720 	add.w	r7, r7, #32
 8012618:	f106 0620 	add.w	r6, r6, #32
 801261c:	f104 0420 	add.w	r4, r4, #32
 8012620:	f105 0520 	add.w	r5, r5, #32
 8012624:	f47f ae3c 	bne.w	80122a0 <arm_fir_f32+0x70>
 8012628:	9b02      	ldr	r3, [sp, #8]
 801262a:	9800      	ldr	r0, [sp, #0]
 801262c:	f8dd c018 	ldr.w	ip, [sp, #24]
 8012630:	9907      	ldr	r1, [sp, #28]
 8012632:	015b      	lsls	r3, r3, #5
 8012634:	4652      	mov	r2, sl
 8012636:	4418      	add	r0, r3
 8012638:	9000      	str	r0, [sp, #0]
 801263a:	4419      	add	r1, r3
 801263c:	449c      	add	ip, r3
 801263e:	441a      	add	r2, r3
 8012640:	9b04      	ldr	r3, [sp, #16]
 8012642:	f013 0e07 	ands.w	lr, r3, #7
 8012646:	d01f      	beq.n	8012688 <arm_fir_f32+0x458>
 8012648:	9f00      	ldr	r7, [sp, #0]
 801264a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801264e:	4676      	mov	r6, lr
 8012650:	4665      	mov	r5, ip
 8012652:	f851 3b04 	ldr.w	r3, [r1], #4
 8012656:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80126a0 <arm_fir_f32+0x470>
 801265a:	f847 3b04 	str.w	r3, [r7], #4
 801265e:	4644      	mov	r4, r8
 8012660:	464b      	mov	r3, r9
 8012662:	4628      	mov	r0, r5
 8012664:	ecb0 7a01 	vldmia	r0!, {s14}
 8012668:	ecf4 7a01 	vldmia	r4!, {s15}
 801266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012670:	3b01      	subs	r3, #1
 8012672:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8012676:	d1f5      	bne.n	8012664 <arm_fir_f32+0x434>
 8012678:	3e01      	subs	r6, #1
 801267a:	ece2 6a01 	vstmia	r2!, {s13}
 801267e:	f105 0504 	add.w	r5, r5, #4
 8012682:	d1e6      	bne.n	8012652 <arm_fir_f32+0x422>
 8012684:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2
 8012688:	9b01      	ldr	r3, [sp, #4]
 801268a:	1e59      	subs	r1, r3, #1
 801268c:	9b03      	ldr	r3, [sp, #12]
 801268e:	088e      	lsrs	r6, r1, #2
 8012690:	685c      	ldr	r4, [r3, #4]
 8012692:	d020      	beq.n	80126d6 <arm_fir_f32+0x4a6>
 8012694:	f104 0210 	add.w	r2, r4, #16
 8012698:	f10c 0310 	add.w	r3, ip, #16
 801269c:	4630      	mov	r0, r6
 801269e:	e001      	b.n	80126a4 <arm_fir_f32+0x474>
 80126a0:	00000000 	.word	0x00000000
 80126a4:	f853 5c10 	ldr.w	r5, [r3, #-16]
 80126a8:	f842 5c10 	str.w	r5, [r2, #-16]
 80126ac:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 80126b0:	f842 5c0c 	str.w	r5, [r2, #-12]
 80126b4:	f853 5c08 	ldr.w	r5, [r3, #-8]
 80126b8:	f842 5c08 	str.w	r5, [r2, #-8]
 80126bc:	f853 5c04 	ldr.w	r5, [r3, #-4]
 80126c0:	f842 5c04 	str.w	r5, [r2, #-4]
 80126c4:	3801      	subs	r0, #1
 80126c6:	f103 0310 	add.w	r3, r3, #16
 80126ca:	f102 0210 	add.w	r2, r2, #16
 80126ce:	d1e9      	bne.n	80126a4 <arm_fir_f32+0x474>
 80126d0:	0133      	lsls	r3, r6, #4
 80126d2:	441c      	add	r4, r3
 80126d4:	449c      	add	ip, r3
 80126d6:	f011 0303 	ands.w	r3, r1, #3
 80126da:	d006      	beq.n	80126ea <arm_fir_f32+0x4ba>
 80126dc:	4622      	mov	r2, r4
 80126de:	f85c 1b04 	ldr.w	r1, [ip], #4
 80126e2:	f842 1b04 	str.w	r1, [r2], #4
 80126e6:	3b01      	subs	r3, #1
 80126e8:	d1f9      	bne.n	80126de <arm_fir_f32+0x4ae>
 80126ea:	b009      	add	sp, #36	@ 0x24
 80126ec:	ecbd 8b10 	vpop	{d8-d15}
 80126f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126f4:	46c3      	mov	fp, r8
 80126f6:	e745      	b.n	8012584 <arm_fir_f32+0x354>

080126f8 <arm_cmplx_mag_f32>:
 80126f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126fc:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8012700:	b084      	sub	sp, #16
 8012702:	d07f      	beq.n	8012804 <arm_cmplx_mag_f32+0x10c>
 8012704:	2700      	movs	r7, #0
 8012706:	f100 0420 	add.w	r4, r0, #32
 801270a:	f101 0510 	add.w	r5, r1, #16
 801270e:	4646      	mov	r6, r8
 8012710:	e05a      	b.n	80127c8 <arm_cmplx_mag_f32+0xd0>
 8012712:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8012716:	eeb4 0a40 	vcmp.f32	s0, s0
 801271a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801271e:	f040 80a4 	bne.w	801286a <arm_cmplx_mag_f32+0x172>
 8012722:	ed05 0a04 	vstr	s0, [r5, #-16]
 8012726:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 801272a:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 801272e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012732:	ee20 0a00 	vmul.f32	s0, s0, s0
 8012736:	ee77 7a80 	vadd.f32	s15, s15, s0
 801273a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801273e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012742:	f2c0 808f 	blt.w	8012864 <arm_cmplx_mag_f32+0x16c>
 8012746:	eeb1 0ae7 	vsqrt.f32	s0, s15
 801274a:	eeb4 0a40 	vcmp.f32	s0, s0
 801274e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012752:	f040 80af 	bne.w	80128b4 <arm_cmplx_mag_f32+0x1bc>
 8012756:	ed05 0a03 	vstr	s0, [r5, #-12]
 801275a:	ed54 7a04 	vldr	s15, [r4, #-16]
 801275e:	ed14 0a03 	vldr	s0, [r4, #-12]
 8012762:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012766:	ee20 0a00 	vmul.f32	s0, s0, s0
 801276a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801276e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012776:	db72      	blt.n	801285e <arm_cmplx_mag_f32+0x166>
 8012778:	eeb1 0ae7 	vsqrt.f32	s0, s15
 801277c:	eeb4 0a40 	vcmp.f32	s0, s0
 8012780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012784:	f040 808c 	bne.w	80128a0 <arm_cmplx_mag_f32+0x1a8>
 8012788:	ed05 0a02 	vstr	s0, [r5, #-8]
 801278c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8012790:	ed14 0a01 	vldr	s0, [r4, #-4]
 8012794:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012798:	ee20 0a00 	vmul.f32	s0, s0, s0
 801279c:	ee77 7a80 	vadd.f32	s15, s15, s0
 80127a0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80127a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127a8:	db20      	blt.n	80127ec <arm_cmplx_mag_f32+0xf4>
 80127aa:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80127ae:	eeb4 0a40 	vcmp.f32	s0, s0
 80127b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127b6:	d169      	bne.n	801288c <arm_cmplx_mag_f32+0x194>
 80127b8:	3e01      	subs	r6, #1
 80127ba:	ed05 0a01 	vstr	s0, [r5, #-4]
 80127be:	f104 0420 	add.w	r4, r4, #32
 80127c2:	f105 0510 	add.w	r5, r5, #16
 80127c6:	d019      	beq.n	80127fc <arm_cmplx_mag_f32+0x104>
 80127c8:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 80127cc:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 80127d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80127d4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80127d8:	ee77 7a80 	vadd.f32	s15, s15, s0
 80127dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80127e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80127e4:	da95      	bge.n	8012712 <arm_cmplx_mag_f32+0x1a>
 80127e6:	f845 7c10 	str.w	r7, [r5, #-16]
 80127ea:	e79c      	b.n	8012726 <arm_cmplx_mag_f32+0x2e>
 80127ec:	3e01      	subs	r6, #1
 80127ee:	f845 7c04 	str.w	r7, [r5, #-4]
 80127f2:	f104 0420 	add.w	r4, r4, #32
 80127f6:	f105 0510 	add.w	r5, r5, #16
 80127fa:	d1e5      	bne.n	80127c8 <arm_cmplx_mag_f32+0xd0>
 80127fc:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8012800:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8012804:	f012 0503 	ands.w	r5, r2, #3
 8012808:	d026      	beq.n	8012858 <arm_cmplx_mag_f32+0x160>
 801280a:	2600      	movs	r6, #0
 801280c:	f100 0408 	add.w	r4, r0, #8
 8012810:	e00c      	b.n	801282c <arm_cmplx_mag_f32+0x134>
 8012812:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8012816:	eeb4 0a40 	vcmp.f32	s0, s0
 801281a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801281e:	d12e      	bne.n	801287e <arm_cmplx_mag_f32+0x186>
 8012820:	3d01      	subs	r5, #1
 8012822:	ed01 0a01 	vstr	s0, [r1, #-4]
 8012826:	f104 0408 	add.w	r4, r4, #8
 801282a:	d015      	beq.n	8012858 <arm_cmplx_mag_f32+0x160>
 801282c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8012830:	ed14 0a01 	vldr	s0, [r4, #-4]
 8012834:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012838:	ee20 0a00 	vmul.f32	s0, s0, s0
 801283c:	3104      	adds	r1, #4
 801283e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012842:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801284a:	dae2      	bge.n	8012812 <arm_cmplx_mag_f32+0x11a>
 801284c:	3d01      	subs	r5, #1
 801284e:	f841 6c04 	str.w	r6, [r1, #-4]
 8012852:	f104 0408 	add.w	r4, r4, #8
 8012856:	d1e9      	bne.n	801282c <arm_cmplx_mag_f32+0x134>
 8012858:	b004      	add	sp, #16
 801285a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801285e:	f845 7c08 	str.w	r7, [r5, #-8]
 8012862:	e793      	b.n	801278c <arm_cmplx_mag_f32+0x94>
 8012864:	f845 7c0c 	str.w	r7, [r5, #-12]
 8012868:	e777      	b.n	801275a <arm_cmplx_mag_f32+0x62>
 801286a:	eeb0 0a67 	vmov.f32	s0, s15
 801286e:	9203      	str	r2, [sp, #12]
 8012870:	9102      	str	r1, [sp, #8]
 8012872:	9001      	str	r0, [sp, #4]
 8012874:	f001 fdce 	bl	8014414 <sqrtf>
 8012878:	a801      	add	r0, sp, #4
 801287a:	c807      	ldmia	r0, {r0, r1, r2}
 801287c:	e751      	b.n	8012722 <arm_cmplx_mag_f32+0x2a>
 801287e:	eeb0 0a67 	vmov.f32	s0, s15
 8012882:	9101      	str	r1, [sp, #4]
 8012884:	f001 fdc6 	bl	8014414 <sqrtf>
 8012888:	9901      	ldr	r1, [sp, #4]
 801288a:	e7c9      	b.n	8012820 <arm_cmplx_mag_f32+0x128>
 801288c:	eeb0 0a67 	vmov.f32	s0, s15
 8012890:	9203      	str	r2, [sp, #12]
 8012892:	9102      	str	r1, [sp, #8]
 8012894:	9001      	str	r0, [sp, #4]
 8012896:	f001 fdbd 	bl	8014414 <sqrtf>
 801289a:	a801      	add	r0, sp, #4
 801289c:	c807      	ldmia	r0, {r0, r1, r2}
 801289e:	e78b      	b.n	80127b8 <arm_cmplx_mag_f32+0xc0>
 80128a0:	eeb0 0a67 	vmov.f32	s0, s15
 80128a4:	9203      	str	r2, [sp, #12]
 80128a6:	9102      	str	r1, [sp, #8]
 80128a8:	9001      	str	r0, [sp, #4]
 80128aa:	f001 fdb3 	bl	8014414 <sqrtf>
 80128ae:	a801      	add	r0, sp, #4
 80128b0:	c807      	ldmia	r0, {r0, r1, r2}
 80128b2:	e769      	b.n	8012788 <arm_cmplx_mag_f32+0x90>
 80128b4:	eeb0 0a67 	vmov.f32	s0, s15
 80128b8:	9203      	str	r2, [sp, #12]
 80128ba:	9102      	str	r1, [sp, #8]
 80128bc:	9001      	str	r0, [sp, #4]
 80128be:	f001 fda9 	bl	8014414 <sqrtf>
 80128c2:	a801      	add	r0, sp, #4
 80128c4:	c807      	ldmia	r0, {r0, r1, r2}
 80128c6:	e746      	b.n	8012756 <arm_cmplx_mag_f32+0x5e>

080128c8 <arm_cos_f32>:
 80128c8:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 801293c <arm_cos_f32+0x74>
 80128cc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80128d0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80128d4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80128d8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80128dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80128e0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80128e4:	d504      	bpl.n	80128f0 <arm_cos_f32+0x28>
 80128e6:	ee17 3a90 	vmov	r3, s15
 80128ea:	3b01      	subs	r3, #1
 80128ec:	ee07 3a90 	vmov	s15, r3
 80128f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128f4:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8012940 <arm_cos_f32+0x78>
 80128f8:	4a12      	ldr	r2, [pc, #72]	@ (8012944 <arm_cos_f32+0x7c>)
 80128fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80128fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012902:	ee20 0a26 	vmul.f32	s0, s0, s13
 8012906:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 801290a:	ee17 3a90 	vmov	r3, s15
 801290e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8012912:	ee07 3a90 	vmov	s15, r3
 8012916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801291a:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 801291e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8012922:	edd1 6a01 	vldr	s13, [r1, #4]
 8012926:	ed91 0a00 	vldr	s0, [r1]
 801292a:	ee37 7a67 	vsub.f32	s14, s14, s15
 801292e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012932:	ee27 0a00 	vmul.f32	s0, s14, s0
 8012936:	ee30 0a27 	vadd.f32	s0, s0, s15
 801293a:	4770      	bx	lr
 801293c:	3e22f983 	.word	0x3e22f983
 8012940:	44000000 	.word	0x44000000
 8012944:	080260b8 	.word	0x080260b8

08012948 <arm_sub_f32>:
 8012948:	b5f0      	push	{r4, r5, r6, r7, lr}
 801294a:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 801294e:	d033      	beq.n	80129b8 <arm_sub_f32+0x70>
 8012950:	f100 0610 	add.w	r6, r0, #16
 8012954:	f101 0510 	add.w	r5, r1, #16
 8012958:	f102 0410 	add.w	r4, r2, #16
 801295c:	4677      	mov	r7, lr
 801295e:	ed16 6a03 	vldr	s12, [r6, #-12]
 8012962:	ed15 4a03 	vldr	s8, [r5, #-12]
 8012966:	ed56 6a02 	vldr	s13, [r6, #-8]
 801296a:	ed55 4a02 	vldr	s9, [r5, #-8]
 801296e:	ed16 7a01 	vldr	s14, [r6, #-4]
 8012972:	ed15 5a01 	vldr	s10, [r5, #-4]
 8012976:	ed56 7a04 	vldr	s15, [r6, #-16]
 801297a:	ed55 5a04 	vldr	s11, [r5, #-16]
 801297e:	ee36 6a44 	vsub.f32	s12, s12, s8
 8012982:	ee76 6ae4 	vsub.f32	s13, s13, s9
 8012986:	ee37 7a45 	vsub.f32	s14, s14, s10
 801298a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801298e:	3f01      	subs	r7, #1
 8012990:	ed04 6a03 	vstr	s12, [r4, #-12]
 8012994:	ed44 6a02 	vstr	s13, [r4, #-8]
 8012998:	ed04 7a01 	vstr	s14, [r4, #-4]
 801299c:	ed44 7a04 	vstr	s15, [r4, #-16]
 80129a0:	f106 0610 	add.w	r6, r6, #16
 80129a4:	f105 0510 	add.w	r5, r5, #16
 80129a8:	f104 0410 	add.w	r4, r4, #16
 80129ac:	d1d7      	bne.n	801295e <arm_sub_f32+0x16>
 80129ae:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80129b2:	4420      	add	r0, r4
 80129b4:	4421      	add	r1, r4
 80129b6:	4422      	add	r2, r4
 80129b8:	f013 0303 	ands.w	r3, r3, #3
 80129bc:	d009      	beq.n	80129d2 <arm_sub_f32+0x8a>
 80129be:	ecf0 7a01 	vldmia	r0!, {s15}
 80129c2:	ecb1 7a01 	vldmia	r1!, {s14}
 80129c6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80129ca:	3b01      	subs	r3, #1
 80129cc:	ece2 7a01 	vstmia	r2!, {s15}
 80129d0:	d1f5      	bne.n	80129be <arm_sub_f32+0x76>
 80129d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080129d4 <arm_abs_f32>:
 80129d4:	b470      	push	{r4, r5, r6}
 80129d6:	0896      	lsrs	r6, r2, #2
 80129d8:	d025      	beq.n	8012a26 <arm_abs_f32+0x52>
 80129da:	f100 0410 	add.w	r4, r0, #16
 80129de:	f101 0310 	add.w	r3, r1, #16
 80129e2:	4635      	mov	r5, r6
 80129e4:	ed14 6a04 	vldr	s12, [r4, #-16]
 80129e8:	ed54 6a03 	vldr	s13, [r4, #-12]
 80129ec:	ed14 7a02 	vldr	s14, [r4, #-8]
 80129f0:	ed54 7a01 	vldr	s15, [r4, #-4]
 80129f4:	eeb0 6ac6 	vabs.f32	s12, s12
 80129f8:	eef0 6ae6 	vabs.f32	s13, s13
 80129fc:	eeb0 7ac7 	vabs.f32	s14, s14
 8012a00:	eef0 7ae7 	vabs.f32	s15, s15
 8012a04:	3d01      	subs	r5, #1
 8012a06:	ed03 6a04 	vstr	s12, [r3, #-16]
 8012a0a:	ed43 6a03 	vstr	s13, [r3, #-12]
 8012a0e:	ed03 7a02 	vstr	s14, [r3, #-8]
 8012a12:	ed43 7a01 	vstr	s15, [r3, #-4]
 8012a16:	f104 0410 	add.w	r4, r4, #16
 8012a1a:	f103 0310 	add.w	r3, r3, #16
 8012a1e:	d1e1      	bne.n	80129e4 <arm_abs_f32+0x10>
 8012a20:	0136      	lsls	r6, r6, #4
 8012a22:	4430      	add	r0, r6
 8012a24:	4431      	add	r1, r6
 8012a26:	f012 0203 	ands.w	r2, r2, #3
 8012a2a:	d007      	beq.n	8012a3c <arm_abs_f32+0x68>
 8012a2c:	ecf0 7a01 	vldmia	r0!, {s15}
 8012a30:	3a01      	subs	r2, #1
 8012a32:	eef0 7ae7 	vabs.f32	s15, s15
 8012a36:	ece1 7a01 	vstmia	r1!, {s15}
 8012a3a:	d1f7      	bne.n	8012a2c <arm_abs_f32+0x58>
 8012a3c:	bc70      	pop	{r4, r5, r6}
 8012a3e:	4770      	bx	lr

08012a40 <arm_radix8_butterfly_f32>:
 8012a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a44:	ed2d 8b10 	vpush	{d8-d15}
 8012a48:	b09d      	sub	sp, #116	@ 0x74
 8012a4a:	461c      	mov	r4, r3
 8012a4c:	ed9f bac8 	vldr	s22, [pc, #800]	@ 8012d70 <arm_radix8_butterfly_f32+0x330>
 8012a50:	921a      	str	r2, [sp, #104]	@ 0x68
 8012a52:	1d03      	adds	r3, r0, #4
 8012a54:	4682      	mov	sl, r0
 8012a56:	4689      	mov	r9, r1
 8012a58:	468b      	mov	fp, r1
 8012a5a:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012a5c:	9400      	str	r4, [sp, #0]
 8012a5e:	469e      	mov	lr, r3
 8012a60:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8012a64:	005a      	lsls	r2, r3, #1
 8012a66:	18d6      	adds	r6, r2, r3
 8012a68:	18f5      	adds	r5, r6, r3
 8012a6a:	9203      	str	r2, [sp, #12]
 8012a6c:	195a      	adds	r2, r3, r5
 8012a6e:	18d0      	adds	r0, r2, r3
 8012a70:	00df      	lsls	r7, r3, #3
 8012a72:	1819      	adds	r1, r3, r0
 8012a74:	463c      	mov	r4, r7
 8012a76:	9701      	str	r7, [sp, #4]
 8012a78:	4457      	add	r7, sl
 8012a7a:	930c      	str	r3, [sp, #48]	@ 0x30
 8012a7c:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8012a80:	011b      	lsls	r3, r3, #4
 8012a82:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8012a86:	eb07 0c04 	add.w	ip, r7, r4
 8012a8a:	9c00      	ldr	r4, [sp, #0]
 8012a8c:	9302      	str	r3, [sp, #8]
 8012a8e:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8012a92:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 8012a96:	3204      	adds	r2, #4
 8012a98:	3104      	adds	r1, #4
 8012a9a:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 8012a9e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8012aa2:	f04f 0800 	mov.w	r8, #0
 8012aa6:	eddc 7a00 	vldr	s15, [ip]
 8012aaa:	edd7 6a00 	vldr	s13, [r7]
 8012aae:	edd6 3a00 	vldr	s7, [r6]
 8012ab2:	ed5e aa01 	vldr	s21, [lr, #-4]
 8012ab6:	edd5 4a00 	vldr	s9, [r5]
 8012aba:	ed90 2a00 	vldr	s4, [r0]
 8012abe:	ed12 7a01 	vldr	s14, [r2, #-4]
 8012ac2:	ed51 0a01 	vldr	s1, [r1, #-4]
 8012ac6:	ee77 8a82 	vadd.f32	s17, s15, s4
 8012aca:	ee33 4aa0 	vadd.f32	s8, s7, s1
 8012ace:	ee76 1a87 	vadd.f32	s3, s13, s14
 8012ad2:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 8012ad6:	ee31 6a84 	vadd.f32	s12, s3, s8
 8012ada:	ee33 5a28 	vadd.f32	s10, s6, s17
 8012ade:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8012ae2:	ee75 6a06 	vadd.f32	s13, s10, s12
 8012ae6:	ee35 5a46 	vsub.f32	s10, s10, s12
 8012aea:	ed4e 6a01 	vstr	s13, [lr, #-4]
 8012aee:	ed85 5a00 	vstr	s10, [r5]
 8012af2:	ed96 1a01 	vldr	s2, [r6, #4]
 8012af6:	edd7 5a01 	vldr	s11, [r7, #4]
 8012afa:	ed92 aa00 	vldr	s20, [r2]
 8012afe:	ed91 6a00 	vldr	s12, [r1]
 8012b02:	ed9e 9a00 	vldr	s18, [lr]
 8012b06:	ed95 5a01 	vldr	s10, [r5, #4]
 8012b0a:	eddc 6a01 	vldr	s13, [ip, #4]
 8012b0e:	edd0 9a01 	vldr	s19, [r0, #4]
 8012b12:	ee73 0ae0 	vsub.f32	s1, s7, s1
 8012b16:	ee71 2a46 	vsub.f32	s5, s2, s12
 8012b1a:	ee75 3aca 	vsub.f32	s7, s11, s20
 8012b1e:	ee37 0a60 	vsub.f32	s0, s14, s1
 8012b22:	ee33 8aa2 	vadd.f32	s16, s7, s5
 8012b26:	ee37 7a20 	vadd.f32	s14, s14, s1
 8012b2a:	ee73 2ae2 	vsub.f32	s5, s7, s5
 8012b2e:	ee37 2ac2 	vsub.f32	s4, s15, s4
 8012b32:	ee79 3a05 	vadd.f32	s7, s18, s10
 8012b36:	ee60 0a0b 	vmul.f32	s1, s0, s22
 8012b3a:	ee39 5a45 	vsub.f32	s10, s18, s10
 8012b3e:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8012b42:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8012b46:	ee75 5a8a 	vadd.f32	s11, s11, s20
 8012b4a:	ee31 6a06 	vadd.f32	s12, s2, s12
 8012b4e:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8012b52:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8012b56:	ee62 2a8b 	vmul.f32	s5, s5, s22
 8012b5a:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8012b5e:	ee33 3a68 	vsub.f32	s6, s6, s17
 8012b62:	ee36 0a88 	vadd.f32	s0, s13, s16
 8012b66:	ee75 8a86 	vadd.f32	s17, s11, s12
 8012b6a:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8012b6e:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8012b72:	ee75 6a62 	vsub.f32	s13, s10, s5
 8012b76:	ee33 4ac9 	vsub.f32	s8, s7, s18
 8012b7a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8012b7e:	ee33 1a89 	vadd.f32	s2, s7, s18
 8012b82:	ee74 5ae0 	vsub.f32	s11, s9, s1
 8012b86:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8012b8a:	ee75 4a22 	vadd.f32	s9, s10, s5
 8012b8e:	ee32 5a27 	vadd.f32	s10, s4, s15
 8012b92:	ee72 7a67 	vsub.f32	s15, s4, s15
 8012b96:	ee33 8a06 	vadd.f32	s16, s6, s12
 8012b9a:	ee75 2a87 	vadd.f32	s5, s11, s14
 8012b9e:	ee31 9a28 	vadd.f32	s18, s2, s17
 8012ba2:	ee33 6a46 	vsub.f32	s12, s6, s12
 8012ba6:	ee74 0a61 	vsub.f32	s1, s8, s3
 8012baa:	ee33 2a80 	vadd.f32	s4, s7, s0
 8012bae:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8012bb2:	ee34 3ac5 	vsub.f32	s6, s9, s10
 8012bb6:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8012bba:	ee31 1a68 	vsub.f32	s2, s2, s17
 8012bbe:	ee34 4a21 	vadd.f32	s8, s8, s3
 8012bc2:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8012bc6:	ee74 4a85 	vadd.f32	s9, s9, s10
 8012bca:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8012bce:	44d8      	add	r8, fp
 8012bd0:	45c1      	cmp	r9, r8
 8012bd2:	ed8e 9a00 	vstr	s18, [lr]
 8012bd6:	ed85 1a01 	vstr	s2, [r5, #4]
 8012bda:	449e      	add	lr, r3
 8012bdc:	ed8c 8a00 	vstr	s16, [ip]
 8012be0:	441d      	add	r5, r3
 8012be2:	ed80 6a00 	vstr	s12, [r0]
 8012be6:	edcc 0a01 	vstr	s1, [ip, #4]
 8012bea:	ed80 4a01 	vstr	s8, [r0, #4]
 8012bee:	449c      	add	ip, r3
 8012bf0:	ed87 2a00 	vstr	s4, [r7]
 8012bf4:	4418      	add	r0, r3
 8012bf6:	ed41 3a01 	vstr	s7, [r1, #-4]
 8012bfa:	ed42 2a01 	vstr	s5, [r2, #-4]
 8012bfe:	ed86 7a00 	vstr	s14, [r6]
 8012c02:	ed87 3a01 	vstr	s6, [r7, #4]
 8012c06:	edc1 4a00 	vstr	s9, [r1]
 8012c0a:	441f      	add	r7, r3
 8012c0c:	edc2 5a00 	vstr	s11, [r2]
 8012c10:	4419      	add	r1, r3
 8012c12:	edc6 6a01 	vstr	s13, [r6, #4]
 8012c16:	441a      	add	r2, r3
 8012c18:	441e      	add	r6, r3
 8012c1a:	f63f af44 	bhi.w	8012aa6 <arm_radix8_butterfly_f32+0x66>
 8012c1e:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012c20:	2907      	cmp	r1, #7
 8012c22:	4620      	mov	r0, r4
 8012c24:	f240 81e9 	bls.w	8012ffa <arm_radix8_butterfly_f32+0x5ba>
 8012c28:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 8012c2c:	193e      	adds	r6, r7, r4
 8012c2e:	1935      	adds	r5, r6, r4
 8012c30:	9c03      	ldr	r4, [sp, #12]
 8012c32:	9000      	str	r0, [sp, #0]
 8012c34:	4622      	mov	r2, r4
 8012c36:	3201      	adds	r2, #1
 8012c38:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8012c3c:	9900      	ldr	r1, [sp, #0]
 8012c3e:	1828      	adds	r0, r5, r0
 8012c40:	eb00 0e01 	add.w	lr, r0, r1
 8012c44:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012c46:	440a      	add	r2, r1
 8012c48:	eb04 0c01 	add.w	ip, r4, r1
 8012c4c:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8012c50:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8012c54:	9a00      	ldr	r2, [sp, #0]
 8012c56:	940f      	str	r4, [sp, #60]	@ 0x3c
 8012c58:	00ed      	lsls	r5, r5, #3
 8012c5a:	9511      	str	r5, [sp, #68]	@ 0x44
 8012c5c:	00d5      	lsls	r5, r2, #3
 8012c5e:	950d      	str	r5, [sp, #52]	@ 0x34
 8012c60:	9d01      	ldr	r5, [sp, #4]
 8012c62:	3508      	adds	r5, #8
 8012c64:	9516      	str	r5, [sp, #88]	@ 0x58
 8012c66:	9d02      	ldr	r5, [sp, #8]
 8012c68:	3508      	adds	r5, #8
 8012c6a:	0114      	lsls	r4, r2, #4
 8012c6c:	9517      	str	r5, [sp, #92]	@ 0x5c
 8012c6e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012c70:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8012c72:	940e      	str	r4, [sp, #56]	@ 0x38
 8012c74:	00c0      	lsls	r0, r0, #3
 8012c76:	9010      	str	r0, [sp, #64]	@ 0x40
 8012c78:	18aa      	adds	r2, r5, r2
 8012c7a:	9207      	str	r2, [sp, #28]
 8012c7c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8012c7e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8012c80:	18aa      	adds	r2, r5, r2
 8012c82:	9208      	str	r2, [sp, #32]
 8012c84:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012c86:	18aa      	adds	r2, r5, r2
 8012c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8012c8a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8012c8e:	f10e 0204 	add.w	r2, lr, #4
 8012c92:	920a      	str	r2, [sp, #40]	@ 0x28
 8012c94:	00c9      	lsls	r1, r1, #3
 8012c96:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012c98:	310c      	adds	r1, #12
 8012c9a:	00f6      	lsls	r6, r6, #3
 8012c9c:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8012ca0:	9114      	str	r1, [sp, #80]	@ 0x50
 8012ca2:	18a9      	adds	r1, r5, r2
 8012ca4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012ca6:	9612      	str	r6, [sp, #72]	@ 0x48
 8012ca8:	00ff      	lsls	r7, r7, #3
 8012caa:	19ae      	adds	r6, r5, r6
 8012cac:	3008      	adds	r0, #8
 8012cae:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8012cb2:	9606      	str	r6, [sp, #24]
 8012cb4:	9019      	str	r0, [sp, #100]	@ 0x64
 8012cb6:	18aa      	adds	r2, r5, r2
 8012cb8:	0164      	lsls	r4, r4, #5
 8012cba:	19ee      	adds	r6, r5, r7
 8012cbc:	f10c 000c 	add.w	r0, ip, #12
 8012cc0:	9713      	str	r7, [sp, #76]	@ 0x4c
 8012cc2:	9604      	str	r6, [sp, #16]
 8012cc4:	9015      	str	r0, [sp, #84]	@ 0x54
 8012cc6:	9103      	str	r1, [sp, #12]
 8012cc8:	9205      	str	r2, [sp, #20]
 8012cca:	f104 0208 	add.w	r2, r4, #8
 8012cce:	9218      	str	r2, [sp, #96]	@ 0x60
 8012cd0:	f04f 0801 	mov.w	r8, #1
 8012cd4:	2200      	movs	r2, #0
 8012cd6:	f102 0108 	add.w	r1, r2, #8
 8012cda:	460f      	mov	r7, r1
 8012cdc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8012cde:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8012ce0:	188e      	adds	r6, r1, r2
 8012ce2:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8012ce4:	188d      	adds	r5, r1, r2
 8012ce6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8012ce8:	188c      	adds	r4, r1, r2
 8012cea:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8012cec:	1888      	adds	r0, r1, r2
 8012cee:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8012cf0:	eb01 0c02 	add.w	ip, r1, r2
 8012cf4:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8012cf6:	440a      	add	r2, r1
 8012cf8:	9903      	ldr	r1, [sp, #12]
 8012cfa:	edd1 fa00 	vldr	s31, [r1]
 8012cfe:	9905      	ldr	r1, [sp, #20]
 8012d00:	ed91 fa00 	vldr	s30, [r1]
 8012d04:	9904      	ldr	r1, [sp, #16]
 8012d06:	edd1 ea00 	vldr	s29, [r1]
 8012d0a:	9906      	ldr	r1, [sp, #24]
 8012d0c:	ed91 ea00 	vldr	s28, [r1]
 8012d10:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d12:	edd1 da00 	vldr	s27, [r1]
 8012d16:	9908      	ldr	r1, [sp, #32]
 8012d18:	ed91 da00 	vldr	s26, [r1]
 8012d1c:	9907      	ldr	r1, [sp, #28]
 8012d1e:	edd1 ca00 	vldr	s25, [r1]
 8012d22:	9903      	ldr	r1, [sp, #12]
 8012d24:	ed91 ca01 	vldr	s24, [r1, #4]
 8012d28:	9905      	ldr	r1, [sp, #20]
 8012d2a:	edd1 ba01 	vldr	s23, [r1, #4]
 8012d2e:	9904      	ldr	r1, [sp, #16]
 8012d30:	edd1 aa01 	vldr	s21, [r1, #4]
 8012d34:	9906      	ldr	r1, [sp, #24]
 8012d36:	ed91 aa01 	vldr	s20, [r1, #4]
 8012d3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d3c:	edd1 7a01 	vldr	s15, [r1, #4]
 8012d40:	9908      	ldr	r1, [sp, #32]
 8012d42:	edcd 7a00 	vstr	s15, [sp]
 8012d46:	edd1 7a01 	vldr	s15, [r1, #4]
 8012d4a:	9907      	ldr	r1, [sp, #28]
 8012d4c:	edcd 7a01 	vstr	s15, [sp, #4]
 8012d50:	edd1 7a01 	vldr	s15, [r1, #4]
 8012d54:	eb0a 0e07 	add.w	lr, sl, r7
 8012d58:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8012d5a:	edcd 7a02 	vstr	s15, [sp, #8]
 8012d5e:	eb0c 010a 	add.w	r1, ip, sl
 8012d62:	4456      	add	r6, sl
 8012d64:	4455      	add	r5, sl
 8012d66:	4454      	add	r4, sl
 8012d68:	4450      	add	r0, sl
 8012d6a:	4452      	add	r2, sl
 8012d6c:	46c4      	mov	ip, r8
 8012d6e:	e001      	b.n	8012d74 <arm_radix8_butterfly_f32+0x334>
 8012d70:	3f3504f3 	.word	0x3f3504f3
 8012d74:	ed96 5a00 	vldr	s10, [r6]
 8012d78:	ed52 9a01 	vldr	s19, [r2, #-4]
 8012d7c:	ed11 6a01 	vldr	s12, [r1, #-4]
 8012d80:	edd0 7a00 	vldr	s15, [r0]
 8012d84:	ed17 7a01 	vldr	s14, [r7, #-4]
 8012d88:	edde 3a00 	vldr	s7, [lr]
 8012d8c:	ed94 3a00 	vldr	s6, [r4]
 8012d90:	ed95 2a00 	vldr	s4, [r5]
 8012d94:	ed9e 0a01 	vldr	s0, [lr, #4]
 8012d98:	ee33 8a85 	vadd.f32	s16, s7, s10
 8012d9c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8012da0:	ee33 4a29 	vadd.f32	s8, s6, s19
 8012da4:	ee77 4a87 	vadd.f32	s9, s15, s14
 8012da8:	ee78 1a04 	vadd.f32	s3, s16, s8
 8012dac:	ee71 6a24 	vadd.f32	s13, s2, s9
 8012db0:	ee32 2a46 	vsub.f32	s4, s4, s12
 8012db4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8012db8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012dbc:	ed8e 6a00 	vstr	s12, [lr]
 8012dc0:	edd0 8a01 	vldr	s17, [r0, #4]
 8012dc4:	ed95 9a01 	vldr	s18, [r5, #4]
 8012dc8:	edd1 2a00 	vldr	s5, [r1]
 8012dcc:	ed97 7a00 	vldr	s14, [r7]
 8012dd0:	edd4 0a01 	vldr	s1, [r4, #4]
 8012dd4:	ed96 6a01 	vldr	s12, [r6, #4]
 8012dd8:	edd2 5a00 	vldr	s11, [r2]
 8012ddc:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8012de0:	ee33 3a69 	vsub.f32	s6, s6, s19
 8012de4:	ee39 5a62 	vsub.f32	s10, s18, s5
 8012de8:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8012dec:	ee38 4a44 	vsub.f32	s8, s16, s8
 8012df0:	ee38 7a87 	vadd.f32	s14, s17, s14
 8012df4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8012df8:	ee79 2a22 	vadd.f32	s5, s18, s5
 8012dfc:	ee75 8a69 	vsub.f32	s17, s10, s19
 8012e00:	ee32 9a27 	vadd.f32	s18, s4, s15
 8012e04:	ee35 5a29 	vadd.f32	s10, s10, s19
 8012e08:	ee72 7a67 	vsub.f32	s15, s4, s15
 8012e0c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8012e10:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8012e14:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8012e18:	ee32 9a08 	vadd.f32	s18, s4, s16
 8012e1c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8012e20:	ee32 2a48 	vsub.f32	s4, s4, s16
 8012e24:	ee71 4a64 	vsub.f32	s9, s2, s9
 8012e28:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8012e2c:	ee32 1a87 	vadd.f32	s2, s5, s14
 8012e30:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8012e34:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8012e38:	ee30 6a46 	vsub.f32	s12, s0, s12
 8012e3c:	ee73 0a29 	vadd.f32	s1, s6, s19
 8012e40:	ee36 0a28 	vadd.f32	s0, s12, s17
 8012e44:	ee33 3a69 	vsub.f32	s6, s6, s19
 8012e48:	ee32 7a64 	vsub.f32	s14, s4, s9
 8012e4c:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8012e50:	ee36 6a68 	vsub.f32	s12, s12, s17
 8012e54:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8012e58:	ee75 8a85 	vadd.f32	s17, s11, s10
 8012e5c:	ee74 3a22 	vadd.f32	s7, s8, s5
 8012e60:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8012e64:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8012e68:	ee79 1a41 	vsub.f32	s3, s18, s2
 8012e6c:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8012e70:	ee76 5a43 	vsub.f32	s11, s12, s6
 8012e74:	ee74 2a62 	vsub.f32	s5, s8, s5
 8012e78:	ee72 4a24 	vadd.f32	s9, s4, s9
 8012e7c:	ee30 4a60 	vsub.f32	s8, s0, s1
 8012e80:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8012e84:	ee30 0a20 	vadd.f32	s0, s0, s1
 8012e88:	ee77 9a85 	vadd.f32	s19, s15, s10
 8012e8c:	ee36 6a03 	vadd.f32	s12, s12, s6
 8012e90:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8012e94:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8012e98:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8012e9c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8012ea0:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8012ea4:	ee39 1a01 	vadd.f32	s2, s18, s2
 8012ea8:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8012eac:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8012eb0:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8012eb4:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8012eb8:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8012ebc:	ee35 3a03 	vadd.f32	s6, s10, s6
 8012ec0:	ee72 6a66 	vsub.f32	s13, s4, s13
 8012ec4:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8012ec8:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8012ecc:	ed9d 4a02 	vldr	s8, [sp, #8]
 8012ed0:	ed8e 1a01 	vstr	s2, [lr, #4]
 8012ed4:	ee77 3a63 	vsub.f32	s7, s14, s7
 8012ed8:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8012edc:	ed9d 7a01 	vldr	s14, [sp, #4]
 8012ee0:	ed86 3a00 	vstr	s6, [r6]
 8012ee4:	ee30 9a89 	vadd.f32	s18, s1, s18
 8012ee8:	ee32 2a05 	vadd.f32	s4, s4, s10
 8012eec:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8012ef0:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8012ef4:	ee67 2a22 	vmul.f32	s5, s14, s5
 8012ef8:	ee64 1a00 	vmul.f32	s3, s8, s0
 8012efc:	ee27 7a24 	vmul.f32	s14, s14, s9
 8012f00:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8012f04:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8012f08:	ee64 8a28 	vmul.f32	s17, s8, s17
 8012f0c:	ed9d 4a00 	vldr	s8, [sp]
 8012f10:	edc6 6a01 	vstr	s13, [r6, #4]
 8012f14:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8012f18:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8012f1c:	ee64 9a29 	vmul.f32	s19, s8, s19
 8012f20:	ee24 4a25 	vmul.f32	s8, s8, s11
 8012f24:	ee30 7a87 	vadd.f32	s14, s1, s14
 8012f28:	ee74 4a84 	vadd.f32	s9, s9, s8
 8012f2c:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8012f30:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8012f34:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8012f38:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8012f3c:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8012f40:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8012f44:	ee75 1a21 	vadd.f32	s3, s10, s3
 8012f48:	ee30 0a68 	vsub.f32	s0, s0, s17
 8012f4c:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8012f50:	ee70 0a84 	vadd.f32	s1, s1, s8
 8012f54:	ee36 6a67 	vsub.f32	s12, s12, s15
 8012f58:	44dc      	add	ip, fp
 8012f5a:	45e1      	cmp	r9, ip
 8012f5c:	ed84 9a00 	vstr	s18, [r4]
 8012f60:	edc4 3a01 	vstr	s7, [r4, #4]
 8012f64:	449e      	add	lr, r3
 8012f66:	ed02 7a01 	vstr	s14, [r2, #-4]
 8012f6a:	edc2 2a00 	vstr	s5, [r2]
 8012f6e:	441e      	add	r6, r3
 8012f70:	ed85 2a00 	vstr	s4, [r5]
 8012f74:	ed85 8a01 	vstr	s16, [r5, #4]
 8012f78:	441c      	add	r4, r3
 8012f7a:	ed47 1a01 	vstr	s3, [r7, #-4]
 8012f7e:	ed87 0a00 	vstr	s0, [r7]
 8012f82:	441a      	add	r2, r3
 8012f84:	ed41 4a01 	vstr	s9, [r1, #-4]
 8012f88:	edc1 9a00 	vstr	s19, [r1]
 8012f8c:	441d      	add	r5, r3
 8012f8e:	edc0 0a00 	vstr	s1, [r0]
 8012f92:	441f      	add	r7, r3
 8012f94:	ed80 6a01 	vstr	s12, [r0, #4]
 8012f98:	4419      	add	r1, r3
 8012f9a:	4418      	add	r0, r3
 8012f9c:	f63f aeea 	bhi.w	8012d74 <arm_radix8_butterfly_f32+0x334>
 8012fa0:	9a03      	ldr	r2, [sp, #12]
 8012fa2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8012fa4:	440a      	add	r2, r1
 8012fa6:	9203      	str	r2, [sp, #12]
 8012fa8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8012faa:	9a05      	ldr	r2, [sp, #20]
 8012fac:	440a      	add	r2, r1
 8012fae:	9205      	str	r2, [sp, #20]
 8012fb0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8012fb2:	9a04      	ldr	r2, [sp, #16]
 8012fb4:	440a      	add	r2, r1
 8012fb6:	9204      	str	r2, [sp, #16]
 8012fb8:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012fba:	9a06      	ldr	r2, [sp, #24]
 8012fbc:	440a      	add	r2, r1
 8012fbe:	9206      	str	r2, [sp, #24]
 8012fc0:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8012fc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012fc4:	440a      	add	r2, r1
 8012fc6:	9209      	str	r2, [sp, #36]	@ 0x24
 8012fc8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8012fca:	9a08      	ldr	r2, [sp, #32]
 8012fcc:	440a      	add	r2, r1
 8012fce:	9208      	str	r2, [sp, #32]
 8012fd0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8012fd2:	9a07      	ldr	r2, [sp, #28]
 8012fd4:	440a      	add	r2, r1
 8012fd6:	9207      	str	r2, [sp, #28]
 8012fd8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8012fda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012fdc:	f108 0801 	add.w	r8, r8, #1
 8012fe0:	3208      	adds	r2, #8
 8012fe2:	4588      	cmp	r8, r1
 8012fe4:	920a      	str	r2, [sp, #40]	@ 0x28
 8012fe6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8012fe8:	f47f ae75 	bne.w	8012cd6 <arm_radix8_butterfly_f32+0x296>
 8012fec:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 8012ff0:	9300      	str	r3, [sp, #0]
 8012ff2:	46c3      	mov	fp, r8
 8012ff4:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 8012ff8:	e532      	b.n	8012a60 <arm_radix8_butterfly_f32+0x20>
 8012ffa:	b01d      	add	sp, #116	@ 0x74
 8012ffc:	ecbd 8b10 	vpop	{d8-d15}
 8013000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013004 <std>:
 8013004:	2300      	movs	r3, #0
 8013006:	b510      	push	{r4, lr}
 8013008:	4604      	mov	r4, r0
 801300a:	e9c0 3300 	strd	r3, r3, [r0]
 801300e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013012:	6083      	str	r3, [r0, #8]
 8013014:	8181      	strh	r1, [r0, #12]
 8013016:	6643      	str	r3, [r0, #100]	@ 0x64
 8013018:	81c2      	strh	r2, [r0, #14]
 801301a:	6183      	str	r3, [r0, #24]
 801301c:	4619      	mov	r1, r3
 801301e:	2208      	movs	r2, #8
 8013020:	305c      	adds	r0, #92	@ 0x5c
 8013022:	f000 f942 	bl	80132aa <memset>
 8013026:	4b0d      	ldr	r3, [pc, #52]	@ (801305c <std+0x58>)
 8013028:	6263      	str	r3, [r4, #36]	@ 0x24
 801302a:	4b0d      	ldr	r3, [pc, #52]	@ (8013060 <std+0x5c>)
 801302c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801302e:	4b0d      	ldr	r3, [pc, #52]	@ (8013064 <std+0x60>)
 8013030:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013032:	4b0d      	ldr	r3, [pc, #52]	@ (8013068 <std+0x64>)
 8013034:	6323      	str	r3, [r4, #48]	@ 0x30
 8013036:	4b0d      	ldr	r3, [pc, #52]	@ (801306c <std+0x68>)
 8013038:	6224      	str	r4, [r4, #32]
 801303a:	429c      	cmp	r4, r3
 801303c:	d006      	beq.n	801304c <std+0x48>
 801303e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013042:	4294      	cmp	r4, r2
 8013044:	d002      	beq.n	801304c <std+0x48>
 8013046:	33d0      	adds	r3, #208	@ 0xd0
 8013048:	429c      	cmp	r4, r3
 801304a:	d105      	bne.n	8013058 <std+0x54>
 801304c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013054:	f000 ba20 	b.w	8013498 <__retarget_lock_init_recursive>
 8013058:	bd10      	pop	{r4, pc}
 801305a:	bf00      	nop
 801305c:	080131f1 	.word	0x080131f1
 8013060:	08013213 	.word	0x08013213
 8013064:	0801324b 	.word	0x0801324b
 8013068:	0801326f 	.word	0x0801326f
 801306c:	20010410 	.word	0x20010410

08013070 <stdio_exit_handler>:
 8013070:	4a02      	ldr	r2, [pc, #8]	@ (801307c <stdio_exit_handler+0xc>)
 8013072:	4903      	ldr	r1, [pc, #12]	@ (8013080 <stdio_exit_handler+0x10>)
 8013074:	4803      	ldr	r0, [pc, #12]	@ (8013084 <stdio_exit_handler+0x14>)
 8013076:	f000 b869 	b.w	801314c <_fwalk_sglue>
 801307a:	bf00      	nop
 801307c:	20000034 	.word	0x20000034
 8013080:	08013dcd 	.word	0x08013dcd
 8013084:	20000044 	.word	0x20000044

08013088 <cleanup_stdio>:
 8013088:	6841      	ldr	r1, [r0, #4]
 801308a:	4b0c      	ldr	r3, [pc, #48]	@ (80130bc <cleanup_stdio+0x34>)
 801308c:	4299      	cmp	r1, r3
 801308e:	b510      	push	{r4, lr}
 8013090:	4604      	mov	r4, r0
 8013092:	d001      	beq.n	8013098 <cleanup_stdio+0x10>
 8013094:	f000 fe9a 	bl	8013dcc <_fflush_r>
 8013098:	68a1      	ldr	r1, [r4, #8]
 801309a:	4b09      	ldr	r3, [pc, #36]	@ (80130c0 <cleanup_stdio+0x38>)
 801309c:	4299      	cmp	r1, r3
 801309e:	d002      	beq.n	80130a6 <cleanup_stdio+0x1e>
 80130a0:	4620      	mov	r0, r4
 80130a2:	f000 fe93 	bl	8013dcc <_fflush_r>
 80130a6:	68e1      	ldr	r1, [r4, #12]
 80130a8:	4b06      	ldr	r3, [pc, #24]	@ (80130c4 <cleanup_stdio+0x3c>)
 80130aa:	4299      	cmp	r1, r3
 80130ac:	d004      	beq.n	80130b8 <cleanup_stdio+0x30>
 80130ae:	4620      	mov	r0, r4
 80130b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80130b4:	f000 be8a 	b.w	8013dcc <_fflush_r>
 80130b8:	bd10      	pop	{r4, pc}
 80130ba:	bf00      	nop
 80130bc:	20010410 	.word	0x20010410
 80130c0:	20010478 	.word	0x20010478
 80130c4:	200104e0 	.word	0x200104e0

080130c8 <global_stdio_init.part.0>:
 80130c8:	b510      	push	{r4, lr}
 80130ca:	4b0b      	ldr	r3, [pc, #44]	@ (80130f8 <global_stdio_init.part.0+0x30>)
 80130cc:	4c0b      	ldr	r4, [pc, #44]	@ (80130fc <global_stdio_init.part.0+0x34>)
 80130ce:	4a0c      	ldr	r2, [pc, #48]	@ (8013100 <global_stdio_init.part.0+0x38>)
 80130d0:	601a      	str	r2, [r3, #0]
 80130d2:	4620      	mov	r0, r4
 80130d4:	2200      	movs	r2, #0
 80130d6:	2104      	movs	r1, #4
 80130d8:	f7ff ff94 	bl	8013004 <std>
 80130dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80130e0:	2201      	movs	r2, #1
 80130e2:	2109      	movs	r1, #9
 80130e4:	f7ff ff8e 	bl	8013004 <std>
 80130e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80130ec:	2202      	movs	r2, #2
 80130ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80130f2:	2112      	movs	r1, #18
 80130f4:	f7ff bf86 	b.w	8013004 <std>
 80130f8:	20010548 	.word	0x20010548
 80130fc:	20010410 	.word	0x20010410
 8013100:	08013071 	.word	0x08013071

08013104 <__sfp_lock_acquire>:
 8013104:	4801      	ldr	r0, [pc, #4]	@ (801310c <__sfp_lock_acquire+0x8>)
 8013106:	f000 b9c8 	b.w	801349a <__retarget_lock_acquire_recursive>
 801310a:	bf00      	nop
 801310c:	20010551 	.word	0x20010551

08013110 <__sfp_lock_release>:
 8013110:	4801      	ldr	r0, [pc, #4]	@ (8013118 <__sfp_lock_release+0x8>)
 8013112:	f000 b9c3 	b.w	801349c <__retarget_lock_release_recursive>
 8013116:	bf00      	nop
 8013118:	20010551 	.word	0x20010551

0801311c <__sinit>:
 801311c:	b510      	push	{r4, lr}
 801311e:	4604      	mov	r4, r0
 8013120:	f7ff fff0 	bl	8013104 <__sfp_lock_acquire>
 8013124:	6a23      	ldr	r3, [r4, #32]
 8013126:	b11b      	cbz	r3, 8013130 <__sinit+0x14>
 8013128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801312c:	f7ff bff0 	b.w	8013110 <__sfp_lock_release>
 8013130:	4b04      	ldr	r3, [pc, #16]	@ (8013144 <__sinit+0x28>)
 8013132:	6223      	str	r3, [r4, #32]
 8013134:	4b04      	ldr	r3, [pc, #16]	@ (8013148 <__sinit+0x2c>)
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	2b00      	cmp	r3, #0
 801313a:	d1f5      	bne.n	8013128 <__sinit+0xc>
 801313c:	f7ff ffc4 	bl	80130c8 <global_stdio_init.part.0>
 8013140:	e7f2      	b.n	8013128 <__sinit+0xc>
 8013142:	bf00      	nop
 8013144:	08013089 	.word	0x08013089
 8013148:	20010548 	.word	0x20010548

0801314c <_fwalk_sglue>:
 801314c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013150:	4607      	mov	r7, r0
 8013152:	4688      	mov	r8, r1
 8013154:	4614      	mov	r4, r2
 8013156:	2600      	movs	r6, #0
 8013158:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801315c:	f1b9 0901 	subs.w	r9, r9, #1
 8013160:	d505      	bpl.n	801316e <_fwalk_sglue+0x22>
 8013162:	6824      	ldr	r4, [r4, #0]
 8013164:	2c00      	cmp	r4, #0
 8013166:	d1f7      	bne.n	8013158 <_fwalk_sglue+0xc>
 8013168:	4630      	mov	r0, r6
 801316a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801316e:	89ab      	ldrh	r3, [r5, #12]
 8013170:	2b01      	cmp	r3, #1
 8013172:	d907      	bls.n	8013184 <_fwalk_sglue+0x38>
 8013174:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013178:	3301      	adds	r3, #1
 801317a:	d003      	beq.n	8013184 <_fwalk_sglue+0x38>
 801317c:	4629      	mov	r1, r5
 801317e:	4638      	mov	r0, r7
 8013180:	47c0      	blx	r8
 8013182:	4306      	orrs	r6, r0
 8013184:	3568      	adds	r5, #104	@ 0x68
 8013186:	e7e9      	b.n	801315c <_fwalk_sglue+0x10>

08013188 <sniprintf>:
 8013188:	b40c      	push	{r2, r3}
 801318a:	b530      	push	{r4, r5, lr}
 801318c:	4b17      	ldr	r3, [pc, #92]	@ (80131ec <sniprintf+0x64>)
 801318e:	1e0c      	subs	r4, r1, #0
 8013190:	681d      	ldr	r5, [r3, #0]
 8013192:	b09d      	sub	sp, #116	@ 0x74
 8013194:	da08      	bge.n	80131a8 <sniprintf+0x20>
 8013196:	238b      	movs	r3, #139	@ 0x8b
 8013198:	602b      	str	r3, [r5, #0]
 801319a:	f04f 30ff 	mov.w	r0, #4294967295
 801319e:	b01d      	add	sp, #116	@ 0x74
 80131a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80131a4:	b002      	add	sp, #8
 80131a6:	4770      	bx	lr
 80131a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80131ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80131b0:	bf14      	ite	ne
 80131b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80131b6:	4623      	moveq	r3, r4
 80131b8:	9304      	str	r3, [sp, #16]
 80131ba:	9307      	str	r3, [sp, #28]
 80131bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80131c0:	9002      	str	r0, [sp, #8]
 80131c2:	9006      	str	r0, [sp, #24]
 80131c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80131c8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80131ca:	ab21      	add	r3, sp, #132	@ 0x84
 80131cc:	a902      	add	r1, sp, #8
 80131ce:	4628      	mov	r0, r5
 80131d0:	9301      	str	r3, [sp, #4]
 80131d2:	f000 faed 	bl	80137b0 <_svfiprintf_r>
 80131d6:	1c43      	adds	r3, r0, #1
 80131d8:	bfbc      	itt	lt
 80131da:	238b      	movlt	r3, #139	@ 0x8b
 80131dc:	602b      	strlt	r3, [r5, #0]
 80131de:	2c00      	cmp	r4, #0
 80131e0:	d0dd      	beq.n	801319e <sniprintf+0x16>
 80131e2:	9b02      	ldr	r3, [sp, #8]
 80131e4:	2200      	movs	r2, #0
 80131e6:	701a      	strb	r2, [r3, #0]
 80131e8:	e7d9      	b.n	801319e <sniprintf+0x16>
 80131ea:	bf00      	nop
 80131ec:	20000040 	.word	0x20000040

080131f0 <__sread>:
 80131f0:	b510      	push	{r4, lr}
 80131f2:	460c      	mov	r4, r1
 80131f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80131f8:	f000 f900 	bl	80133fc <_read_r>
 80131fc:	2800      	cmp	r0, #0
 80131fe:	bfab      	itete	ge
 8013200:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013202:	89a3      	ldrhlt	r3, [r4, #12]
 8013204:	181b      	addge	r3, r3, r0
 8013206:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801320a:	bfac      	ite	ge
 801320c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801320e:	81a3      	strhlt	r3, [r4, #12]
 8013210:	bd10      	pop	{r4, pc}

08013212 <__swrite>:
 8013212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013216:	461f      	mov	r7, r3
 8013218:	898b      	ldrh	r3, [r1, #12]
 801321a:	05db      	lsls	r3, r3, #23
 801321c:	4605      	mov	r5, r0
 801321e:	460c      	mov	r4, r1
 8013220:	4616      	mov	r6, r2
 8013222:	d505      	bpl.n	8013230 <__swrite+0x1e>
 8013224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013228:	2302      	movs	r3, #2
 801322a:	2200      	movs	r2, #0
 801322c:	f000 f8d4 	bl	80133d8 <_lseek_r>
 8013230:	89a3      	ldrh	r3, [r4, #12]
 8013232:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013236:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801323a:	81a3      	strh	r3, [r4, #12]
 801323c:	4632      	mov	r2, r6
 801323e:	463b      	mov	r3, r7
 8013240:	4628      	mov	r0, r5
 8013242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013246:	f000 b8eb 	b.w	8013420 <_write_r>

0801324a <__sseek>:
 801324a:	b510      	push	{r4, lr}
 801324c:	460c      	mov	r4, r1
 801324e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013252:	f000 f8c1 	bl	80133d8 <_lseek_r>
 8013256:	1c43      	adds	r3, r0, #1
 8013258:	89a3      	ldrh	r3, [r4, #12]
 801325a:	bf15      	itete	ne
 801325c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801325e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013262:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013266:	81a3      	strheq	r3, [r4, #12]
 8013268:	bf18      	it	ne
 801326a:	81a3      	strhne	r3, [r4, #12]
 801326c:	bd10      	pop	{r4, pc}

0801326e <__sclose>:
 801326e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013272:	f000 b8a1 	b.w	80133b8 <_close_r>

08013276 <memmove>:
 8013276:	4288      	cmp	r0, r1
 8013278:	b510      	push	{r4, lr}
 801327a:	eb01 0402 	add.w	r4, r1, r2
 801327e:	d902      	bls.n	8013286 <memmove+0x10>
 8013280:	4284      	cmp	r4, r0
 8013282:	4623      	mov	r3, r4
 8013284:	d807      	bhi.n	8013296 <memmove+0x20>
 8013286:	1e43      	subs	r3, r0, #1
 8013288:	42a1      	cmp	r1, r4
 801328a:	d008      	beq.n	801329e <memmove+0x28>
 801328c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013290:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013294:	e7f8      	b.n	8013288 <memmove+0x12>
 8013296:	4402      	add	r2, r0
 8013298:	4601      	mov	r1, r0
 801329a:	428a      	cmp	r2, r1
 801329c:	d100      	bne.n	80132a0 <memmove+0x2a>
 801329e:	bd10      	pop	{r4, pc}
 80132a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80132a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80132a8:	e7f7      	b.n	801329a <memmove+0x24>

080132aa <memset>:
 80132aa:	4402      	add	r2, r0
 80132ac:	4603      	mov	r3, r0
 80132ae:	4293      	cmp	r3, r2
 80132b0:	d100      	bne.n	80132b4 <memset+0xa>
 80132b2:	4770      	bx	lr
 80132b4:	f803 1b01 	strb.w	r1, [r3], #1
 80132b8:	e7f9      	b.n	80132ae <memset+0x4>

080132ba <strcat>:
 80132ba:	b510      	push	{r4, lr}
 80132bc:	4602      	mov	r2, r0
 80132be:	7814      	ldrb	r4, [r2, #0]
 80132c0:	4613      	mov	r3, r2
 80132c2:	3201      	adds	r2, #1
 80132c4:	2c00      	cmp	r4, #0
 80132c6:	d1fa      	bne.n	80132be <strcat+0x4>
 80132c8:	3b01      	subs	r3, #1
 80132ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80132ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80132d2:	2a00      	cmp	r2, #0
 80132d4:	d1f9      	bne.n	80132ca <strcat+0x10>
 80132d6:	bd10      	pop	{r4, pc}

080132d8 <strncpy>:
 80132d8:	b510      	push	{r4, lr}
 80132da:	3901      	subs	r1, #1
 80132dc:	4603      	mov	r3, r0
 80132de:	b132      	cbz	r2, 80132ee <strncpy+0x16>
 80132e0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80132e4:	f803 4b01 	strb.w	r4, [r3], #1
 80132e8:	3a01      	subs	r2, #1
 80132ea:	2c00      	cmp	r4, #0
 80132ec:	d1f7      	bne.n	80132de <strncpy+0x6>
 80132ee:	441a      	add	r2, r3
 80132f0:	2100      	movs	r1, #0
 80132f2:	4293      	cmp	r3, r2
 80132f4:	d100      	bne.n	80132f8 <strncpy+0x20>
 80132f6:	bd10      	pop	{r4, pc}
 80132f8:	f803 1b01 	strb.w	r1, [r3], #1
 80132fc:	e7f9      	b.n	80132f2 <strncpy+0x1a>
	...

08013300 <strtok>:
 8013300:	4b16      	ldr	r3, [pc, #88]	@ (801335c <strtok+0x5c>)
 8013302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013306:	681f      	ldr	r7, [r3, #0]
 8013308:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 801330a:	4605      	mov	r5, r0
 801330c:	460e      	mov	r6, r1
 801330e:	b9ec      	cbnz	r4, 801334c <strtok+0x4c>
 8013310:	2050      	movs	r0, #80	@ 0x50
 8013312:	f000 f93b 	bl	801358c <malloc>
 8013316:	4602      	mov	r2, r0
 8013318:	6478      	str	r0, [r7, #68]	@ 0x44
 801331a:	b920      	cbnz	r0, 8013326 <strtok+0x26>
 801331c:	4b10      	ldr	r3, [pc, #64]	@ (8013360 <strtok+0x60>)
 801331e:	4811      	ldr	r0, [pc, #68]	@ (8013364 <strtok+0x64>)
 8013320:	215b      	movs	r1, #91	@ 0x5b
 8013322:	f000 f8cb 	bl	80134bc <__assert_func>
 8013326:	e9c0 4400 	strd	r4, r4, [r0]
 801332a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801332e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8013332:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8013336:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 801333a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801333e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8013342:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8013346:	6184      	str	r4, [r0, #24]
 8013348:	7704      	strb	r4, [r0, #28]
 801334a:	6244      	str	r4, [r0, #36]	@ 0x24
 801334c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801334e:	4631      	mov	r1, r6
 8013350:	4628      	mov	r0, r5
 8013352:	2301      	movs	r3, #1
 8013354:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013358:	f000 b806 	b.w	8013368 <__strtok_r>
 801335c:	20000040 	.word	0x20000040
 8013360:	0802c30c 	.word	0x0802c30c
 8013364:	0802c323 	.word	0x0802c323

08013368 <__strtok_r>:
 8013368:	b5f0      	push	{r4, r5, r6, r7, lr}
 801336a:	4604      	mov	r4, r0
 801336c:	b908      	cbnz	r0, 8013372 <__strtok_r+0xa>
 801336e:	6814      	ldr	r4, [r2, #0]
 8013370:	b144      	cbz	r4, 8013384 <__strtok_r+0x1c>
 8013372:	4620      	mov	r0, r4
 8013374:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013378:	460f      	mov	r7, r1
 801337a:	f817 6b01 	ldrb.w	r6, [r7], #1
 801337e:	b91e      	cbnz	r6, 8013388 <__strtok_r+0x20>
 8013380:	b965      	cbnz	r5, 801339c <__strtok_r+0x34>
 8013382:	6015      	str	r5, [r2, #0]
 8013384:	2000      	movs	r0, #0
 8013386:	e005      	b.n	8013394 <__strtok_r+0x2c>
 8013388:	42b5      	cmp	r5, r6
 801338a:	d1f6      	bne.n	801337a <__strtok_r+0x12>
 801338c:	2b00      	cmp	r3, #0
 801338e:	d1f0      	bne.n	8013372 <__strtok_r+0xa>
 8013390:	6014      	str	r4, [r2, #0]
 8013392:	7003      	strb	r3, [r0, #0]
 8013394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013396:	461c      	mov	r4, r3
 8013398:	e00c      	b.n	80133b4 <__strtok_r+0x4c>
 801339a:	b915      	cbnz	r5, 80133a2 <__strtok_r+0x3a>
 801339c:	f814 3b01 	ldrb.w	r3, [r4], #1
 80133a0:	460e      	mov	r6, r1
 80133a2:	f816 5b01 	ldrb.w	r5, [r6], #1
 80133a6:	42ab      	cmp	r3, r5
 80133a8:	d1f7      	bne.n	801339a <__strtok_r+0x32>
 80133aa:	2b00      	cmp	r3, #0
 80133ac:	d0f3      	beq.n	8013396 <__strtok_r+0x2e>
 80133ae:	2300      	movs	r3, #0
 80133b0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80133b4:	6014      	str	r4, [r2, #0]
 80133b6:	e7ed      	b.n	8013394 <__strtok_r+0x2c>

080133b8 <_close_r>:
 80133b8:	b538      	push	{r3, r4, r5, lr}
 80133ba:	4d06      	ldr	r5, [pc, #24]	@ (80133d4 <_close_r+0x1c>)
 80133bc:	2300      	movs	r3, #0
 80133be:	4604      	mov	r4, r0
 80133c0:	4608      	mov	r0, r1
 80133c2:	602b      	str	r3, [r5, #0]
 80133c4:	f7ef f902 	bl	80025cc <_close>
 80133c8:	1c43      	adds	r3, r0, #1
 80133ca:	d102      	bne.n	80133d2 <_close_r+0x1a>
 80133cc:	682b      	ldr	r3, [r5, #0]
 80133ce:	b103      	cbz	r3, 80133d2 <_close_r+0x1a>
 80133d0:	6023      	str	r3, [r4, #0]
 80133d2:	bd38      	pop	{r3, r4, r5, pc}
 80133d4:	2001054c 	.word	0x2001054c

080133d8 <_lseek_r>:
 80133d8:	b538      	push	{r3, r4, r5, lr}
 80133da:	4d07      	ldr	r5, [pc, #28]	@ (80133f8 <_lseek_r+0x20>)
 80133dc:	4604      	mov	r4, r0
 80133de:	4608      	mov	r0, r1
 80133e0:	4611      	mov	r1, r2
 80133e2:	2200      	movs	r2, #0
 80133e4:	602a      	str	r2, [r5, #0]
 80133e6:	461a      	mov	r2, r3
 80133e8:	f7ef f917 	bl	800261a <_lseek>
 80133ec:	1c43      	adds	r3, r0, #1
 80133ee:	d102      	bne.n	80133f6 <_lseek_r+0x1e>
 80133f0:	682b      	ldr	r3, [r5, #0]
 80133f2:	b103      	cbz	r3, 80133f6 <_lseek_r+0x1e>
 80133f4:	6023      	str	r3, [r4, #0]
 80133f6:	bd38      	pop	{r3, r4, r5, pc}
 80133f8:	2001054c 	.word	0x2001054c

080133fc <_read_r>:
 80133fc:	b538      	push	{r3, r4, r5, lr}
 80133fe:	4d07      	ldr	r5, [pc, #28]	@ (801341c <_read_r+0x20>)
 8013400:	4604      	mov	r4, r0
 8013402:	4608      	mov	r0, r1
 8013404:	4611      	mov	r1, r2
 8013406:	2200      	movs	r2, #0
 8013408:	602a      	str	r2, [r5, #0]
 801340a:	461a      	mov	r2, r3
 801340c:	f7ef f8a5 	bl	800255a <_read>
 8013410:	1c43      	adds	r3, r0, #1
 8013412:	d102      	bne.n	801341a <_read_r+0x1e>
 8013414:	682b      	ldr	r3, [r5, #0]
 8013416:	b103      	cbz	r3, 801341a <_read_r+0x1e>
 8013418:	6023      	str	r3, [r4, #0]
 801341a:	bd38      	pop	{r3, r4, r5, pc}
 801341c:	2001054c 	.word	0x2001054c

08013420 <_write_r>:
 8013420:	b538      	push	{r3, r4, r5, lr}
 8013422:	4d07      	ldr	r5, [pc, #28]	@ (8013440 <_write_r+0x20>)
 8013424:	4604      	mov	r4, r0
 8013426:	4608      	mov	r0, r1
 8013428:	4611      	mov	r1, r2
 801342a:	2200      	movs	r2, #0
 801342c:	602a      	str	r2, [r5, #0]
 801342e:	461a      	mov	r2, r3
 8013430:	f7ef f8b0 	bl	8002594 <_write>
 8013434:	1c43      	adds	r3, r0, #1
 8013436:	d102      	bne.n	801343e <_write_r+0x1e>
 8013438:	682b      	ldr	r3, [r5, #0]
 801343a:	b103      	cbz	r3, 801343e <_write_r+0x1e>
 801343c:	6023      	str	r3, [r4, #0]
 801343e:	bd38      	pop	{r3, r4, r5, pc}
 8013440:	2001054c 	.word	0x2001054c

08013444 <__errno>:
 8013444:	4b01      	ldr	r3, [pc, #4]	@ (801344c <__errno+0x8>)
 8013446:	6818      	ldr	r0, [r3, #0]
 8013448:	4770      	bx	lr
 801344a:	bf00      	nop
 801344c:	20000040 	.word	0x20000040

08013450 <__libc_init_array>:
 8013450:	b570      	push	{r4, r5, r6, lr}
 8013452:	4d0d      	ldr	r5, [pc, #52]	@ (8013488 <__libc_init_array+0x38>)
 8013454:	4c0d      	ldr	r4, [pc, #52]	@ (801348c <__libc_init_array+0x3c>)
 8013456:	1b64      	subs	r4, r4, r5
 8013458:	10a4      	asrs	r4, r4, #2
 801345a:	2600      	movs	r6, #0
 801345c:	42a6      	cmp	r6, r4
 801345e:	d109      	bne.n	8013474 <__libc_init_array+0x24>
 8013460:	4d0b      	ldr	r5, [pc, #44]	@ (8013490 <__libc_init_array+0x40>)
 8013462:	4c0c      	ldr	r4, [pc, #48]	@ (8013494 <__libc_init_array+0x44>)
 8013464:	f000 fff8 	bl	8014458 <_init>
 8013468:	1b64      	subs	r4, r4, r5
 801346a:	10a4      	asrs	r4, r4, #2
 801346c:	2600      	movs	r6, #0
 801346e:	42a6      	cmp	r6, r4
 8013470:	d105      	bne.n	801347e <__libc_init_array+0x2e>
 8013472:	bd70      	pop	{r4, r5, r6, pc}
 8013474:	f855 3b04 	ldr.w	r3, [r5], #4
 8013478:	4798      	blx	r3
 801347a:	3601      	adds	r6, #1
 801347c:	e7ee      	b.n	801345c <__libc_init_array+0xc>
 801347e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013482:	4798      	blx	r3
 8013484:	3601      	adds	r6, #1
 8013486:	e7f2      	b.n	801346e <__libc_init_array+0x1e>
 8013488:	0802c3f4 	.word	0x0802c3f4
 801348c:	0802c3f4 	.word	0x0802c3f4
 8013490:	0802c3f4 	.word	0x0802c3f4
 8013494:	0802c3f8 	.word	0x0802c3f8

08013498 <__retarget_lock_init_recursive>:
 8013498:	4770      	bx	lr

0801349a <__retarget_lock_acquire_recursive>:
 801349a:	4770      	bx	lr

0801349c <__retarget_lock_release_recursive>:
 801349c:	4770      	bx	lr

0801349e <memcpy>:
 801349e:	440a      	add	r2, r1
 80134a0:	4291      	cmp	r1, r2
 80134a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80134a6:	d100      	bne.n	80134aa <memcpy+0xc>
 80134a8:	4770      	bx	lr
 80134aa:	b510      	push	{r4, lr}
 80134ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 80134b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80134b4:	4291      	cmp	r1, r2
 80134b6:	d1f9      	bne.n	80134ac <memcpy+0xe>
 80134b8:	bd10      	pop	{r4, pc}
	...

080134bc <__assert_func>:
 80134bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80134be:	4614      	mov	r4, r2
 80134c0:	461a      	mov	r2, r3
 80134c2:	4b09      	ldr	r3, [pc, #36]	@ (80134e8 <__assert_func+0x2c>)
 80134c4:	681b      	ldr	r3, [r3, #0]
 80134c6:	4605      	mov	r5, r0
 80134c8:	68d8      	ldr	r0, [r3, #12]
 80134ca:	b954      	cbnz	r4, 80134e2 <__assert_func+0x26>
 80134cc:	4b07      	ldr	r3, [pc, #28]	@ (80134ec <__assert_func+0x30>)
 80134ce:	461c      	mov	r4, r3
 80134d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80134d4:	9100      	str	r1, [sp, #0]
 80134d6:	462b      	mov	r3, r5
 80134d8:	4905      	ldr	r1, [pc, #20]	@ (80134f0 <__assert_func+0x34>)
 80134da:	f000 fc9f 	bl	8013e1c <fiprintf>
 80134de:	f000 fcbf 	bl	8013e60 <abort>
 80134e2:	4b04      	ldr	r3, [pc, #16]	@ (80134f4 <__assert_func+0x38>)
 80134e4:	e7f4      	b.n	80134d0 <__assert_func+0x14>
 80134e6:	bf00      	nop
 80134e8:	20000040 	.word	0x20000040
 80134ec:	0802c3b8 	.word	0x0802c3b8
 80134f0:	0802c38a 	.word	0x0802c38a
 80134f4:	0802c37d 	.word	0x0802c37d

080134f8 <_free_r>:
 80134f8:	b538      	push	{r3, r4, r5, lr}
 80134fa:	4605      	mov	r5, r0
 80134fc:	2900      	cmp	r1, #0
 80134fe:	d041      	beq.n	8013584 <_free_r+0x8c>
 8013500:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013504:	1f0c      	subs	r4, r1, #4
 8013506:	2b00      	cmp	r3, #0
 8013508:	bfb8      	it	lt
 801350a:	18e4      	addlt	r4, r4, r3
 801350c:	f000 f8e8 	bl	80136e0 <__malloc_lock>
 8013510:	4a1d      	ldr	r2, [pc, #116]	@ (8013588 <_free_r+0x90>)
 8013512:	6813      	ldr	r3, [r2, #0]
 8013514:	b933      	cbnz	r3, 8013524 <_free_r+0x2c>
 8013516:	6063      	str	r3, [r4, #4]
 8013518:	6014      	str	r4, [r2, #0]
 801351a:	4628      	mov	r0, r5
 801351c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013520:	f000 b8e4 	b.w	80136ec <__malloc_unlock>
 8013524:	42a3      	cmp	r3, r4
 8013526:	d908      	bls.n	801353a <_free_r+0x42>
 8013528:	6820      	ldr	r0, [r4, #0]
 801352a:	1821      	adds	r1, r4, r0
 801352c:	428b      	cmp	r3, r1
 801352e:	bf01      	itttt	eq
 8013530:	6819      	ldreq	r1, [r3, #0]
 8013532:	685b      	ldreq	r3, [r3, #4]
 8013534:	1809      	addeq	r1, r1, r0
 8013536:	6021      	streq	r1, [r4, #0]
 8013538:	e7ed      	b.n	8013516 <_free_r+0x1e>
 801353a:	461a      	mov	r2, r3
 801353c:	685b      	ldr	r3, [r3, #4]
 801353e:	b10b      	cbz	r3, 8013544 <_free_r+0x4c>
 8013540:	42a3      	cmp	r3, r4
 8013542:	d9fa      	bls.n	801353a <_free_r+0x42>
 8013544:	6811      	ldr	r1, [r2, #0]
 8013546:	1850      	adds	r0, r2, r1
 8013548:	42a0      	cmp	r0, r4
 801354a:	d10b      	bne.n	8013564 <_free_r+0x6c>
 801354c:	6820      	ldr	r0, [r4, #0]
 801354e:	4401      	add	r1, r0
 8013550:	1850      	adds	r0, r2, r1
 8013552:	4283      	cmp	r3, r0
 8013554:	6011      	str	r1, [r2, #0]
 8013556:	d1e0      	bne.n	801351a <_free_r+0x22>
 8013558:	6818      	ldr	r0, [r3, #0]
 801355a:	685b      	ldr	r3, [r3, #4]
 801355c:	6053      	str	r3, [r2, #4]
 801355e:	4408      	add	r0, r1
 8013560:	6010      	str	r0, [r2, #0]
 8013562:	e7da      	b.n	801351a <_free_r+0x22>
 8013564:	d902      	bls.n	801356c <_free_r+0x74>
 8013566:	230c      	movs	r3, #12
 8013568:	602b      	str	r3, [r5, #0]
 801356a:	e7d6      	b.n	801351a <_free_r+0x22>
 801356c:	6820      	ldr	r0, [r4, #0]
 801356e:	1821      	adds	r1, r4, r0
 8013570:	428b      	cmp	r3, r1
 8013572:	bf04      	itt	eq
 8013574:	6819      	ldreq	r1, [r3, #0]
 8013576:	685b      	ldreq	r3, [r3, #4]
 8013578:	6063      	str	r3, [r4, #4]
 801357a:	bf04      	itt	eq
 801357c:	1809      	addeq	r1, r1, r0
 801357e:	6021      	streq	r1, [r4, #0]
 8013580:	6054      	str	r4, [r2, #4]
 8013582:	e7ca      	b.n	801351a <_free_r+0x22>
 8013584:	bd38      	pop	{r3, r4, r5, pc}
 8013586:	bf00      	nop
 8013588:	20010558 	.word	0x20010558

0801358c <malloc>:
 801358c:	4b02      	ldr	r3, [pc, #8]	@ (8013598 <malloc+0xc>)
 801358e:	4601      	mov	r1, r0
 8013590:	6818      	ldr	r0, [r3, #0]
 8013592:	f000 b825 	b.w	80135e0 <_malloc_r>
 8013596:	bf00      	nop
 8013598:	20000040 	.word	0x20000040

0801359c <sbrk_aligned>:
 801359c:	b570      	push	{r4, r5, r6, lr}
 801359e:	4e0f      	ldr	r6, [pc, #60]	@ (80135dc <sbrk_aligned+0x40>)
 80135a0:	460c      	mov	r4, r1
 80135a2:	6831      	ldr	r1, [r6, #0]
 80135a4:	4605      	mov	r5, r0
 80135a6:	b911      	cbnz	r1, 80135ae <sbrk_aligned+0x12>
 80135a8:	f000 fc4a 	bl	8013e40 <_sbrk_r>
 80135ac:	6030      	str	r0, [r6, #0]
 80135ae:	4621      	mov	r1, r4
 80135b0:	4628      	mov	r0, r5
 80135b2:	f000 fc45 	bl	8013e40 <_sbrk_r>
 80135b6:	1c43      	adds	r3, r0, #1
 80135b8:	d103      	bne.n	80135c2 <sbrk_aligned+0x26>
 80135ba:	f04f 34ff 	mov.w	r4, #4294967295
 80135be:	4620      	mov	r0, r4
 80135c0:	bd70      	pop	{r4, r5, r6, pc}
 80135c2:	1cc4      	adds	r4, r0, #3
 80135c4:	f024 0403 	bic.w	r4, r4, #3
 80135c8:	42a0      	cmp	r0, r4
 80135ca:	d0f8      	beq.n	80135be <sbrk_aligned+0x22>
 80135cc:	1a21      	subs	r1, r4, r0
 80135ce:	4628      	mov	r0, r5
 80135d0:	f000 fc36 	bl	8013e40 <_sbrk_r>
 80135d4:	3001      	adds	r0, #1
 80135d6:	d1f2      	bne.n	80135be <sbrk_aligned+0x22>
 80135d8:	e7ef      	b.n	80135ba <sbrk_aligned+0x1e>
 80135da:	bf00      	nop
 80135dc:	20010554 	.word	0x20010554

080135e0 <_malloc_r>:
 80135e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135e4:	1ccd      	adds	r5, r1, #3
 80135e6:	f025 0503 	bic.w	r5, r5, #3
 80135ea:	3508      	adds	r5, #8
 80135ec:	2d0c      	cmp	r5, #12
 80135ee:	bf38      	it	cc
 80135f0:	250c      	movcc	r5, #12
 80135f2:	2d00      	cmp	r5, #0
 80135f4:	4606      	mov	r6, r0
 80135f6:	db01      	blt.n	80135fc <_malloc_r+0x1c>
 80135f8:	42a9      	cmp	r1, r5
 80135fa:	d904      	bls.n	8013606 <_malloc_r+0x26>
 80135fc:	230c      	movs	r3, #12
 80135fe:	6033      	str	r3, [r6, #0]
 8013600:	2000      	movs	r0, #0
 8013602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013606:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80136dc <_malloc_r+0xfc>
 801360a:	f000 f869 	bl	80136e0 <__malloc_lock>
 801360e:	f8d8 3000 	ldr.w	r3, [r8]
 8013612:	461c      	mov	r4, r3
 8013614:	bb44      	cbnz	r4, 8013668 <_malloc_r+0x88>
 8013616:	4629      	mov	r1, r5
 8013618:	4630      	mov	r0, r6
 801361a:	f7ff ffbf 	bl	801359c <sbrk_aligned>
 801361e:	1c43      	adds	r3, r0, #1
 8013620:	4604      	mov	r4, r0
 8013622:	d158      	bne.n	80136d6 <_malloc_r+0xf6>
 8013624:	f8d8 4000 	ldr.w	r4, [r8]
 8013628:	4627      	mov	r7, r4
 801362a:	2f00      	cmp	r7, #0
 801362c:	d143      	bne.n	80136b6 <_malloc_r+0xd6>
 801362e:	2c00      	cmp	r4, #0
 8013630:	d04b      	beq.n	80136ca <_malloc_r+0xea>
 8013632:	6823      	ldr	r3, [r4, #0]
 8013634:	4639      	mov	r1, r7
 8013636:	4630      	mov	r0, r6
 8013638:	eb04 0903 	add.w	r9, r4, r3
 801363c:	f000 fc00 	bl	8013e40 <_sbrk_r>
 8013640:	4581      	cmp	r9, r0
 8013642:	d142      	bne.n	80136ca <_malloc_r+0xea>
 8013644:	6821      	ldr	r1, [r4, #0]
 8013646:	1a6d      	subs	r5, r5, r1
 8013648:	4629      	mov	r1, r5
 801364a:	4630      	mov	r0, r6
 801364c:	f7ff ffa6 	bl	801359c <sbrk_aligned>
 8013650:	3001      	adds	r0, #1
 8013652:	d03a      	beq.n	80136ca <_malloc_r+0xea>
 8013654:	6823      	ldr	r3, [r4, #0]
 8013656:	442b      	add	r3, r5
 8013658:	6023      	str	r3, [r4, #0]
 801365a:	f8d8 3000 	ldr.w	r3, [r8]
 801365e:	685a      	ldr	r2, [r3, #4]
 8013660:	bb62      	cbnz	r2, 80136bc <_malloc_r+0xdc>
 8013662:	f8c8 7000 	str.w	r7, [r8]
 8013666:	e00f      	b.n	8013688 <_malloc_r+0xa8>
 8013668:	6822      	ldr	r2, [r4, #0]
 801366a:	1b52      	subs	r2, r2, r5
 801366c:	d420      	bmi.n	80136b0 <_malloc_r+0xd0>
 801366e:	2a0b      	cmp	r2, #11
 8013670:	d917      	bls.n	80136a2 <_malloc_r+0xc2>
 8013672:	1961      	adds	r1, r4, r5
 8013674:	42a3      	cmp	r3, r4
 8013676:	6025      	str	r5, [r4, #0]
 8013678:	bf18      	it	ne
 801367a:	6059      	strne	r1, [r3, #4]
 801367c:	6863      	ldr	r3, [r4, #4]
 801367e:	bf08      	it	eq
 8013680:	f8c8 1000 	streq.w	r1, [r8]
 8013684:	5162      	str	r2, [r4, r5]
 8013686:	604b      	str	r3, [r1, #4]
 8013688:	4630      	mov	r0, r6
 801368a:	f000 f82f 	bl	80136ec <__malloc_unlock>
 801368e:	f104 000b 	add.w	r0, r4, #11
 8013692:	1d23      	adds	r3, r4, #4
 8013694:	f020 0007 	bic.w	r0, r0, #7
 8013698:	1ac2      	subs	r2, r0, r3
 801369a:	bf1c      	itt	ne
 801369c:	1a1b      	subne	r3, r3, r0
 801369e:	50a3      	strne	r3, [r4, r2]
 80136a0:	e7af      	b.n	8013602 <_malloc_r+0x22>
 80136a2:	6862      	ldr	r2, [r4, #4]
 80136a4:	42a3      	cmp	r3, r4
 80136a6:	bf0c      	ite	eq
 80136a8:	f8c8 2000 	streq.w	r2, [r8]
 80136ac:	605a      	strne	r2, [r3, #4]
 80136ae:	e7eb      	b.n	8013688 <_malloc_r+0xa8>
 80136b0:	4623      	mov	r3, r4
 80136b2:	6864      	ldr	r4, [r4, #4]
 80136b4:	e7ae      	b.n	8013614 <_malloc_r+0x34>
 80136b6:	463c      	mov	r4, r7
 80136b8:	687f      	ldr	r7, [r7, #4]
 80136ba:	e7b6      	b.n	801362a <_malloc_r+0x4a>
 80136bc:	461a      	mov	r2, r3
 80136be:	685b      	ldr	r3, [r3, #4]
 80136c0:	42a3      	cmp	r3, r4
 80136c2:	d1fb      	bne.n	80136bc <_malloc_r+0xdc>
 80136c4:	2300      	movs	r3, #0
 80136c6:	6053      	str	r3, [r2, #4]
 80136c8:	e7de      	b.n	8013688 <_malloc_r+0xa8>
 80136ca:	230c      	movs	r3, #12
 80136cc:	6033      	str	r3, [r6, #0]
 80136ce:	4630      	mov	r0, r6
 80136d0:	f000 f80c 	bl	80136ec <__malloc_unlock>
 80136d4:	e794      	b.n	8013600 <_malloc_r+0x20>
 80136d6:	6005      	str	r5, [r0, #0]
 80136d8:	e7d6      	b.n	8013688 <_malloc_r+0xa8>
 80136da:	bf00      	nop
 80136dc:	20010558 	.word	0x20010558

080136e0 <__malloc_lock>:
 80136e0:	4801      	ldr	r0, [pc, #4]	@ (80136e8 <__malloc_lock+0x8>)
 80136e2:	f7ff beda 	b.w	801349a <__retarget_lock_acquire_recursive>
 80136e6:	bf00      	nop
 80136e8:	20010550 	.word	0x20010550

080136ec <__malloc_unlock>:
 80136ec:	4801      	ldr	r0, [pc, #4]	@ (80136f4 <__malloc_unlock+0x8>)
 80136ee:	f7ff bed5 	b.w	801349c <__retarget_lock_release_recursive>
 80136f2:	bf00      	nop
 80136f4:	20010550 	.word	0x20010550

080136f8 <__ssputs_r>:
 80136f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136fc:	688e      	ldr	r6, [r1, #8]
 80136fe:	461f      	mov	r7, r3
 8013700:	42be      	cmp	r6, r7
 8013702:	680b      	ldr	r3, [r1, #0]
 8013704:	4682      	mov	sl, r0
 8013706:	460c      	mov	r4, r1
 8013708:	4690      	mov	r8, r2
 801370a:	d82d      	bhi.n	8013768 <__ssputs_r+0x70>
 801370c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013710:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013714:	d026      	beq.n	8013764 <__ssputs_r+0x6c>
 8013716:	6965      	ldr	r5, [r4, #20]
 8013718:	6909      	ldr	r1, [r1, #16]
 801371a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801371e:	eba3 0901 	sub.w	r9, r3, r1
 8013722:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013726:	1c7b      	adds	r3, r7, #1
 8013728:	444b      	add	r3, r9
 801372a:	106d      	asrs	r5, r5, #1
 801372c:	429d      	cmp	r5, r3
 801372e:	bf38      	it	cc
 8013730:	461d      	movcc	r5, r3
 8013732:	0553      	lsls	r3, r2, #21
 8013734:	d527      	bpl.n	8013786 <__ssputs_r+0x8e>
 8013736:	4629      	mov	r1, r5
 8013738:	f7ff ff52 	bl	80135e0 <_malloc_r>
 801373c:	4606      	mov	r6, r0
 801373e:	b360      	cbz	r0, 801379a <__ssputs_r+0xa2>
 8013740:	6921      	ldr	r1, [r4, #16]
 8013742:	464a      	mov	r2, r9
 8013744:	f7ff feab 	bl	801349e <memcpy>
 8013748:	89a3      	ldrh	r3, [r4, #12]
 801374a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801374e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013752:	81a3      	strh	r3, [r4, #12]
 8013754:	6126      	str	r6, [r4, #16]
 8013756:	6165      	str	r5, [r4, #20]
 8013758:	444e      	add	r6, r9
 801375a:	eba5 0509 	sub.w	r5, r5, r9
 801375e:	6026      	str	r6, [r4, #0]
 8013760:	60a5      	str	r5, [r4, #8]
 8013762:	463e      	mov	r6, r7
 8013764:	42be      	cmp	r6, r7
 8013766:	d900      	bls.n	801376a <__ssputs_r+0x72>
 8013768:	463e      	mov	r6, r7
 801376a:	6820      	ldr	r0, [r4, #0]
 801376c:	4632      	mov	r2, r6
 801376e:	4641      	mov	r1, r8
 8013770:	f7ff fd81 	bl	8013276 <memmove>
 8013774:	68a3      	ldr	r3, [r4, #8]
 8013776:	1b9b      	subs	r3, r3, r6
 8013778:	60a3      	str	r3, [r4, #8]
 801377a:	6823      	ldr	r3, [r4, #0]
 801377c:	4433      	add	r3, r6
 801377e:	6023      	str	r3, [r4, #0]
 8013780:	2000      	movs	r0, #0
 8013782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013786:	462a      	mov	r2, r5
 8013788:	f000 fb71 	bl	8013e6e <_realloc_r>
 801378c:	4606      	mov	r6, r0
 801378e:	2800      	cmp	r0, #0
 8013790:	d1e0      	bne.n	8013754 <__ssputs_r+0x5c>
 8013792:	6921      	ldr	r1, [r4, #16]
 8013794:	4650      	mov	r0, sl
 8013796:	f7ff feaf 	bl	80134f8 <_free_r>
 801379a:	230c      	movs	r3, #12
 801379c:	f8ca 3000 	str.w	r3, [sl]
 80137a0:	89a3      	ldrh	r3, [r4, #12]
 80137a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137a6:	81a3      	strh	r3, [r4, #12]
 80137a8:	f04f 30ff 	mov.w	r0, #4294967295
 80137ac:	e7e9      	b.n	8013782 <__ssputs_r+0x8a>
	...

080137b0 <_svfiprintf_r>:
 80137b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137b4:	4698      	mov	r8, r3
 80137b6:	898b      	ldrh	r3, [r1, #12]
 80137b8:	061b      	lsls	r3, r3, #24
 80137ba:	b09d      	sub	sp, #116	@ 0x74
 80137bc:	4607      	mov	r7, r0
 80137be:	460d      	mov	r5, r1
 80137c0:	4614      	mov	r4, r2
 80137c2:	d510      	bpl.n	80137e6 <_svfiprintf_r+0x36>
 80137c4:	690b      	ldr	r3, [r1, #16]
 80137c6:	b973      	cbnz	r3, 80137e6 <_svfiprintf_r+0x36>
 80137c8:	2140      	movs	r1, #64	@ 0x40
 80137ca:	f7ff ff09 	bl	80135e0 <_malloc_r>
 80137ce:	6028      	str	r0, [r5, #0]
 80137d0:	6128      	str	r0, [r5, #16]
 80137d2:	b930      	cbnz	r0, 80137e2 <_svfiprintf_r+0x32>
 80137d4:	230c      	movs	r3, #12
 80137d6:	603b      	str	r3, [r7, #0]
 80137d8:	f04f 30ff 	mov.w	r0, #4294967295
 80137dc:	b01d      	add	sp, #116	@ 0x74
 80137de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137e2:	2340      	movs	r3, #64	@ 0x40
 80137e4:	616b      	str	r3, [r5, #20]
 80137e6:	2300      	movs	r3, #0
 80137e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80137ea:	2320      	movs	r3, #32
 80137ec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80137f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80137f4:	2330      	movs	r3, #48	@ 0x30
 80137f6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013994 <_svfiprintf_r+0x1e4>
 80137fa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80137fe:	f04f 0901 	mov.w	r9, #1
 8013802:	4623      	mov	r3, r4
 8013804:	469a      	mov	sl, r3
 8013806:	f813 2b01 	ldrb.w	r2, [r3], #1
 801380a:	b10a      	cbz	r2, 8013810 <_svfiprintf_r+0x60>
 801380c:	2a25      	cmp	r2, #37	@ 0x25
 801380e:	d1f9      	bne.n	8013804 <_svfiprintf_r+0x54>
 8013810:	ebba 0b04 	subs.w	fp, sl, r4
 8013814:	d00b      	beq.n	801382e <_svfiprintf_r+0x7e>
 8013816:	465b      	mov	r3, fp
 8013818:	4622      	mov	r2, r4
 801381a:	4629      	mov	r1, r5
 801381c:	4638      	mov	r0, r7
 801381e:	f7ff ff6b 	bl	80136f8 <__ssputs_r>
 8013822:	3001      	adds	r0, #1
 8013824:	f000 80a7 	beq.w	8013976 <_svfiprintf_r+0x1c6>
 8013828:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801382a:	445a      	add	r2, fp
 801382c:	9209      	str	r2, [sp, #36]	@ 0x24
 801382e:	f89a 3000 	ldrb.w	r3, [sl]
 8013832:	2b00      	cmp	r3, #0
 8013834:	f000 809f 	beq.w	8013976 <_svfiprintf_r+0x1c6>
 8013838:	2300      	movs	r3, #0
 801383a:	f04f 32ff 	mov.w	r2, #4294967295
 801383e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013842:	f10a 0a01 	add.w	sl, sl, #1
 8013846:	9304      	str	r3, [sp, #16]
 8013848:	9307      	str	r3, [sp, #28]
 801384a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801384e:	931a      	str	r3, [sp, #104]	@ 0x68
 8013850:	4654      	mov	r4, sl
 8013852:	2205      	movs	r2, #5
 8013854:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013858:	484e      	ldr	r0, [pc, #312]	@ (8013994 <_svfiprintf_r+0x1e4>)
 801385a:	f7ec fd39 	bl	80002d0 <memchr>
 801385e:	9a04      	ldr	r2, [sp, #16]
 8013860:	b9d8      	cbnz	r0, 801389a <_svfiprintf_r+0xea>
 8013862:	06d0      	lsls	r0, r2, #27
 8013864:	bf44      	itt	mi
 8013866:	2320      	movmi	r3, #32
 8013868:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801386c:	0711      	lsls	r1, r2, #28
 801386e:	bf44      	itt	mi
 8013870:	232b      	movmi	r3, #43	@ 0x2b
 8013872:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013876:	f89a 3000 	ldrb.w	r3, [sl]
 801387a:	2b2a      	cmp	r3, #42	@ 0x2a
 801387c:	d015      	beq.n	80138aa <_svfiprintf_r+0xfa>
 801387e:	9a07      	ldr	r2, [sp, #28]
 8013880:	4654      	mov	r4, sl
 8013882:	2000      	movs	r0, #0
 8013884:	f04f 0c0a 	mov.w	ip, #10
 8013888:	4621      	mov	r1, r4
 801388a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801388e:	3b30      	subs	r3, #48	@ 0x30
 8013890:	2b09      	cmp	r3, #9
 8013892:	d94b      	bls.n	801392c <_svfiprintf_r+0x17c>
 8013894:	b1b0      	cbz	r0, 80138c4 <_svfiprintf_r+0x114>
 8013896:	9207      	str	r2, [sp, #28]
 8013898:	e014      	b.n	80138c4 <_svfiprintf_r+0x114>
 801389a:	eba0 0308 	sub.w	r3, r0, r8
 801389e:	fa09 f303 	lsl.w	r3, r9, r3
 80138a2:	4313      	orrs	r3, r2
 80138a4:	9304      	str	r3, [sp, #16]
 80138a6:	46a2      	mov	sl, r4
 80138a8:	e7d2      	b.n	8013850 <_svfiprintf_r+0xa0>
 80138aa:	9b03      	ldr	r3, [sp, #12]
 80138ac:	1d19      	adds	r1, r3, #4
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	9103      	str	r1, [sp, #12]
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	bfbb      	ittet	lt
 80138b6:	425b      	neglt	r3, r3
 80138b8:	f042 0202 	orrlt.w	r2, r2, #2
 80138bc:	9307      	strge	r3, [sp, #28]
 80138be:	9307      	strlt	r3, [sp, #28]
 80138c0:	bfb8      	it	lt
 80138c2:	9204      	strlt	r2, [sp, #16]
 80138c4:	7823      	ldrb	r3, [r4, #0]
 80138c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80138c8:	d10a      	bne.n	80138e0 <_svfiprintf_r+0x130>
 80138ca:	7863      	ldrb	r3, [r4, #1]
 80138cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80138ce:	d132      	bne.n	8013936 <_svfiprintf_r+0x186>
 80138d0:	9b03      	ldr	r3, [sp, #12]
 80138d2:	1d1a      	adds	r2, r3, #4
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	9203      	str	r2, [sp, #12]
 80138d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80138dc:	3402      	adds	r4, #2
 80138de:	9305      	str	r3, [sp, #20]
 80138e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80139a4 <_svfiprintf_r+0x1f4>
 80138e4:	7821      	ldrb	r1, [r4, #0]
 80138e6:	2203      	movs	r2, #3
 80138e8:	4650      	mov	r0, sl
 80138ea:	f7ec fcf1 	bl	80002d0 <memchr>
 80138ee:	b138      	cbz	r0, 8013900 <_svfiprintf_r+0x150>
 80138f0:	9b04      	ldr	r3, [sp, #16]
 80138f2:	eba0 000a 	sub.w	r0, r0, sl
 80138f6:	2240      	movs	r2, #64	@ 0x40
 80138f8:	4082      	lsls	r2, r0
 80138fa:	4313      	orrs	r3, r2
 80138fc:	3401      	adds	r4, #1
 80138fe:	9304      	str	r3, [sp, #16]
 8013900:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013904:	4824      	ldr	r0, [pc, #144]	@ (8013998 <_svfiprintf_r+0x1e8>)
 8013906:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801390a:	2206      	movs	r2, #6
 801390c:	f7ec fce0 	bl	80002d0 <memchr>
 8013910:	2800      	cmp	r0, #0
 8013912:	d036      	beq.n	8013982 <_svfiprintf_r+0x1d2>
 8013914:	4b21      	ldr	r3, [pc, #132]	@ (801399c <_svfiprintf_r+0x1ec>)
 8013916:	bb1b      	cbnz	r3, 8013960 <_svfiprintf_r+0x1b0>
 8013918:	9b03      	ldr	r3, [sp, #12]
 801391a:	3307      	adds	r3, #7
 801391c:	f023 0307 	bic.w	r3, r3, #7
 8013920:	3308      	adds	r3, #8
 8013922:	9303      	str	r3, [sp, #12]
 8013924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013926:	4433      	add	r3, r6
 8013928:	9309      	str	r3, [sp, #36]	@ 0x24
 801392a:	e76a      	b.n	8013802 <_svfiprintf_r+0x52>
 801392c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013930:	460c      	mov	r4, r1
 8013932:	2001      	movs	r0, #1
 8013934:	e7a8      	b.n	8013888 <_svfiprintf_r+0xd8>
 8013936:	2300      	movs	r3, #0
 8013938:	3401      	adds	r4, #1
 801393a:	9305      	str	r3, [sp, #20]
 801393c:	4619      	mov	r1, r3
 801393e:	f04f 0c0a 	mov.w	ip, #10
 8013942:	4620      	mov	r0, r4
 8013944:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013948:	3a30      	subs	r2, #48	@ 0x30
 801394a:	2a09      	cmp	r2, #9
 801394c:	d903      	bls.n	8013956 <_svfiprintf_r+0x1a6>
 801394e:	2b00      	cmp	r3, #0
 8013950:	d0c6      	beq.n	80138e0 <_svfiprintf_r+0x130>
 8013952:	9105      	str	r1, [sp, #20]
 8013954:	e7c4      	b.n	80138e0 <_svfiprintf_r+0x130>
 8013956:	fb0c 2101 	mla	r1, ip, r1, r2
 801395a:	4604      	mov	r4, r0
 801395c:	2301      	movs	r3, #1
 801395e:	e7f0      	b.n	8013942 <_svfiprintf_r+0x192>
 8013960:	ab03      	add	r3, sp, #12
 8013962:	9300      	str	r3, [sp, #0]
 8013964:	462a      	mov	r2, r5
 8013966:	4b0e      	ldr	r3, [pc, #56]	@ (80139a0 <_svfiprintf_r+0x1f0>)
 8013968:	a904      	add	r1, sp, #16
 801396a:	4638      	mov	r0, r7
 801396c:	f3af 8000 	nop.w
 8013970:	1c42      	adds	r2, r0, #1
 8013972:	4606      	mov	r6, r0
 8013974:	d1d6      	bne.n	8013924 <_svfiprintf_r+0x174>
 8013976:	89ab      	ldrh	r3, [r5, #12]
 8013978:	065b      	lsls	r3, r3, #25
 801397a:	f53f af2d 	bmi.w	80137d8 <_svfiprintf_r+0x28>
 801397e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013980:	e72c      	b.n	80137dc <_svfiprintf_r+0x2c>
 8013982:	ab03      	add	r3, sp, #12
 8013984:	9300      	str	r3, [sp, #0]
 8013986:	462a      	mov	r2, r5
 8013988:	4b05      	ldr	r3, [pc, #20]	@ (80139a0 <_svfiprintf_r+0x1f0>)
 801398a:	a904      	add	r1, sp, #16
 801398c:	4638      	mov	r0, r7
 801398e:	f000 f879 	bl	8013a84 <_printf_i>
 8013992:	e7ed      	b.n	8013970 <_svfiprintf_r+0x1c0>
 8013994:	0802c3b9 	.word	0x0802c3b9
 8013998:	0802c3c3 	.word	0x0802c3c3
 801399c:	00000000 	.word	0x00000000
 80139a0:	080136f9 	.word	0x080136f9
 80139a4:	0802c3bf 	.word	0x0802c3bf

080139a8 <_printf_common>:
 80139a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80139ac:	4616      	mov	r6, r2
 80139ae:	4698      	mov	r8, r3
 80139b0:	688a      	ldr	r2, [r1, #8]
 80139b2:	690b      	ldr	r3, [r1, #16]
 80139b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80139b8:	4293      	cmp	r3, r2
 80139ba:	bfb8      	it	lt
 80139bc:	4613      	movlt	r3, r2
 80139be:	6033      	str	r3, [r6, #0]
 80139c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80139c4:	4607      	mov	r7, r0
 80139c6:	460c      	mov	r4, r1
 80139c8:	b10a      	cbz	r2, 80139ce <_printf_common+0x26>
 80139ca:	3301      	adds	r3, #1
 80139cc:	6033      	str	r3, [r6, #0]
 80139ce:	6823      	ldr	r3, [r4, #0]
 80139d0:	0699      	lsls	r1, r3, #26
 80139d2:	bf42      	ittt	mi
 80139d4:	6833      	ldrmi	r3, [r6, #0]
 80139d6:	3302      	addmi	r3, #2
 80139d8:	6033      	strmi	r3, [r6, #0]
 80139da:	6825      	ldr	r5, [r4, #0]
 80139dc:	f015 0506 	ands.w	r5, r5, #6
 80139e0:	d106      	bne.n	80139f0 <_printf_common+0x48>
 80139e2:	f104 0a19 	add.w	sl, r4, #25
 80139e6:	68e3      	ldr	r3, [r4, #12]
 80139e8:	6832      	ldr	r2, [r6, #0]
 80139ea:	1a9b      	subs	r3, r3, r2
 80139ec:	42ab      	cmp	r3, r5
 80139ee:	dc26      	bgt.n	8013a3e <_printf_common+0x96>
 80139f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80139f4:	6822      	ldr	r2, [r4, #0]
 80139f6:	3b00      	subs	r3, #0
 80139f8:	bf18      	it	ne
 80139fa:	2301      	movne	r3, #1
 80139fc:	0692      	lsls	r2, r2, #26
 80139fe:	d42b      	bmi.n	8013a58 <_printf_common+0xb0>
 8013a00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013a04:	4641      	mov	r1, r8
 8013a06:	4638      	mov	r0, r7
 8013a08:	47c8      	blx	r9
 8013a0a:	3001      	adds	r0, #1
 8013a0c:	d01e      	beq.n	8013a4c <_printf_common+0xa4>
 8013a0e:	6823      	ldr	r3, [r4, #0]
 8013a10:	6922      	ldr	r2, [r4, #16]
 8013a12:	f003 0306 	and.w	r3, r3, #6
 8013a16:	2b04      	cmp	r3, #4
 8013a18:	bf02      	ittt	eq
 8013a1a:	68e5      	ldreq	r5, [r4, #12]
 8013a1c:	6833      	ldreq	r3, [r6, #0]
 8013a1e:	1aed      	subeq	r5, r5, r3
 8013a20:	68a3      	ldr	r3, [r4, #8]
 8013a22:	bf0c      	ite	eq
 8013a24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013a28:	2500      	movne	r5, #0
 8013a2a:	4293      	cmp	r3, r2
 8013a2c:	bfc4      	itt	gt
 8013a2e:	1a9b      	subgt	r3, r3, r2
 8013a30:	18ed      	addgt	r5, r5, r3
 8013a32:	2600      	movs	r6, #0
 8013a34:	341a      	adds	r4, #26
 8013a36:	42b5      	cmp	r5, r6
 8013a38:	d11a      	bne.n	8013a70 <_printf_common+0xc8>
 8013a3a:	2000      	movs	r0, #0
 8013a3c:	e008      	b.n	8013a50 <_printf_common+0xa8>
 8013a3e:	2301      	movs	r3, #1
 8013a40:	4652      	mov	r2, sl
 8013a42:	4641      	mov	r1, r8
 8013a44:	4638      	mov	r0, r7
 8013a46:	47c8      	blx	r9
 8013a48:	3001      	adds	r0, #1
 8013a4a:	d103      	bne.n	8013a54 <_printf_common+0xac>
 8013a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8013a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a54:	3501      	adds	r5, #1
 8013a56:	e7c6      	b.n	80139e6 <_printf_common+0x3e>
 8013a58:	18e1      	adds	r1, r4, r3
 8013a5a:	1c5a      	adds	r2, r3, #1
 8013a5c:	2030      	movs	r0, #48	@ 0x30
 8013a5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013a62:	4422      	add	r2, r4
 8013a64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013a68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8013a6c:	3302      	adds	r3, #2
 8013a6e:	e7c7      	b.n	8013a00 <_printf_common+0x58>
 8013a70:	2301      	movs	r3, #1
 8013a72:	4622      	mov	r2, r4
 8013a74:	4641      	mov	r1, r8
 8013a76:	4638      	mov	r0, r7
 8013a78:	47c8      	blx	r9
 8013a7a:	3001      	adds	r0, #1
 8013a7c:	d0e6      	beq.n	8013a4c <_printf_common+0xa4>
 8013a7e:	3601      	adds	r6, #1
 8013a80:	e7d9      	b.n	8013a36 <_printf_common+0x8e>
	...

08013a84 <_printf_i>:
 8013a84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a88:	7e0f      	ldrb	r7, [r1, #24]
 8013a8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013a8c:	2f78      	cmp	r7, #120	@ 0x78
 8013a8e:	4691      	mov	r9, r2
 8013a90:	4680      	mov	r8, r0
 8013a92:	460c      	mov	r4, r1
 8013a94:	469a      	mov	sl, r3
 8013a96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8013a9a:	d807      	bhi.n	8013aac <_printf_i+0x28>
 8013a9c:	2f62      	cmp	r7, #98	@ 0x62
 8013a9e:	d80a      	bhi.n	8013ab6 <_printf_i+0x32>
 8013aa0:	2f00      	cmp	r7, #0
 8013aa2:	f000 80d2 	beq.w	8013c4a <_printf_i+0x1c6>
 8013aa6:	2f58      	cmp	r7, #88	@ 0x58
 8013aa8:	f000 80b9 	beq.w	8013c1e <_printf_i+0x19a>
 8013aac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013ab0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013ab4:	e03a      	b.n	8013b2c <_printf_i+0xa8>
 8013ab6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013aba:	2b15      	cmp	r3, #21
 8013abc:	d8f6      	bhi.n	8013aac <_printf_i+0x28>
 8013abe:	a101      	add	r1, pc, #4	@ (adr r1, 8013ac4 <_printf_i+0x40>)
 8013ac0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013ac4:	08013b1d 	.word	0x08013b1d
 8013ac8:	08013b31 	.word	0x08013b31
 8013acc:	08013aad 	.word	0x08013aad
 8013ad0:	08013aad 	.word	0x08013aad
 8013ad4:	08013aad 	.word	0x08013aad
 8013ad8:	08013aad 	.word	0x08013aad
 8013adc:	08013b31 	.word	0x08013b31
 8013ae0:	08013aad 	.word	0x08013aad
 8013ae4:	08013aad 	.word	0x08013aad
 8013ae8:	08013aad 	.word	0x08013aad
 8013aec:	08013aad 	.word	0x08013aad
 8013af0:	08013c31 	.word	0x08013c31
 8013af4:	08013b5b 	.word	0x08013b5b
 8013af8:	08013beb 	.word	0x08013beb
 8013afc:	08013aad 	.word	0x08013aad
 8013b00:	08013aad 	.word	0x08013aad
 8013b04:	08013c53 	.word	0x08013c53
 8013b08:	08013aad 	.word	0x08013aad
 8013b0c:	08013b5b 	.word	0x08013b5b
 8013b10:	08013aad 	.word	0x08013aad
 8013b14:	08013aad 	.word	0x08013aad
 8013b18:	08013bf3 	.word	0x08013bf3
 8013b1c:	6833      	ldr	r3, [r6, #0]
 8013b1e:	1d1a      	adds	r2, r3, #4
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	6032      	str	r2, [r6, #0]
 8013b24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013b28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013b2c:	2301      	movs	r3, #1
 8013b2e:	e09d      	b.n	8013c6c <_printf_i+0x1e8>
 8013b30:	6833      	ldr	r3, [r6, #0]
 8013b32:	6820      	ldr	r0, [r4, #0]
 8013b34:	1d19      	adds	r1, r3, #4
 8013b36:	6031      	str	r1, [r6, #0]
 8013b38:	0606      	lsls	r6, r0, #24
 8013b3a:	d501      	bpl.n	8013b40 <_printf_i+0xbc>
 8013b3c:	681d      	ldr	r5, [r3, #0]
 8013b3e:	e003      	b.n	8013b48 <_printf_i+0xc4>
 8013b40:	0645      	lsls	r5, r0, #25
 8013b42:	d5fb      	bpl.n	8013b3c <_printf_i+0xb8>
 8013b44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013b48:	2d00      	cmp	r5, #0
 8013b4a:	da03      	bge.n	8013b54 <_printf_i+0xd0>
 8013b4c:	232d      	movs	r3, #45	@ 0x2d
 8013b4e:	426d      	negs	r5, r5
 8013b50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013b54:	4859      	ldr	r0, [pc, #356]	@ (8013cbc <_printf_i+0x238>)
 8013b56:	230a      	movs	r3, #10
 8013b58:	e011      	b.n	8013b7e <_printf_i+0xfa>
 8013b5a:	6821      	ldr	r1, [r4, #0]
 8013b5c:	6833      	ldr	r3, [r6, #0]
 8013b5e:	0608      	lsls	r0, r1, #24
 8013b60:	f853 5b04 	ldr.w	r5, [r3], #4
 8013b64:	d402      	bmi.n	8013b6c <_printf_i+0xe8>
 8013b66:	0649      	lsls	r1, r1, #25
 8013b68:	bf48      	it	mi
 8013b6a:	b2ad      	uxthmi	r5, r5
 8013b6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8013b6e:	4853      	ldr	r0, [pc, #332]	@ (8013cbc <_printf_i+0x238>)
 8013b70:	6033      	str	r3, [r6, #0]
 8013b72:	bf14      	ite	ne
 8013b74:	230a      	movne	r3, #10
 8013b76:	2308      	moveq	r3, #8
 8013b78:	2100      	movs	r1, #0
 8013b7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013b7e:	6866      	ldr	r6, [r4, #4]
 8013b80:	60a6      	str	r6, [r4, #8]
 8013b82:	2e00      	cmp	r6, #0
 8013b84:	bfa2      	ittt	ge
 8013b86:	6821      	ldrge	r1, [r4, #0]
 8013b88:	f021 0104 	bicge.w	r1, r1, #4
 8013b8c:	6021      	strge	r1, [r4, #0]
 8013b8e:	b90d      	cbnz	r5, 8013b94 <_printf_i+0x110>
 8013b90:	2e00      	cmp	r6, #0
 8013b92:	d04b      	beq.n	8013c2c <_printf_i+0x1a8>
 8013b94:	4616      	mov	r6, r2
 8013b96:	fbb5 f1f3 	udiv	r1, r5, r3
 8013b9a:	fb03 5711 	mls	r7, r3, r1, r5
 8013b9e:	5dc7      	ldrb	r7, [r0, r7]
 8013ba0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013ba4:	462f      	mov	r7, r5
 8013ba6:	42bb      	cmp	r3, r7
 8013ba8:	460d      	mov	r5, r1
 8013baa:	d9f4      	bls.n	8013b96 <_printf_i+0x112>
 8013bac:	2b08      	cmp	r3, #8
 8013bae:	d10b      	bne.n	8013bc8 <_printf_i+0x144>
 8013bb0:	6823      	ldr	r3, [r4, #0]
 8013bb2:	07df      	lsls	r7, r3, #31
 8013bb4:	d508      	bpl.n	8013bc8 <_printf_i+0x144>
 8013bb6:	6923      	ldr	r3, [r4, #16]
 8013bb8:	6861      	ldr	r1, [r4, #4]
 8013bba:	4299      	cmp	r1, r3
 8013bbc:	bfde      	ittt	le
 8013bbe:	2330      	movle	r3, #48	@ 0x30
 8013bc0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013bc4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013bc8:	1b92      	subs	r2, r2, r6
 8013bca:	6122      	str	r2, [r4, #16]
 8013bcc:	f8cd a000 	str.w	sl, [sp]
 8013bd0:	464b      	mov	r3, r9
 8013bd2:	aa03      	add	r2, sp, #12
 8013bd4:	4621      	mov	r1, r4
 8013bd6:	4640      	mov	r0, r8
 8013bd8:	f7ff fee6 	bl	80139a8 <_printf_common>
 8013bdc:	3001      	adds	r0, #1
 8013bde:	d14a      	bne.n	8013c76 <_printf_i+0x1f2>
 8013be0:	f04f 30ff 	mov.w	r0, #4294967295
 8013be4:	b004      	add	sp, #16
 8013be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013bea:	6823      	ldr	r3, [r4, #0]
 8013bec:	f043 0320 	orr.w	r3, r3, #32
 8013bf0:	6023      	str	r3, [r4, #0]
 8013bf2:	4833      	ldr	r0, [pc, #204]	@ (8013cc0 <_printf_i+0x23c>)
 8013bf4:	2778      	movs	r7, #120	@ 0x78
 8013bf6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013bfa:	6823      	ldr	r3, [r4, #0]
 8013bfc:	6831      	ldr	r1, [r6, #0]
 8013bfe:	061f      	lsls	r7, r3, #24
 8013c00:	f851 5b04 	ldr.w	r5, [r1], #4
 8013c04:	d402      	bmi.n	8013c0c <_printf_i+0x188>
 8013c06:	065f      	lsls	r7, r3, #25
 8013c08:	bf48      	it	mi
 8013c0a:	b2ad      	uxthmi	r5, r5
 8013c0c:	6031      	str	r1, [r6, #0]
 8013c0e:	07d9      	lsls	r1, r3, #31
 8013c10:	bf44      	itt	mi
 8013c12:	f043 0320 	orrmi.w	r3, r3, #32
 8013c16:	6023      	strmi	r3, [r4, #0]
 8013c18:	b11d      	cbz	r5, 8013c22 <_printf_i+0x19e>
 8013c1a:	2310      	movs	r3, #16
 8013c1c:	e7ac      	b.n	8013b78 <_printf_i+0xf4>
 8013c1e:	4827      	ldr	r0, [pc, #156]	@ (8013cbc <_printf_i+0x238>)
 8013c20:	e7e9      	b.n	8013bf6 <_printf_i+0x172>
 8013c22:	6823      	ldr	r3, [r4, #0]
 8013c24:	f023 0320 	bic.w	r3, r3, #32
 8013c28:	6023      	str	r3, [r4, #0]
 8013c2a:	e7f6      	b.n	8013c1a <_printf_i+0x196>
 8013c2c:	4616      	mov	r6, r2
 8013c2e:	e7bd      	b.n	8013bac <_printf_i+0x128>
 8013c30:	6833      	ldr	r3, [r6, #0]
 8013c32:	6825      	ldr	r5, [r4, #0]
 8013c34:	6961      	ldr	r1, [r4, #20]
 8013c36:	1d18      	adds	r0, r3, #4
 8013c38:	6030      	str	r0, [r6, #0]
 8013c3a:	062e      	lsls	r6, r5, #24
 8013c3c:	681b      	ldr	r3, [r3, #0]
 8013c3e:	d501      	bpl.n	8013c44 <_printf_i+0x1c0>
 8013c40:	6019      	str	r1, [r3, #0]
 8013c42:	e002      	b.n	8013c4a <_printf_i+0x1c6>
 8013c44:	0668      	lsls	r0, r5, #25
 8013c46:	d5fb      	bpl.n	8013c40 <_printf_i+0x1bc>
 8013c48:	8019      	strh	r1, [r3, #0]
 8013c4a:	2300      	movs	r3, #0
 8013c4c:	6123      	str	r3, [r4, #16]
 8013c4e:	4616      	mov	r6, r2
 8013c50:	e7bc      	b.n	8013bcc <_printf_i+0x148>
 8013c52:	6833      	ldr	r3, [r6, #0]
 8013c54:	1d1a      	adds	r2, r3, #4
 8013c56:	6032      	str	r2, [r6, #0]
 8013c58:	681e      	ldr	r6, [r3, #0]
 8013c5a:	6862      	ldr	r2, [r4, #4]
 8013c5c:	2100      	movs	r1, #0
 8013c5e:	4630      	mov	r0, r6
 8013c60:	f7ec fb36 	bl	80002d0 <memchr>
 8013c64:	b108      	cbz	r0, 8013c6a <_printf_i+0x1e6>
 8013c66:	1b80      	subs	r0, r0, r6
 8013c68:	6060      	str	r0, [r4, #4]
 8013c6a:	6863      	ldr	r3, [r4, #4]
 8013c6c:	6123      	str	r3, [r4, #16]
 8013c6e:	2300      	movs	r3, #0
 8013c70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c74:	e7aa      	b.n	8013bcc <_printf_i+0x148>
 8013c76:	6923      	ldr	r3, [r4, #16]
 8013c78:	4632      	mov	r2, r6
 8013c7a:	4649      	mov	r1, r9
 8013c7c:	4640      	mov	r0, r8
 8013c7e:	47d0      	blx	sl
 8013c80:	3001      	adds	r0, #1
 8013c82:	d0ad      	beq.n	8013be0 <_printf_i+0x15c>
 8013c84:	6823      	ldr	r3, [r4, #0]
 8013c86:	079b      	lsls	r3, r3, #30
 8013c88:	d413      	bmi.n	8013cb2 <_printf_i+0x22e>
 8013c8a:	68e0      	ldr	r0, [r4, #12]
 8013c8c:	9b03      	ldr	r3, [sp, #12]
 8013c8e:	4298      	cmp	r0, r3
 8013c90:	bfb8      	it	lt
 8013c92:	4618      	movlt	r0, r3
 8013c94:	e7a6      	b.n	8013be4 <_printf_i+0x160>
 8013c96:	2301      	movs	r3, #1
 8013c98:	4632      	mov	r2, r6
 8013c9a:	4649      	mov	r1, r9
 8013c9c:	4640      	mov	r0, r8
 8013c9e:	47d0      	blx	sl
 8013ca0:	3001      	adds	r0, #1
 8013ca2:	d09d      	beq.n	8013be0 <_printf_i+0x15c>
 8013ca4:	3501      	adds	r5, #1
 8013ca6:	68e3      	ldr	r3, [r4, #12]
 8013ca8:	9903      	ldr	r1, [sp, #12]
 8013caa:	1a5b      	subs	r3, r3, r1
 8013cac:	42ab      	cmp	r3, r5
 8013cae:	dcf2      	bgt.n	8013c96 <_printf_i+0x212>
 8013cb0:	e7eb      	b.n	8013c8a <_printf_i+0x206>
 8013cb2:	2500      	movs	r5, #0
 8013cb4:	f104 0619 	add.w	r6, r4, #25
 8013cb8:	e7f5      	b.n	8013ca6 <_printf_i+0x222>
 8013cba:	bf00      	nop
 8013cbc:	0802c3ca 	.word	0x0802c3ca
 8013cc0:	0802c3db 	.word	0x0802c3db

08013cc4 <__sflush_r>:
 8013cc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ccc:	0716      	lsls	r6, r2, #28
 8013cce:	4605      	mov	r5, r0
 8013cd0:	460c      	mov	r4, r1
 8013cd2:	d454      	bmi.n	8013d7e <__sflush_r+0xba>
 8013cd4:	684b      	ldr	r3, [r1, #4]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	dc02      	bgt.n	8013ce0 <__sflush_r+0x1c>
 8013cda:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	dd48      	ble.n	8013d72 <__sflush_r+0xae>
 8013ce0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013ce2:	2e00      	cmp	r6, #0
 8013ce4:	d045      	beq.n	8013d72 <__sflush_r+0xae>
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013cec:	682f      	ldr	r7, [r5, #0]
 8013cee:	6a21      	ldr	r1, [r4, #32]
 8013cf0:	602b      	str	r3, [r5, #0]
 8013cf2:	d030      	beq.n	8013d56 <__sflush_r+0x92>
 8013cf4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013cf6:	89a3      	ldrh	r3, [r4, #12]
 8013cf8:	0759      	lsls	r1, r3, #29
 8013cfa:	d505      	bpl.n	8013d08 <__sflush_r+0x44>
 8013cfc:	6863      	ldr	r3, [r4, #4]
 8013cfe:	1ad2      	subs	r2, r2, r3
 8013d00:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013d02:	b10b      	cbz	r3, 8013d08 <__sflush_r+0x44>
 8013d04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013d06:	1ad2      	subs	r2, r2, r3
 8013d08:	2300      	movs	r3, #0
 8013d0a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013d0c:	6a21      	ldr	r1, [r4, #32]
 8013d0e:	4628      	mov	r0, r5
 8013d10:	47b0      	blx	r6
 8013d12:	1c43      	adds	r3, r0, #1
 8013d14:	89a3      	ldrh	r3, [r4, #12]
 8013d16:	d106      	bne.n	8013d26 <__sflush_r+0x62>
 8013d18:	6829      	ldr	r1, [r5, #0]
 8013d1a:	291d      	cmp	r1, #29
 8013d1c:	d82b      	bhi.n	8013d76 <__sflush_r+0xb2>
 8013d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8013dc8 <__sflush_r+0x104>)
 8013d20:	410a      	asrs	r2, r1
 8013d22:	07d6      	lsls	r6, r2, #31
 8013d24:	d427      	bmi.n	8013d76 <__sflush_r+0xb2>
 8013d26:	2200      	movs	r2, #0
 8013d28:	6062      	str	r2, [r4, #4]
 8013d2a:	04d9      	lsls	r1, r3, #19
 8013d2c:	6922      	ldr	r2, [r4, #16]
 8013d2e:	6022      	str	r2, [r4, #0]
 8013d30:	d504      	bpl.n	8013d3c <__sflush_r+0x78>
 8013d32:	1c42      	adds	r2, r0, #1
 8013d34:	d101      	bne.n	8013d3a <__sflush_r+0x76>
 8013d36:	682b      	ldr	r3, [r5, #0]
 8013d38:	b903      	cbnz	r3, 8013d3c <__sflush_r+0x78>
 8013d3a:	6560      	str	r0, [r4, #84]	@ 0x54
 8013d3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013d3e:	602f      	str	r7, [r5, #0]
 8013d40:	b1b9      	cbz	r1, 8013d72 <__sflush_r+0xae>
 8013d42:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013d46:	4299      	cmp	r1, r3
 8013d48:	d002      	beq.n	8013d50 <__sflush_r+0x8c>
 8013d4a:	4628      	mov	r0, r5
 8013d4c:	f7ff fbd4 	bl	80134f8 <_free_r>
 8013d50:	2300      	movs	r3, #0
 8013d52:	6363      	str	r3, [r4, #52]	@ 0x34
 8013d54:	e00d      	b.n	8013d72 <__sflush_r+0xae>
 8013d56:	2301      	movs	r3, #1
 8013d58:	4628      	mov	r0, r5
 8013d5a:	47b0      	blx	r6
 8013d5c:	4602      	mov	r2, r0
 8013d5e:	1c50      	adds	r0, r2, #1
 8013d60:	d1c9      	bne.n	8013cf6 <__sflush_r+0x32>
 8013d62:	682b      	ldr	r3, [r5, #0]
 8013d64:	2b00      	cmp	r3, #0
 8013d66:	d0c6      	beq.n	8013cf6 <__sflush_r+0x32>
 8013d68:	2b1d      	cmp	r3, #29
 8013d6a:	d001      	beq.n	8013d70 <__sflush_r+0xac>
 8013d6c:	2b16      	cmp	r3, #22
 8013d6e:	d11e      	bne.n	8013dae <__sflush_r+0xea>
 8013d70:	602f      	str	r7, [r5, #0]
 8013d72:	2000      	movs	r0, #0
 8013d74:	e022      	b.n	8013dbc <__sflush_r+0xf8>
 8013d76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d7a:	b21b      	sxth	r3, r3
 8013d7c:	e01b      	b.n	8013db6 <__sflush_r+0xf2>
 8013d7e:	690f      	ldr	r7, [r1, #16]
 8013d80:	2f00      	cmp	r7, #0
 8013d82:	d0f6      	beq.n	8013d72 <__sflush_r+0xae>
 8013d84:	0793      	lsls	r3, r2, #30
 8013d86:	680e      	ldr	r6, [r1, #0]
 8013d88:	bf08      	it	eq
 8013d8a:	694b      	ldreq	r3, [r1, #20]
 8013d8c:	600f      	str	r7, [r1, #0]
 8013d8e:	bf18      	it	ne
 8013d90:	2300      	movne	r3, #0
 8013d92:	eba6 0807 	sub.w	r8, r6, r7
 8013d96:	608b      	str	r3, [r1, #8]
 8013d98:	f1b8 0f00 	cmp.w	r8, #0
 8013d9c:	dde9      	ble.n	8013d72 <__sflush_r+0xae>
 8013d9e:	6a21      	ldr	r1, [r4, #32]
 8013da0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013da2:	4643      	mov	r3, r8
 8013da4:	463a      	mov	r2, r7
 8013da6:	4628      	mov	r0, r5
 8013da8:	47b0      	blx	r6
 8013daa:	2800      	cmp	r0, #0
 8013dac:	dc08      	bgt.n	8013dc0 <__sflush_r+0xfc>
 8013dae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013db2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013db6:	81a3      	strh	r3, [r4, #12]
 8013db8:	f04f 30ff 	mov.w	r0, #4294967295
 8013dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dc0:	4407      	add	r7, r0
 8013dc2:	eba8 0800 	sub.w	r8, r8, r0
 8013dc6:	e7e7      	b.n	8013d98 <__sflush_r+0xd4>
 8013dc8:	dfbffffe 	.word	0xdfbffffe

08013dcc <_fflush_r>:
 8013dcc:	b538      	push	{r3, r4, r5, lr}
 8013dce:	690b      	ldr	r3, [r1, #16]
 8013dd0:	4605      	mov	r5, r0
 8013dd2:	460c      	mov	r4, r1
 8013dd4:	b913      	cbnz	r3, 8013ddc <_fflush_r+0x10>
 8013dd6:	2500      	movs	r5, #0
 8013dd8:	4628      	mov	r0, r5
 8013dda:	bd38      	pop	{r3, r4, r5, pc}
 8013ddc:	b118      	cbz	r0, 8013de6 <_fflush_r+0x1a>
 8013dde:	6a03      	ldr	r3, [r0, #32]
 8013de0:	b90b      	cbnz	r3, 8013de6 <_fflush_r+0x1a>
 8013de2:	f7ff f99b 	bl	801311c <__sinit>
 8013de6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d0f3      	beq.n	8013dd6 <_fflush_r+0xa>
 8013dee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013df0:	07d0      	lsls	r0, r2, #31
 8013df2:	d404      	bmi.n	8013dfe <_fflush_r+0x32>
 8013df4:	0599      	lsls	r1, r3, #22
 8013df6:	d402      	bmi.n	8013dfe <_fflush_r+0x32>
 8013df8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013dfa:	f7ff fb4e 	bl	801349a <__retarget_lock_acquire_recursive>
 8013dfe:	4628      	mov	r0, r5
 8013e00:	4621      	mov	r1, r4
 8013e02:	f7ff ff5f 	bl	8013cc4 <__sflush_r>
 8013e06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e08:	07da      	lsls	r2, r3, #31
 8013e0a:	4605      	mov	r5, r0
 8013e0c:	d4e4      	bmi.n	8013dd8 <_fflush_r+0xc>
 8013e0e:	89a3      	ldrh	r3, [r4, #12]
 8013e10:	059b      	lsls	r3, r3, #22
 8013e12:	d4e1      	bmi.n	8013dd8 <_fflush_r+0xc>
 8013e14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e16:	f7ff fb41 	bl	801349c <__retarget_lock_release_recursive>
 8013e1a:	e7dd      	b.n	8013dd8 <_fflush_r+0xc>

08013e1c <fiprintf>:
 8013e1c:	b40e      	push	{r1, r2, r3}
 8013e1e:	b503      	push	{r0, r1, lr}
 8013e20:	4601      	mov	r1, r0
 8013e22:	ab03      	add	r3, sp, #12
 8013e24:	4805      	ldr	r0, [pc, #20]	@ (8013e3c <fiprintf+0x20>)
 8013e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e2a:	6800      	ldr	r0, [r0, #0]
 8013e2c:	9301      	str	r3, [sp, #4]
 8013e2e:	f000 f875 	bl	8013f1c <_vfiprintf_r>
 8013e32:	b002      	add	sp, #8
 8013e34:	f85d eb04 	ldr.w	lr, [sp], #4
 8013e38:	b003      	add	sp, #12
 8013e3a:	4770      	bx	lr
 8013e3c:	20000040 	.word	0x20000040

08013e40 <_sbrk_r>:
 8013e40:	b538      	push	{r3, r4, r5, lr}
 8013e42:	4d06      	ldr	r5, [pc, #24]	@ (8013e5c <_sbrk_r+0x1c>)
 8013e44:	2300      	movs	r3, #0
 8013e46:	4604      	mov	r4, r0
 8013e48:	4608      	mov	r0, r1
 8013e4a:	602b      	str	r3, [r5, #0]
 8013e4c:	f7ee fbf2 	bl	8002634 <_sbrk>
 8013e50:	1c43      	adds	r3, r0, #1
 8013e52:	d102      	bne.n	8013e5a <_sbrk_r+0x1a>
 8013e54:	682b      	ldr	r3, [r5, #0]
 8013e56:	b103      	cbz	r3, 8013e5a <_sbrk_r+0x1a>
 8013e58:	6023      	str	r3, [r4, #0]
 8013e5a:	bd38      	pop	{r3, r4, r5, pc}
 8013e5c:	2001054c 	.word	0x2001054c

08013e60 <abort>:
 8013e60:	b508      	push	{r3, lr}
 8013e62:	2006      	movs	r0, #6
 8013e64:	f000 fa2e 	bl	80142c4 <raise>
 8013e68:	2001      	movs	r0, #1
 8013e6a:	f7ee fb6b 	bl	8002544 <_exit>

08013e6e <_realloc_r>:
 8013e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e72:	4680      	mov	r8, r0
 8013e74:	4615      	mov	r5, r2
 8013e76:	460c      	mov	r4, r1
 8013e78:	b921      	cbnz	r1, 8013e84 <_realloc_r+0x16>
 8013e7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013e7e:	4611      	mov	r1, r2
 8013e80:	f7ff bbae 	b.w	80135e0 <_malloc_r>
 8013e84:	b92a      	cbnz	r2, 8013e92 <_realloc_r+0x24>
 8013e86:	f7ff fb37 	bl	80134f8 <_free_r>
 8013e8a:	2400      	movs	r4, #0
 8013e8c:	4620      	mov	r0, r4
 8013e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013e92:	f000 fa33 	bl	80142fc <_malloc_usable_size_r>
 8013e96:	4285      	cmp	r5, r0
 8013e98:	4606      	mov	r6, r0
 8013e9a:	d802      	bhi.n	8013ea2 <_realloc_r+0x34>
 8013e9c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8013ea0:	d8f4      	bhi.n	8013e8c <_realloc_r+0x1e>
 8013ea2:	4629      	mov	r1, r5
 8013ea4:	4640      	mov	r0, r8
 8013ea6:	f7ff fb9b 	bl	80135e0 <_malloc_r>
 8013eaa:	4607      	mov	r7, r0
 8013eac:	2800      	cmp	r0, #0
 8013eae:	d0ec      	beq.n	8013e8a <_realloc_r+0x1c>
 8013eb0:	42b5      	cmp	r5, r6
 8013eb2:	462a      	mov	r2, r5
 8013eb4:	4621      	mov	r1, r4
 8013eb6:	bf28      	it	cs
 8013eb8:	4632      	movcs	r2, r6
 8013eba:	f7ff faf0 	bl	801349e <memcpy>
 8013ebe:	4621      	mov	r1, r4
 8013ec0:	4640      	mov	r0, r8
 8013ec2:	f7ff fb19 	bl	80134f8 <_free_r>
 8013ec6:	463c      	mov	r4, r7
 8013ec8:	e7e0      	b.n	8013e8c <_realloc_r+0x1e>

08013eca <__sfputc_r>:
 8013eca:	6893      	ldr	r3, [r2, #8]
 8013ecc:	3b01      	subs	r3, #1
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	b410      	push	{r4}
 8013ed2:	6093      	str	r3, [r2, #8]
 8013ed4:	da08      	bge.n	8013ee8 <__sfputc_r+0x1e>
 8013ed6:	6994      	ldr	r4, [r2, #24]
 8013ed8:	42a3      	cmp	r3, r4
 8013eda:	db01      	blt.n	8013ee0 <__sfputc_r+0x16>
 8013edc:	290a      	cmp	r1, #10
 8013ede:	d103      	bne.n	8013ee8 <__sfputc_r+0x1e>
 8013ee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ee4:	f000 b932 	b.w	801414c <__swbuf_r>
 8013ee8:	6813      	ldr	r3, [r2, #0]
 8013eea:	1c58      	adds	r0, r3, #1
 8013eec:	6010      	str	r0, [r2, #0]
 8013eee:	7019      	strb	r1, [r3, #0]
 8013ef0:	4608      	mov	r0, r1
 8013ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ef6:	4770      	bx	lr

08013ef8 <__sfputs_r>:
 8013ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013efa:	4606      	mov	r6, r0
 8013efc:	460f      	mov	r7, r1
 8013efe:	4614      	mov	r4, r2
 8013f00:	18d5      	adds	r5, r2, r3
 8013f02:	42ac      	cmp	r4, r5
 8013f04:	d101      	bne.n	8013f0a <__sfputs_r+0x12>
 8013f06:	2000      	movs	r0, #0
 8013f08:	e007      	b.n	8013f1a <__sfputs_r+0x22>
 8013f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f0e:	463a      	mov	r2, r7
 8013f10:	4630      	mov	r0, r6
 8013f12:	f7ff ffda 	bl	8013eca <__sfputc_r>
 8013f16:	1c43      	adds	r3, r0, #1
 8013f18:	d1f3      	bne.n	8013f02 <__sfputs_r+0xa>
 8013f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013f1c <_vfiprintf_r>:
 8013f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f20:	460d      	mov	r5, r1
 8013f22:	b09d      	sub	sp, #116	@ 0x74
 8013f24:	4614      	mov	r4, r2
 8013f26:	4698      	mov	r8, r3
 8013f28:	4606      	mov	r6, r0
 8013f2a:	b118      	cbz	r0, 8013f34 <_vfiprintf_r+0x18>
 8013f2c:	6a03      	ldr	r3, [r0, #32]
 8013f2e:	b90b      	cbnz	r3, 8013f34 <_vfiprintf_r+0x18>
 8013f30:	f7ff f8f4 	bl	801311c <__sinit>
 8013f34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013f36:	07d9      	lsls	r1, r3, #31
 8013f38:	d405      	bmi.n	8013f46 <_vfiprintf_r+0x2a>
 8013f3a:	89ab      	ldrh	r3, [r5, #12]
 8013f3c:	059a      	lsls	r2, r3, #22
 8013f3e:	d402      	bmi.n	8013f46 <_vfiprintf_r+0x2a>
 8013f40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013f42:	f7ff faaa 	bl	801349a <__retarget_lock_acquire_recursive>
 8013f46:	89ab      	ldrh	r3, [r5, #12]
 8013f48:	071b      	lsls	r3, r3, #28
 8013f4a:	d501      	bpl.n	8013f50 <_vfiprintf_r+0x34>
 8013f4c:	692b      	ldr	r3, [r5, #16]
 8013f4e:	b99b      	cbnz	r3, 8013f78 <_vfiprintf_r+0x5c>
 8013f50:	4629      	mov	r1, r5
 8013f52:	4630      	mov	r0, r6
 8013f54:	f000 f938 	bl	80141c8 <__swsetup_r>
 8013f58:	b170      	cbz	r0, 8013f78 <_vfiprintf_r+0x5c>
 8013f5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013f5c:	07dc      	lsls	r4, r3, #31
 8013f5e:	d504      	bpl.n	8013f6a <_vfiprintf_r+0x4e>
 8013f60:	f04f 30ff 	mov.w	r0, #4294967295
 8013f64:	b01d      	add	sp, #116	@ 0x74
 8013f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f6a:	89ab      	ldrh	r3, [r5, #12]
 8013f6c:	0598      	lsls	r0, r3, #22
 8013f6e:	d4f7      	bmi.n	8013f60 <_vfiprintf_r+0x44>
 8013f70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013f72:	f7ff fa93 	bl	801349c <__retarget_lock_release_recursive>
 8013f76:	e7f3      	b.n	8013f60 <_vfiprintf_r+0x44>
 8013f78:	2300      	movs	r3, #0
 8013f7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8013f7c:	2320      	movs	r3, #32
 8013f7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013f82:	f8cd 800c 	str.w	r8, [sp, #12]
 8013f86:	2330      	movs	r3, #48	@ 0x30
 8013f88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014138 <_vfiprintf_r+0x21c>
 8013f8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013f90:	f04f 0901 	mov.w	r9, #1
 8013f94:	4623      	mov	r3, r4
 8013f96:	469a      	mov	sl, r3
 8013f98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f9c:	b10a      	cbz	r2, 8013fa2 <_vfiprintf_r+0x86>
 8013f9e:	2a25      	cmp	r2, #37	@ 0x25
 8013fa0:	d1f9      	bne.n	8013f96 <_vfiprintf_r+0x7a>
 8013fa2:	ebba 0b04 	subs.w	fp, sl, r4
 8013fa6:	d00b      	beq.n	8013fc0 <_vfiprintf_r+0xa4>
 8013fa8:	465b      	mov	r3, fp
 8013faa:	4622      	mov	r2, r4
 8013fac:	4629      	mov	r1, r5
 8013fae:	4630      	mov	r0, r6
 8013fb0:	f7ff ffa2 	bl	8013ef8 <__sfputs_r>
 8013fb4:	3001      	adds	r0, #1
 8013fb6:	f000 80a7 	beq.w	8014108 <_vfiprintf_r+0x1ec>
 8013fba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013fbc:	445a      	add	r2, fp
 8013fbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8013fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	f000 809f 	beq.w	8014108 <_vfiprintf_r+0x1ec>
 8013fca:	2300      	movs	r3, #0
 8013fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8013fd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013fd4:	f10a 0a01 	add.w	sl, sl, #1
 8013fd8:	9304      	str	r3, [sp, #16]
 8013fda:	9307      	str	r3, [sp, #28]
 8013fdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013fe0:	931a      	str	r3, [sp, #104]	@ 0x68
 8013fe2:	4654      	mov	r4, sl
 8013fe4:	2205      	movs	r2, #5
 8013fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013fea:	4853      	ldr	r0, [pc, #332]	@ (8014138 <_vfiprintf_r+0x21c>)
 8013fec:	f7ec f970 	bl	80002d0 <memchr>
 8013ff0:	9a04      	ldr	r2, [sp, #16]
 8013ff2:	b9d8      	cbnz	r0, 801402c <_vfiprintf_r+0x110>
 8013ff4:	06d1      	lsls	r1, r2, #27
 8013ff6:	bf44      	itt	mi
 8013ff8:	2320      	movmi	r3, #32
 8013ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013ffe:	0713      	lsls	r3, r2, #28
 8014000:	bf44      	itt	mi
 8014002:	232b      	movmi	r3, #43	@ 0x2b
 8014004:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014008:	f89a 3000 	ldrb.w	r3, [sl]
 801400c:	2b2a      	cmp	r3, #42	@ 0x2a
 801400e:	d015      	beq.n	801403c <_vfiprintf_r+0x120>
 8014010:	9a07      	ldr	r2, [sp, #28]
 8014012:	4654      	mov	r4, sl
 8014014:	2000      	movs	r0, #0
 8014016:	f04f 0c0a 	mov.w	ip, #10
 801401a:	4621      	mov	r1, r4
 801401c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014020:	3b30      	subs	r3, #48	@ 0x30
 8014022:	2b09      	cmp	r3, #9
 8014024:	d94b      	bls.n	80140be <_vfiprintf_r+0x1a2>
 8014026:	b1b0      	cbz	r0, 8014056 <_vfiprintf_r+0x13a>
 8014028:	9207      	str	r2, [sp, #28]
 801402a:	e014      	b.n	8014056 <_vfiprintf_r+0x13a>
 801402c:	eba0 0308 	sub.w	r3, r0, r8
 8014030:	fa09 f303 	lsl.w	r3, r9, r3
 8014034:	4313      	orrs	r3, r2
 8014036:	9304      	str	r3, [sp, #16]
 8014038:	46a2      	mov	sl, r4
 801403a:	e7d2      	b.n	8013fe2 <_vfiprintf_r+0xc6>
 801403c:	9b03      	ldr	r3, [sp, #12]
 801403e:	1d19      	adds	r1, r3, #4
 8014040:	681b      	ldr	r3, [r3, #0]
 8014042:	9103      	str	r1, [sp, #12]
 8014044:	2b00      	cmp	r3, #0
 8014046:	bfbb      	ittet	lt
 8014048:	425b      	neglt	r3, r3
 801404a:	f042 0202 	orrlt.w	r2, r2, #2
 801404e:	9307      	strge	r3, [sp, #28]
 8014050:	9307      	strlt	r3, [sp, #28]
 8014052:	bfb8      	it	lt
 8014054:	9204      	strlt	r2, [sp, #16]
 8014056:	7823      	ldrb	r3, [r4, #0]
 8014058:	2b2e      	cmp	r3, #46	@ 0x2e
 801405a:	d10a      	bne.n	8014072 <_vfiprintf_r+0x156>
 801405c:	7863      	ldrb	r3, [r4, #1]
 801405e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014060:	d132      	bne.n	80140c8 <_vfiprintf_r+0x1ac>
 8014062:	9b03      	ldr	r3, [sp, #12]
 8014064:	1d1a      	adds	r2, r3, #4
 8014066:	681b      	ldr	r3, [r3, #0]
 8014068:	9203      	str	r2, [sp, #12]
 801406a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801406e:	3402      	adds	r4, #2
 8014070:	9305      	str	r3, [sp, #20]
 8014072:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014148 <_vfiprintf_r+0x22c>
 8014076:	7821      	ldrb	r1, [r4, #0]
 8014078:	2203      	movs	r2, #3
 801407a:	4650      	mov	r0, sl
 801407c:	f7ec f928 	bl	80002d0 <memchr>
 8014080:	b138      	cbz	r0, 8014092 <_vfiprintf_r+0x176>
 8014082:	9b04      	ldr	r3, [sp, #16]
 8014084:	eba0 000a 	sub.w	r0, r0, sl
 8014088:	2240      	movs	r2, #64	@ 0x40
 801408a:	4082      	lsls	r2, r0
 801408c:	4313      	orrs	r3, r2
 801408e:	3401      	adds	r4, #1
 8014090:	9304      	str	r3, [sp, #16]
 8014092:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014096:	4829      	ldr	r0, [pc, #164]	@ (801413c <_vfiprintf_r+0x220>)
 8014098:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801409c:	2206      	movs	r2, #6
 801409e:	f7ec f917 	bl	80002d0 <memchr>
 80140a2:	2800      	cmp	r0, #0
 80140a4:	d03f      	beq.n	8014126 <_vfiprintf_r+0x20a>
 80140a6:	4b26      	ldr	r3, [pc, #152]	@ (8014140 <_vfiprintf_r+0x224>)
 80140a8:	bb1b      	cbnz	r3, 80140f2 <_vfiprintf_r+0x1d6>
 80140aa:	9b03      	ldr	r3, [sp, #12]
 80140ac:	3307      	adds	r3, #7
 80140ae:	f023 0307 	bic.w	r3, r3, #7
 80140b2:	3308      	adds	r3, #8
 80140b4:	9303      	str	r3, [sp, #12]
 80140b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80140b8:	443b      	add	r3, r7
 80140ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80140bc:	e76a      	b.n	8013f94 <_vfiprintf_r+0x78>
 80140be:	fb0c 3202 	mla	r2, ip, r2, r3
 80140c2:	460c      	mov	r4, r1
 80140c4:	2001      	movs	r0, #1
 80140c6:	e7a8      	b.n	801401a <_vfiprintf_r+0xfe>
 80140c8:	2300      	movs	r3, #0
 80140ca:	3401      	adds	r4, #1
 80140cc:	9305      	str	r3, [sp, #20]
 80140ce:	4619      	mov	r1, r3
 80140d0:	f04f 0c0a 	mov.w	ip, #10
 80140d4:	4620      	mov	r0, r4
 80140d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80140da:	3a30      	subs	r2, #48	@ 0x30
 80140dc:	2a09      	cmp	r2, #9
 80140de:	d903      	bls.n	80140e8 <_vfiprintf_r+0x1cc>
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d0c6      	beq.n	8014072 <_vfiprintf_r+0x156>
 80140e4:	9105      	str	r1, [sp, #20]
 80140e6:	e7c4      	b.n	8014072 <_vfiprintf_r+0x156>
 80140e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80140ec:	4604      	mov	r4, r0
 80140ee:	2301      	movs	r3, #1
 80140f0:	e7f0      	b.n	80140d4 <_vfiprintf_r+0x1b8>
 80140f2:	ab03      	add	r3, sp, #12
 80140f4:	9300      	str	r3, [sp, #0]
 80140f6:	462a      	mov	r2, r5
 80140f8:	4b12      	ldr	r3, [pc, #72]	@ (8014144 <_vfiprintf_r+0x228>)
 80140fa:	a904      	add	r1, sp, #16
 80140fc:	4630      	mov	r0, r6
 80140fe:	f3af 8000 	nop.w
 8014102:	4607      	mov	r7, r0
 8014104:	1c78      	adds	r0, r7, #1
 8014106:	d1d6      	bne.n	80140b6 <_vfiprintf_r+0x19a>
 8014108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801410a:	07d9      	lsls	r1, r3, #31
 801410c:	d405      	bmi.n	801411a <_vfiprintf_r+0x1fe>
 801410e:	89ab      	ldrh	r3, [r5, #12]
 8014110:	059a      	lsls	r2, r3, #22
 8014112:	d402      	bmi.n	801411a <_vfiprintf_r+0x1fe>
 8014114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014116:	f7ff f9c1 	bl	801349c <__retarget_lock_release_recursive>
 801411a:	89ab      	ldrh	r3, [r5, #12]
 801411c:	065b      	lsls	r3, r3, #25
 801411e:	f53f af1f 	bmi.w	8013f60 <_vfiprintf_r+0x44>
 8014122:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014124:	e71e      	b.n	8013f64 <_vfiprintf_r+0x48>
 8014126:	ab03      	add	r3, sp, #12
 8014128:	9300      	str	r3, [sp, #0]
 801412a:	462a      	mov	r2, r5
 801412c:	4b05      	ldr	r3, [pc, #20]	@ (8014144 <_vfiprintf_r+0x228>)
 801412e:	a904      	add	r1, sp, #16
 8014130:	4630      	mov	r0, r6
 8014132:	f7ff fca7 	bl	8013a84 <_printf_i>
 8014136:	e7e4      	b.n	8014102 <_vfiprintf_r+0x1e6>
 8014138:	0802c3b9 	.word	0x0802c3b9
 801413c:	0802c3c3 	.word	0x0802c3c3
 8014140:	00000000 	.word	0x00000000
 8014144:	08013ef9 	.word	0x08013ef9
 8014148:	0802c3bf 	.word	0x0802c3bf

0801414c <__swbuf_r>:
 801414c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801414e:	460e      	mov	r6, r1
 8014150:	4614      	mov	r4, r2
 8014152:	4605      	mov	r5, r0
 8014154:	b118      	cbz	r0, 801415e <__swbuf_r+0x12>
 8014156:	6a03      	ldr	r3, [r0, #32]
 8014158:	b90b      	cbnz	r3, 801415e <__swbuf_r+0x12>
 801415a:	f7fe ffdf 	bl	801311c <__sinit>
 801415e:	69a3      	ldr	r3, [r4, #24]
 8014160:	60a3      	str	r3, [r4, #8]
 8014162:	89a3      	ldrh	r3, [r4, #12]
 8014164:	071a      	lsls	r2, r3, #28
 8014166:	d501      	bpl.n	801416c <__swbuf_r+0x20>
 8014168:	6923      	ldr	r3, [r4, #16]
 801416a:	b943      	cbnz	r3, 801417e <__swbuf_r+0x32>
 801416c:	4621      	mov	r1, r4
 801416e:	4628      	mov	r0, r5
 8014170:	f000 f82a 	bl	80141c8 <__swsetup_r>
 8014174:	b118      	cbz	r0, 801417e <__swbuf_r+0x32>
 8014176:	f04f 37ff 	mov.w	r7, #4294967295
 801417a:	4638      	mov	r0, r7
 801417c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801417e:	6823      	ldr	r3, [r4, #0]
 8014180:	6922      	ldr	r2, [r4, #16]
 8014182:	1a98      	subs	r0, r3, r2
 8014184:	6963      	ldr	r3, [r4, #20]
 8014186:	b2f6      	uxtb	r6, r6
 8014188:	4283      	cmp	r3, r0
 801418a:	4637      	mov	r7, r6
 801418c:	dc05      	bgt.n	801419a <__swbuf_r+0x4e>
 801418e:	4621      	mov	r1, r4
 8014190:	4628      	mov	r0, r5
 8014192:	f7ff fe1b 	bl	8013dcc <_fflush_r>
 8014196:	2800      	cmp	r0, #0
 8014198:	d1ed      	bne.n	8014176 <__swbuf_r+0x2a>
 801419a:	68a3      	ldr	r3, [r4, #8]
 801419c:	3b01      	subs	r3, #1
 801419e:	60a3      	str	r3, [r4, #8]
 80141a0:	6823      	ldr	r3, [r4, #0]
 80141a2:	1c5a      	adds	r2, r3, #1
 80141a4:	6022      	str	r2, [r4, #0]
 80141a6:	701e      	strb	r6, [r3, #0]
 80141a8:	6962      	ldr	r2, [r4, #20]
 80141aa:	1c43      	adds	r3, r0, #1
 80141ac:	429a      	cmp	r2, r3
 80141ae:	d004      	beq.n	80141ba <__swbuf_r+0x6e>
 80141b0:	89a3      	ldrh	r3, [r4, #12]
 80141b2:	07db      	lsls	r3, r3, #31
 80141b4:	d5e1      	bpl.n	801417a <__swbuf_r+0x2e>
 80141b6:	2e0a      	cmp	r6, #10
 80141b8:	d1df      	bne.n	801417a <__swbuf_r+0x2e>
 80141ba:	4621      	mov	r1, r4
 80141bc:	4628      	mov	r0, r5
 80141be:	f7ff fe05 	bl	8013dcc <_fflush_r>
 80141c2:	2800      	cmp	r0, #0
 80141c4:	d0d9      	beq.n	801417a <__swbuf_r+0x2e>
 80141c6:	e7d6      	b.n	8014176 <__swbuf_r+0x2a>

080141c8 <__swsetup_r>:
 80141c8:	b538      	push	{r3, r4, r5, lr}
 80141ca:	4b29      	ldr	r3, [pc, #164]	@ (8014270 <__swsetup_r+0xa8>)
 80141cc:	4605      	mov	r5, r0
 80141ce:	6818      	ldr	r0, [r3, #0]
 80141d0:	460c      	mov	r4, r1
 80141d2:	b118      	cbz	r0, 80141dc <__swsetup_r+0x14>
 80141d4:	6a03      	ldr	r3, [r0, #32]
 80141d6:	b90b      	cbnz	r3, 80141dc <__swsetup_r+0x14>
 80141d8:	f7fe ffa0 	bl	801311c <__sinit>
 80141dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141e0:	0719      	lsls	r1, r3, #28
 80141e2:	d422      	bmi.n	801422a <__swsetup_r+0x62>
 80141e4:	06da      	lsls	r2, r3, #27
 80141e6:	d407      	bmi.n	80141f8 <__swsetup_r+0x30>
 80141e8:	2209      	movs	r2, #9
 80141ea:	602a      	str	r2, [r5, #0]
 80141ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80141f0:	81a3      	strh	r3, [r4, #12]
 80141f2:	f04f 30ff 	mov.w	r0, #4294967295
 80141f6:	e033      	b.n	8014260 <__swsetup_r+0x98>
 80141f8:	0758      	lsls	r0, r3, #29
 80141fa:	d512      	bpl.n	8014222 <__swsetup_r+0x5a>
 80141fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80141fe:	b141      	cbz	r1, 8014212 <__swsetup_r+0x4a>
 8014200:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014204:	4299      	cmp	r1, r3
 8014206:	d002      	beq.n	801420e <__swsetup_r+0x46>
 8014208:	4628      	mov	r0, r5
 801420a:	f7ff f975 	bl	80134f8 <_free_r>
 801420e:	2300      	movs	r3, #0
 8014210:	6363      	str	r3, [r4, #52]	@ 0x34
 8014212:	89a3      	ldrh	r3, [r4, #12]
 8014214:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014218:	81a3      	strh	r3, [r4, #12]
 801421a:	2300      	movs	r3, #0
 801421c:	6063      	str	r3, [r4, #4]
 801421e:	6923      	ldr	r3, [r4, #16]
 8014220:	6023      	str	r3, [r4, #0]
 8014222:	89a3      	ldrh	r3, [r4, #12]
 8014224:	f043 0308 	orr.w	r3, r3, #8
 8014228:	81a3      	strh	r3, [r4, #12]
 801422a:	6923      	ldr	r3, [r4, #16]
 801422c:	b94b      	cbnz	r3, 8014242 <__swsetup_r+0x7a>
 801422e:	89a3      	ldrh	r3, [r4, #12]
 8014230:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014234:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014238:	d003      	beq.n	8014242 <__swsetup_r+0x7a>
 801423a:	4621      	mov	r1, r4
 801423c:	4628      	mov	r0, r5
 801423e:	f000 f88b 	bl	8014358 <__smakebuf_r>
 8014242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014246:	f013 0201 	ands.w	r2, r3, #1
 801424a:	d00a      	beq.n	8014262 <__swsetup_r+0x9a>
 801424c:	2200      	movs	r2, #0
 801424e:	60a2      	str	r2, [r4, #8]
 8014250:	6962      	ldr	r2, [r4, #20]
 8014252:	4252      	negs	r2, r2
 8014254:	61a2      	str	r2, [r4, #24]
 8014256:	6922      	ldr	r2, [r4, #16]
 8014258:	b942      	cbnz	r2, 801426c <__swsetup_r+0xa4>
 801425a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801425e:	d1c5      	bne.n	80141ec <__swsetup_r+0x24>
 8014260:	bd38      	pop	{r3, r4, r5, pc}
 8014262:	0799      	lsls	r1, r3, #30
 8014264:	bf58      	it	pl
 8014266:	6962      	ldrpl	r2, [r4, #20]
 8014268:	60a2      	str	r2, [r4, #8]
 801426a:	e7f4      	b.n	8014256 <__swsetup_r+0x8e>
 801426c:	2000      	movs	r0, #0
 801426e:	e7f7      	b.n	8014260 <__swsetup_r+0x98>
 8014270:	20000040 	.word	0x20000040

08014274 <_raise_r>:
 8014274:	291f      	cmp	r1, #31
 8014276:	b538      	push	{r3, r4, r5, lr}
 8014278:	4605      	mov	r5, r0
 801427a:	460c      	mov	r4, r1
 801427c:	d904      	bls.n	8014288 <_raise_r+0x14>
 801427e:	2316      	movs	r3, #22
 8014280:	6003      	str	r3, [r0, #0]
 8014282:	f04f 30ff 	mov.w	r0, #4294967295
 8014286:	bd38      	pop	{r3, r4, r5, pc}
 8014288:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801428a:	b112      	cbz	r2, 8014292 <_raise_r+0x1e>
 801428c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014290:	b94b      	cbnz	r3, 80142a6 <_raise_r+0x32>
 8014292:	4628      	mov	r0, r5
 8014294:	f000 f830 	bl	80142f8 <_getpid_r>
 8014298:	4622      	mov	r2, r4
 801429a:	4601      	mov	r1, r0
 801429c:	4628      	mov	r0, r5
 801429e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80142a2:	f000 b817 	b.w	80142d4 <_kill_r>
 80142a6:	2b01      	cmp	r3, #1
 80142a8:	d00a      	beq.n	80142c0 <_raise_r+0x4c>
 80142aa:	1c59      	adds	r1, r3, #1
 80142ac:	d103      	bne.n	80142b6 <_raise_r+0x42>
 80142ae:	2316      	movs	r3, #22
 80142b0:	6003      	str	r3, [r0, #0]
 80142b2:	2001      	movs	r0, #1
 80142b4:	e7e7      	b.n	8014286 <_raise_r+0x12>
 80142b6:	2100      	movs	r1, #0
 80142b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80142bc:	4620      	mov	r0, r4
 80142be:	4798      	blx	r3
 80142c0:	2000      	movs	r0, #0
 80142c2:	e7e0      	b.n	8014286 <_raise_r+0x12>

080142c4 <raise>:
 80142c4:	4b02      	ldr	r3, [pc, #8]	@ (80142d0 <raise+0xc>)
 80142c6:	4601      	mov	r1, r0
 80142c8:	6818      	ldr	r0, [r3, #0]
 80142ca:	f7ff bfd3 	b.w	8014274 <_raise_r>
 80142ce:	bf00      	nop
 80142d0:	20000040 	.word	0x20000040

080142d4 <_kill_r>:
 80142d4:	b538      	push	{r3, r4, r5, lr}
 80142d6:	4d07      	ldr	r5, [pc, #28]	@ (80142f4 <_kill_r+0x20>)
 80142d8:	2300      	movs	r3, #0
 80142da:	4604      	mov	r4, r0
 80142dc:	4608      	mov	r0, r1
 80142de:	4611      	mov	r1, r2
 80142e0:	602b      	str	r3, [r5, #0]
 80142e2:	f7ee f91f 	bl	8002524 <_kill>
 80142e6:	1c43      	adds	r3, r0, #1
 80142e8:	d102      	bne.n	80142f0 <_kill_r+0x1c>
 80142ea:	682b      	ldr	r3, [r5, #0]
 80142ec:	b103      	cbz	r3, 80142f0 <_kill_r+0x1c>
 80142ee:	6023      	str	r3, [r4, #0]
 80142f0:	bd38      	pop	{r3, r4, r5, pc}
 80142f2:	bf00      	nop
 80142f4:	2001054c 	.word	0x2001054c

080142f8 <_getpid_r>:
 80142f8:	f7ee b90c 	b.w	8002514 <_getpid>

080142fc <_malloc_usable_size_r>:
 80142fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014300:	1f18      	subs	r0, r3, #4
 8014302:	2b00      	cmp	r3, #0
 8014304:	bfbc      	itt	lt
 8014306:	580b      	ldrlt	r3, [r1, r0]
 8014308:	18c0      	addlt	r0, r0, r3
 801430a:	4770      	bx	lr

0801430c <__swhatbuf_r>:
 801430c:	b570      	push	{r4, r5, r6, lr}
 801430e:	460c      	mov	r4, r1
 8014310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014314:	2900      	cmp	r1, #0
 8014316:	b096      	sub	sp, #88	@ 0x58
 8014318:	4615      	mov	r5, r2
 801431a:	461e      	mov	r6, r3
 801431c:	da0d      	bge.n	801433a <__swhatbuf_r+0x2e>
 801431e:	89a3      	ldrh	r3, [r4, #12]
 8014320:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014324:	f04f 0100 	mov.w	r1, #0
 8014328:	bf14      	ite	ne
 801432a:	2340      	movne	r3, #64	@ 0x40
 801432c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014330:	2000      	movs	r0, #0
 8014332:	6031      	str	r1, [r6, #0]
 8014334:	602b      	str	r3, [r5, #0]
 8014336:	b016      	add	sp, #88	@ 0x58
 8014338:	bd70      	pop	{r4, r5, r6, pc}
 801433a:	466a      	mov	r2, sp
 801433c:	f000 f848 	bl	80143d0 <_fstat_r>
 8014340:	2800      	cmp	r0, #0
 8014342:	dbec      	blt.n	801431e <__swhatbuf_r+0x12>
 8014344:	9901      	ldr	r1, [sp, #4]
 8014346:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801434a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801434e:	4259      	negs	r1, r3
 8014350:	4159      	adcs	r1, r3
 8014352:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014356:	e7eb      	b.n	8014330 <__swhatbuf_r+0x24>

08014358 <__smakebuf_r>:
 8014358:	898b      	ldrh	r3, [r1, #12]
 801435a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801435c:	079d      	lsls	r5, r3, #30
 801435e:	4606      	mov	r6, r0
 8014360:	460c      	mov	r4, r1
 8014362:	d507      	bpl.n	8014374 <__smakebuf_r+0x1c>
 8014364:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014368:	6023      	str	r3, [r4, #0]
 801436a:	6123      	str	r3, [r4, #16]
 801436c:	2301      	movs	r3, #1
 801436e:	6163      	str	r3, [r4, #20]
 8014370:	b003      	add	sp, #12
 8014372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014374:	ab01      	add	r3, sp, #4
 8014376:	466a      	mov	r2, sp
 8014378:	f7ff ffc8 	bl	801430c <__swhatbuf_r>
 801437c:	9f00      	ldr	r7, [sp, #0]
 801437e:	4605      	mov	r5, r0
 8014380:	4639      	mov	r1, r7
 8014382:	4630      	mov	r0, r6
 8014384:	f7ff f92c 	bl	80135e0 <_malloc_r>
 8014388:	b948      	cbnz	r0, 801439e <__smakebuf_r+0x46>
 801438a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801438e:	059a      	lsls	r2, r3, #22
 8014390:	d4ee      	bmi.n	8014370 <__smakebuf_r+0x18>
 8014392:	f023 0303 	bic.w	r3, r3, #3
 8014396:	f043 0302 	orr.w	r3, r3, #2
 801439a:	81a3      	strh	r3, [r4, #12]
 801439c:	e7e2      	b.n	8014364 <__smakebuf_r+0xc>
 801439e:	89a3      	ldrh	r3, [r4, #12]
 80143a0:	6020      	str	r0, [r4, #0]
 80143a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80143a6:	81a3      	strh	r3, [r4, #12]
 80143a8:	9b01      	ldr	r3, [sp, #4]
 80143aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80143ae:	b15b      	cbz	r3, 80143c8 <__smakebuf_r+0x70>
 80143b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80143b4:	4630      	mov	r0, r6
 80143b6:	f000 f81d 	bl	80143f4 <_isatty_r>
 80143ba:	b128      	cbz	r0, 80143c8 <__smakebuf_r+0x70>
 80143bc:	89a3      	ldrh	r3, [r4, #12]
 80143be:	f023 0303 	bic.w	r3, r3, #3
 80143c2:	f043 0301 	orr.w	r3, r3, #1
 80143c6:	81a3      	strh	r3, [r4, #12]
 80143c8:	89a3      	ldrh	r3, [r4, #12]
 80143ca:	431d      	orrs	r5, r3
 80143cc:	81a5      	strh	r5, [r4, #12]
 80143ce:	e7cf      	b.n	8014370 <__smakebuf_r+0x18>

080143d0 <_fstat_r>:
 80143d0:	b538      	push	{r3, r4, r5, lr}
 80143d2:	4d07      	ldr	r5, [pc, #28]	@ (80143f0 <_fstat_r+0x20>)
 80143d4:	2300      	movs	r3, #0
 80143d6:	4604      	mov	r4, r0
 80143d8:	4608      	mov	r0, r1
 80143da:	4611      	mov	r1, r2
 80143dc:	602b      	str	r3, [r5, #0]
 80143de:	f7ee f901 	bl	80025e4 <_fstat>
 80143e2:	1c43      	adds	r3, r0, #1
 80143e4:	d102      	bne.n	80143ec <_fstat_r+0x1c>
 80143e6:	682b      	ldr	r3, [r5, #0]
 80143e8:	b103      	cbz	r3, 80143ec <_fstat_r+0x1c>
 80143ea:	6023      	str	r3, [r4, #0]
 80143ec:	bd38      	pop	{r3, r4, r5, pc}
 80143ee:	bf00      	nop
 80143f0:	2001054c 	.word	0x2001054c

080143f4 <_isatty_r>:
 80143f4:	b538      	push	{r3, r4, r5, lr}
 80143f6:	4d06      	ldr	r5, [pc, #24]	@ (8014410 <_isatty_r+0x1c>)
 80143f8:	2300      	movs	r3, #0
 80143fa:	4604      	mov	r4, r0
 80143fc:	4608      	mov	r0, r1
 80143fe:	602b      	str	r3, [r5, #0]
 8014400:	f7ee f900 	bl	8002604 <_isatty>
 8014404:	1c43      	adds	r3, r0, #1
 8014406:	d102      	bne.n	801440e <_isatty_r+0x1a>
 8014408:	682b      	ldr	r3, [r5, #0]
 801440a:	b103      	cbz	r3, 801440e <_isatty_r+0x1a>
 801440c:	6023      	str	r3, [r4, #0]
 801440e:	bd38      	pop	{r3, r4, r5, pc}
 8014410:	2001054c 	.word	0x2001054c

08014414 <sqrtf>:
 8014414:	b508      	push	{r3, lr}
 8014416:	ed2d 8b02 	vpush	{d8}
 801441a:	eeb0 8a40 	vmov.f32	s16, s0
 801441e:	f000 f817 	bl	8014450 <__ieee754_sqrtf>
 8014422:	eeb4 8a48 	vcmp.f32	s16, s16
 8014426:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801442a:	d60c      	bvs.n	8014446 <sqrtf+0x32>
 801442c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801444c <sqrtf+0x38>
 8014430:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014438:	d505      	bpl.n	8014446 <sqrtf+0x32>
 801443a:	f7ff f803 	bl	8013444 <__errno>
 801443e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014442:	2321      	movs	r3, #33	@ 0x21
 8014444:	6003      	str	r3, [r0, #0]
 8014446:	ecbd 8b02 	vpop	{d8}
 801444a:	bd08      	pop	{r3, pc}
 801444c:	00000000 	.word	0x00000000

08014450 <__ieee754_sqrtf>:
 8014450:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014454:	4770      	bx	lr
	...

08014458 <_init>:
 8014458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801445a:	bf00      	nop
 801445c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801445e:	bc08      	pop	{r3}
 8014460:	469e      	mov	lr, r3
 8014462:	4770      	bx	lr

08014464 <_fini>:
 8014464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014466:	bf00      	nop
 8014468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801446a:	bc08      	pop	{r3}
 801446c:	469e      	mov	lr, r3
 801446e:	4770      	bx	lr
