<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-
1">
<title>API documentation for System enviroment</title>
<style type="text/css">

BODY { background-color: #e0e0ff; }
H1 { text-align: center; }
CAPTION { font-weight: bold }
A { color: #000066; text-decoration: none; font-weight: bold; }
A.qindex {}
A.qindexRef {}
A.el { text-decoration: none; font-weight: bold }
A.elRef { font-weight: bold }
A.code { text-decoration: none; font-weight: normal; color: #4444ee }
A.codeRef { font-weight: normal; color: #4444ee }
A:hover { text-decoration: underline; background-color: #f2f2ff }
A:visited { color: #000066; }
DL.el { margin-left: -1cm }
DIV.fragment { width: 100%; border: none; background-color: #eeeeee }
DIV.ah { background-color: black; font-weight: bold; color: #ffffff; margin-bottom: 3px; margin-top: 3px }
TD.md { background-color: #f2f2ff; font-weight: bold; }
TD.mdname1 { background-color: #f2f2ff; font-weight: bold; color: #602020; }
TD.mdname { background-color: #f2f2ff; font-weight: bold; color: #602020; width: 600px; }
DIV.groupHeader { margin-left: 16px; margin-top: 12px; margin-bottom: 6px; font-weight: bold }
DIV.groupText { margin-left: 16px; font-style: italic; font-size: smaller }
TR, TD, TABLE { padding: 0 0 0 0; margin: 0 0 0 0; }
TD.indexkey { 
   background-color: #d0d0ff; 
   font-weight: bold; 
   padding-right  : 10px; 
   padding-top    : 2px; 
   padding-left   : 10px; 
   padding-bottom : 2px; 
   margin-left    : 0px; 
   margin-right   : 0px; 
   margin-top     : 0px; 
   margin-bottom  : 0px  
}
TD.indexvalue { 
   background-color: #d0d0ff; 
   font-style: italic; 
   padding-right  : 10px; 
   padding-top    : 2px; 
   padding-left   : 10px; 
   padding-bottom : 2px; 
   margin-left    : 0px; 
   margin-right   : 0px; 
   margin-top     : 0px; 
   margin-bottom  : 0px  
}
span.keyword       { color: #008000 }
span.keywordtype   { color: #604020 }
span.keywordflow   { color: #e08000 }
span.comment       { color: #800000 }
span.preprocessor  { color: #806020 }
span.stringliteral { color: #002080 }
span.charliteral   { color: #008080 }

BODY, TD { font-family: tahoma, verdana, arial, sansserif; font-size: 11px; }

</style>
</head><body>
<center><a class="qindex" href="index.html">Main Page</a> &nbsp; <a class="qindex" href="annotated.html">Data Structures</a> &nbsp; <a class="qindex" href="functions.html">Data Structure Members List</a> &nbsp; <a class="qindex" href="files.html">File List</a> &nbsp; <a class="qindex" href="globals.html">Globals</a> &nbsp; </center>


<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a></div>
<h1>CR0 register<br>
<small>
[<a class="el" href="group__group__system__registers.html">System registers</a>]</small>
</h1>CR0 register.  
<a href="#_details">More...</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structcpu__register__cr0__t.html">cpu_register_cr0_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure of system register CR0.  <a href="structcpu__register__cr0__t.html#_details">More...</a><br><br></td></tr>
<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga1">CPU_CR0_PE</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (0))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PE Protection Enable (bit 0 of CR0). Protected mode flag.  <a href="#ga1"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga2">CPU_CR0_MP</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (1))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">MP Monitor Coprocessor (bit 1 of CR0).  <a href="#ga2"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga3">CPU_CR0_EM</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (2))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EM Emulation (bit 2 of CR0).  <a href="#ga3"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga4">CPU_CR0_TS</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (3))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TS Task Switched (bit 3 of CR0).  <a href="#ga4"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga5">CPU_CR0_ET</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (4))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ET Extension Type (bit 4 of CR0).  <a href="#ga5"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga6">CPU_CR0_NE</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (5))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NE Numeric Error (bit 5 of CR0).  <a href="#ga6"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga7">CPU_CR0_WP</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (16))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">WP Write Protect (bit 16 of CR0).  <a href="#ga7"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga8">CPU_CR0_AM</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (18))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AM Alignment Mask (bit 18 of CR0).  <a href="#ga8"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga9">CPU_CR0_NW</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (29))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NW Not Write-through (bit 29 of CR0).  <a href="#ga9"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga10">CPU_CR0_CD</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (30))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CD Cache Disable (bit 30 of CR0).  <a href="#ga10"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__system__register__cr0.html#ga11">CPU_CR0_PG</a>&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (31))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PG Paging (bit 31 of CR0). Paging enabled.  <a href="#ga11"></a><br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
CR0 register. 
<p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ga1" doxytag="cr0.h::CPU_CR0_PE" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_PE&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (0))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PE Protection Enable (bit 0 of CR0). Protected mode flag. 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o0">cpu_register_cr0_t::PE</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga2" doxytag="cr0.h::CPU_CR0_MP" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_MP&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (1))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
MP Monitor Coprocessor (bit 1 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o1">cpu_register_cr0_t::MP</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga3" doxytag="cr0.h::CPU_CR0_EM" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_EM&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (2))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
EM Emulation (bit 2 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o2">cpu_register_cr0_t::EM</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga4" doxytag="cr0.h::CPU_CR0_TS" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_TS&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (3))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TS Task Switched (bit 3 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o3">cpu_register_cr0_t::TS</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga5" doxytag="cr0.h::CPU_CR0_ET" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_ET&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (4))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ET Extension Type (bit 4 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o4">cpu_register_cr0_t::ET</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga6" doxytag="cr0.h::CPU_CR0_NE" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_NE&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (5))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NE Numeric Error (bit 5 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o5">cpu_register_cr0_t::NE</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga7" doxytag="cr0.h::CPU_CR0_WP" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_WP&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (16))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
WP Write Protect (bit 16 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o7">cpu_register_cr0_t::WP</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga8" doxytag="cr0.h::CPU_CR0_AM" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_AM&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (18))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
AM Alignment Mask (bit 18 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o9">cpu_register_cr0_t::AM</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga9" doxytag="cr0.h::CPU_CR0_NW" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_NW&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (29))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
NW Not Write-through (bit 29 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o11">cpu_register_cr0_t::NW</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga10" doxytag="cr0.h::CPU_CR0_CD" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_CD&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (30))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CD Cache Disable (bit 30 of CR0). 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o12">cpu_register_cr0_t::CD</a> </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga11" doxytag="cr0.h::CPU_CR0_PG" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define CPU_CR0_PG&nbsp;&nbsp;&nbsp;(<a class="elRef" doxygen="common.tag:/root/Chaos/Documentation/Common/html/" href="/root/Chaos/Documentation/Common/html/bit_8h.html#a11">BIT_VALUE</a> (31))          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PG Paging (bit 31 of CR0). Paging enabled. 
<p>
<dl compact><dt><b>See also:</b></dt><dd><a class="el" href="structcpu__register__cr0__t.html#o13">cpu_register_cr0_t::PG</a> </dd></dl>
    </td>
  </tr>
</table>
  </body>
</html>
