{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357353685676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357353685676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 04 20:41:25 2013 " "Processing started: Fri Jan 04 20:41:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357353685676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357353685676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357353685677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1357353686018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_controller-rtl " "Found design unit 1: de0_vga_controller-rtl" {  } { { "VGA/de0_vga_controller.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353686545 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_controller " "Found entity 1: de0_vga_controller" {  } { { "VGA/de0_vga_controller.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353686545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353686545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_tb-de0_vga_tb_arch " "Found design unit 1: de0_vga_tb-de0_vga_tb_arch" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353686548 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_tb " "Found entity 1: de0_vga_tb" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353686548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353686548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353686551 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353686551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353686551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357353686562 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357353686562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357353686562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_vga_controller " "Elaborating entity \"de0_vga_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357353686598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1357353688407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357353689171 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357353689171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357353689237 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357353689237 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1357353689237 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357353689237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357353689267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 04 20:41:29 2013 " "Processing ended: Fri Jan 04 20:41:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357353689267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357353689267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357353689267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357353689267 ""}
