// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BFS_Gather_BFS_Gather,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.704875,HLS_SYN_LAT=2,HLS_SYN_TPT=2,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=66,HLS_SYN_LUT=1060,HLS_VERSION=2020_2}" *)

module BFS_Gather (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        peID,
        sw_data,
        exist,
        tmp_dist_0_address0,
        tmp_dist_0_ce0,
        tmp_dist_0_we0,
        tmp_dist_0_d0,
        tmp_dist_0_q0,
        tmp_dist_1_address0,
        tmp_dist_1_ce0,
        tmp_dist_1_we0,
        tmp_dist_1_d0,
        tmp_dist_1_q0,
        tmp_dist_2_address0,
        tmp_dist_2_ce0,
        tmp_dist_2_we0,
        tmp_dist_2_d0,
        tmp_dist_2_q0,
        tmp_dist_3_address0,
        tmp_dist_3_ce0,
        tmp_dist_3_we0,
        tmp_dist_3_d0,
        tmp_dist_3_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] peID;
input  [31:0] sw_data;
output   exist;
output  [11:0] tmp_dist_0_address0;
output   tmp_dist_0_ce0;
output  [7:0] tmp_dist_0_we0;
output  [63:0] tmp_dist_0_d0;
input  [63:0] tmp_dist_0_q0;
output  [11:0] tmp_dist_1_address0;
output   tmp_dist_1_ce0;
output  [7:0] tmp_dist_1_we0;
output  [63:0] tmp_dist_1_d0;
input  [63:0] tmp_dist_1_q0;
output  [11:0] tmp_dist_2_address0;
output   tmp_dist_2_ce0;
output  [7:0] tmp_dist_2_we0;
output  [63:0] tmp_dist_2_d0;
input  [63:0] tmp_dist_2_q0;
output  [11:0] tmp_dist_3_address0;
output   tmp_dist_3_ce0;
output  [7:0] tmp_dist_3_we0;
output  [63:0] tmp_dist_3_d0;
input  [63:0] tmp_dist_3_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] tmp_dist_0_address0;
reg tmp_dist_0_ce0;
reg[7:0] tmp_dist_0_we0;
reg[63:0] tmp_dist_0_d0;
reg[11:0] tmp_dist_1_address0;
reg tmp_dist_1_ce0;
reg[7:0] tmp_dist_1_we0;
reg[63:0] tmp_dist_1_d0;
reg[11:0] tmp_dist_2_address0;
reg tmp_dist_2_ce0;
reg[7:0] tmp_dist_2_we0;
reg[63:0] tmp_dist_2_d0;
reg[11:0] tmp_dist_3_address0;
reg tmp_dist_3_ce0;
reg[7:0] tmp_dist_3_we0;
reg[63:0] tmp_dist_3_d0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
reg    exist_1_data_reg;
reg    exist_1_data_in;
reg    exist_1_vld_reg;
reg    exist_1_vld_in;
reg    exist_1_ack_in;
reg   [7:0] srcDist_V_reg_1001;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] rltBank_fu_336_p1;
reg   [1:0] rltBank_reg_1014;
reg   [11:0] tmp_dist_0_addr_reg_1021;
reg   [11:0] tmp_dist_3_addr_reg_1026;
reg   [11:0] tmp_dist_1_addr_reg_1031;
reg   [11:0] tmp_dist_2_addr_reg_1036;
reg   [2:0] trunc_ln2_reg_1041;
wire   [0:0] icmp_ln878_7_fu_444_p2;
wire   [63:0] zext_ln81_3_fu_458_p1;
wire   [63:0] zext_ln81_2_fu_471_p1;
wire   [63:0] zext_ln81_1_fu_484_p1;
wire   [63:0] zext_ln81_fu_497_p1;
wire   [0:0] icmp_ln878_6_fu_525_p2;
wire   [63:0] zext_ln74_3_fu_539_p1;
wire   [63:0] zext_ln74_2_fu_552_p1;
wire   [63:0] zext_ln74_1_fu_565_p1;
wire   [63:0] zext_ln74_fu_578_p1;
wire   [0:0] icmp_ln878_5_fu_606_p2;
wire   [63:0] zext_ln67_3_fu_620_p1;
wire   [63:0] zext_ln67_2_fu_633_p1;
wire   [63:0] zext_ln67_1_fu_646_p1;
wire   [63:0] zext_ln67_fu_659_p1;
wire   [0:0] icmp_ln878_4_fu_687_p2;
wire   [63:0] zext_ln60_3_fu_701_p1;
wire   [63:0] zext_ln60_2_fu_714_p1;
wire   [63:0] zext_ln60_1_fu_727_p1;
wire   [63:0] zext_ln60_fu_740_p1;
wire   [0:0] icmp_ln878_3_fu_768_p2;
wire   [63:0] zext_ln53_3_fu_782_p1;
wire   [63:0] zext_ln53_2_fu_795_p1;
wire   [63:0] zext_ln53_1_fu_808_p1;
wire   [63:0] zext_ln53_fu_821_p1;
wire   [0:0] icmp_ln878_2_fu_849_p2;
wire   [63:0] zext_ln46_3_fu_863_p1;
wire   [63:0] zext_ln46_2_fu_876_p1;
wire   [63:0] zext_ln46_1_fu_889_p1;
wire   [63:0] zext_ln46_fu_902_p1;
wire   [0:0] icmp_ln878_1_fu_920_p2;
wire   [63:0] shl_ln88_3_fu_926_p3;
wire   [63:0] shl_ln88_2_fu_935_p3;
wire   [63:0] shl_ln88_1_fu_944_p3;
wire   [63:0] shl_ln_fu_953_p3;
wire   [0:0] icmp_ln878_fu_975_p2;
wire   [63:0] zext_ln39_3_fu_981_p1;
wire   [63:0] zext_ln39_2_fu_986_p1;
wire   [63:0] zext_ln39_1_fu_991_p1;
wire   [63:0] zext_ln39_fu_996_p1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln32_fu_350_p1;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1_01001;
wire    ap_block_pp0_stage1;
wire   [23:0] dstVid_V_fu_266_p1;
wire   [24:0] zext_ln215_1_fu_270_p1;
wire   [24:0] zext_ln215_fu_274_p1;
wire   [24:0] ret_fu_278_p2;
wire   [21:0] trunc_ln1347_fu_284_p1;
wire   [21:0] sub_ln1364_fu_296_p2;
wire   [16:0] trunc_ln1364_3_fu_302_p4;
wire   [0:0] tmp_6_fu_288_p3;
wire   [16:0] sub_ln1364_1_fu_312_p2;
wire   [16:0] trunc_ln1364_1_fu_318_p4;
wire   [16:0] ret_1_fu_328_p3;
wire   [11:0] lshr_ln_fu_340_p4;
wire   [0:0] icmp_ln32_fu_368_p2;
wire   [0:0] icmp_ln32_1_fu_381_p2;
wire   [63:0] select_ln32_fu_373_p3;
wire   [0:0] icmp_ln32_2_fu_394_p2;
wire   [63:0] select_ln32_1_fu_386_p3;
wire   [63:0] select_ln32_2_fu_399_p3;
wire   [8:0] zext_ln1346_7_fu_421_p1;
wire   [7:0] tmp_5_fu_430_p4;
wire   [8:0] ret_9_fu_424_p2;
wire   [8:0] zext_ln878_7_fu_440_p1;
wire   [7:0] grp_fu_251_p2;
wire   [55:0] shl_ln81_3_fu_450_p3;
wire   [55:0] shl_ln81_2_fu_463_p3;
wire   [55:0] shl_ln81_1_fu_476_p3;
wire   [55:0] shl_ln6_fu_489_p3;
wire   [8:0] zext_ln1346_6_fu_502_p1;
wire   [7:0] tmp_4_fu_511_p4;
wire   [8:0] ret_8_fu_505_p2;
wire   [8:0] zext_ln878_6_fu_521_p1;
wire   [47:0] shl_ln74_3_fu_531_p3;
wire   [47:0] shl_ln74_2_fu_544_p3;
wire   [47:0] shl_ln74_1_fu_557_p3;
wire   [47:0] shl_ln5_fu_570_p3;
wire   [8:0] zext_ln1346_5_fu_583_p1;
wire   [7:0] tmp_3_fu_592_p4;
wire   [8:0] ret_7_fu_586_p2;
wire   [8:0] zext_ln878_5_fu_602_p1;
wire   [39:0] shl_ln67_3_fu_612_p3;
wire   [39:0] shl_ln67_2_fu_625_p3;
wire   [39:0] shl_ln67_1_fu_638_p3;
wire   [39:0] shl_ln4_fu_651_p3;
wire   [8:0] zext_ln1346_4_fu_664_p1;
wire   [7:0] tmp_2_fu_673_p4;
wire   [8:0] ret_6_fu_667_p2;
wire   [8:0] zext_ln878_4_fu_683_p1;
wire   [31:0] shl_ln60_3_fu_693_p3;
wire   [31:0] shl_ln60_2_fu_706_p3;
wire   [31:0] shl_ln60_1_fu_719_p3;
wire   [31:0] shl_ln3_fu_732_p3;
wire   [8:0] zext_ln1346_3_fu_745_p1;
wire   [7:0] tmp_1_fu_754_p4;
wire   [8:0] ret_5_fu_748_p2;
wire   [8:0] zext_ln878_3_fu_764_p1;
wire   [23:0] shl_ln53_3_fu_774_p3;
wire   [23:0] shl_ln53_2_fu_787_p3;
wire   [23:0] shl_ln53_1_fu_800_p3;
wire   [23:0] shl_ln2_fu_813_p3;
wire   [8:0] zext_ln1346_2_fu_826_p1;
wire   [7:0] tmp_fu_835_p4;
wire   [8:0] ret_4_fu_829_p2;
wire   [8:0] zext_ln878_2_fu_845_p1;
wire   [15:0] shl_ln46_3_fu_855_p3;
wire   [15:0] shl_ln46_2_fu_868_p3;
wire   [15:0] shl_ln46_1_fu_881_p3;
wire   [15:0] shl_ln1_fu_894_p3;
wire   [8:0] zext_ln1346_1_fu_907_p1;
wire   [7:0] dstVal_val_7_V_fu_411_p4;
wire   [8:0] ret_3_fu_910_p2;
wire   [8:0] zext_ln878_1_fu_916_p1;
wire   [8:0] zext_ln1346_fu_962_p1;
wire   [7:0] dstVal_val_0_V_fu_407_p1;
wire   [8:0] ret_2_fu_965_p2;
wire   [8:0] zext_ln878_fu_971_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
reg    ap_condition_1058;
reg    ap_condition_1061;
reg    ap_condition_1065;
reg    ap_condition_1068;
reg    ap_condition_1072;
reg    ap_condition_1075;
reg    ap_condition_1079;
reg    ap_condition_1082;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 exist_1_data_reg = 1'b0;
#0 exist_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b1 == 1'b1) & (exist_1_vld_in == 1'b1) & (exist_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (exist_1_vld_in == 1'b1) & (exist_1_vld_reg == 1'b0)))) begin
        exist_1_data_reg <= exist_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rltBank_reg_1014 <= rltBank_fu_336_p1;
        srcDist_V_reg_1001 <= {{sw_data[31:24]}};
        tmp_dist_0_addr_reg_1021 <= zext_ln32_fu_350_p1;
        tmp_dist_1_addr_reg_1031 <= zext_ln32_fu_350_p1;
        tmp_dist_2_addr_reg_1036 <= zext_ln32_fu_350_p1;
        tmp_dist_3_addr_reg_1026 <= zext_ln32_fu_350_p1;
        trunc_ln2_reg_1041 <= {{ret_1_fu_328_p3[4:2]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exist_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (exist_1_vld_reg == 1'b1)))) begin
        exist_1_ack_in = 1'b1;
    end else begin
        exist_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2)))) begin
        exist_1_data_in = 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_fu_975_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_1_fu_920_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_2_fu_849_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_01001) & (icmp_ln878_3_fu_768_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd0) & (trunc_ln2_reg_1041 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd0) & (trunc_ln2_reg_1041 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd0) & (trunc_ln2_reg_1041 == 3'd6)))) begin
        exist_1_data_in = 1'd0;
    end else begin
        exist_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_fu_975_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_1_fu_920_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_849_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_768_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd0) & (trunc_ln2_reg_1041 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd0) & (trunc_ln2_reg_1041 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd0) & (trunc_ln2_reg_1041 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2)))) begin
        exist_1_vld_in = 1'b1;
    end else begin
        exist_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd0)))) begin
        tmp_dist_0_address0 = tmp_dist_0_addr_reg_1021;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_0_address0 = zext_ln32_fu_350_p1;
    end else begin
        tmp_dist_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_0_ce0 = 1'b1;
    end else begin
        tmp_dist_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1058)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_0_d0 = zext_ln39_fu_996_p1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_0_d0 = shl_ln_fu_953_p3;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_0_d0 = zext_ln46_fu_902_p1;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_0_d0 = zext_ln53_fu_821_p1;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_0_d0 = zext_ln60_fu_740_p1;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_0_d0 = zext_ln67_fu_659_p1;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_0_d0 = zext_ln74_fu_578_p1;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_0_d0 = zext_ln81_fu_497_p1;
        end else begin
            tmp_dist_0_d0 = 'bx;
        end
    end else begin
        tmp_dist_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1061)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_0_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_0_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_0_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_0_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_0_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_0_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_0_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_0_we0 = 8'd64;
        end else begin
            tmp_dist_0_we0 = 8'd0;
        end
    end else begin
        tmp_dist_0_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd1)))) begin
        tmp_dist_1_address0 = tmp_dist_1_addr_reg_1031;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_1_address0 = zext_ln32_fu_350_p1;
    end else begin
        tmp_dist_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_1_ce0 = 1'b1;
    end else begin
        tmp_dist_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1065)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_1_d0 = zext_ln39_2_fu_986_p1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_1_d0 = shl_ln88_2_fu_935_p3;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_1_d0 = zext_ln46_2_fu_876_p1;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_1_d0 = zext_ln53_2_fu_795_p1;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_1_d0 = zext_ln60_2_fu_714_p1;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_1_d0 = zext_ln67_2_fu_633_p1;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_1_d0 = zext_ln74_2_fu_552_p1;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_1_d0 = zext_ln81_2_fu_471_p1;
        end else begin
            tmp_dist_1_d0 = 'bx;
        end
    end else begin
        tmp_dist_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1068)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_1_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_1_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_1_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_1_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_1_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_1_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_1_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_1_we0 = 8'd64;
        end else begin
            tmp_dist_1_we0 = 8'd0;
        end
    end else begin
        tmp_dist_1_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd2)))) begin
        tmp_dist_2_address0 = tmp_dist_2_addr_reg_1036;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_2_address0 = zext_ln32_fu_350_p1;
    end else begin
        tmp_dist_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_2_ce0 = 1'b1;
    end else begin
        tmp_dist_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1072)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_2_d0 = zext_ln39_3_fu_981_p1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_2_d0 = shl_ln88_3_fu_926_p3;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_2_d0 = zext_ln46_3_fu_863_p1;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_2_d0 = zext_ln53_3_fu_782_p1;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_2_d0 = zext_ln60_3_fu_701_p1;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_2_d0 = zext_ln67_3_fu_620_p1;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_2_d0 = zext_ln74_3_fu_539_p1;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_2_d0 = zext_ln81_3_fu_458_p1;
        end else begin
            tmp_dist_2_d0 = 'bx;
        end
    end else begin
        tmp_dist_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1075)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_2_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_2_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_2_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_2_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_2_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_2_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_2_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_2_we0 = 8'd64;
        end else begin
            tmp_dist_2_we0 = 8'd0;
        end
    end else begin
        tmp_dist_2_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd3)))) begin
        tmp_dist_3_address0 = tmp_dist_3_addr_reg_1026;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_dist_3_address0 = zext_ln32_fu_350_p1;
    end else begin
        tmp_dist_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln878_4_fu_687_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd3) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_fu_975_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd0) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_1_fu_920_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd7) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_2_fu_849_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd1) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln878_3_fu_768_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (trunc_ln2_reg_1041 == 3'd2) & (rltBank_reg_1014 == 2'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        tmp_dist_3_ce0 = 1'b1;
    end else begin
        tmp_dist_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1079)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_3_d0 = zext_ln39_1_fu_991_p1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_3_d0 = shl_ln88_1_fu_944_p3;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_3_d0 = zext_ln46_1_fu_889_p1;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_3_d0 = zext_ln53_1_fu_808_p1;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_3_d0 = zext_ln60_1_fu_727_p1;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_3_d0 = zext_ln67_1_fu_646_p1;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_3_d0 = zext_ln74_1_fu_565_p1;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_3_d0 = zext_ln81_1_fu_484_p1;
        end else begin
            tmp_dist_3_d0 = 'bx;
        end
    end else begin
        tmp_dist_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1082)) begin
        if (((icmp_ln878_fu_975_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd0))) begin
            tmp_dist_3_we0 = 8'd1;
        end else if (((icmp_ln878_1_fu_920_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd7))) begin
            tmp_dist_3_we0 = 8'd128;
        end else if (((icmp_ln878_2_fu_849_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd1))) begin
            tmp_dist_3_we0 = 8'd2;
        end else if (((icmp_ln878_3_fu_768_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd2))) begin
            tmp_dist_3_we0 = 8'd4;
        end else if (((icmp_ln878_4_fu_687_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd3))) begin
            tmp_dist_3_we0 = 8'd8;
        end else if (((icmp_ln878_5_fu_606_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd4))) begin
            tmp_dist_3_we0 = 8'd16;
        end else if (((icmp_ln878_6_fu_525_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd5))) begin
            tmp_dist_3_we0 = 8'd32;
        end else if (((icmp_ln878_7_fu_444_p2 == 1'd1) & (trunc_ln2_reg_1041 == 3'd6))) begin
            tmp_dist_3_we0 = 8'd64;
        end else begin
            tmp_dist_3_we0 = 8'd0;
        end
    end else begin
        tmp_dist_3_we0 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((exist_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((exist_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (exist_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_1058 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd0));
end

always @ (*) begin
    ap_condition_1061 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd0));
end

always @ (*) begin
    ap_condition_1065 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd1));
end

always @ (*) begin
    ap_condition_1068 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd1));
end

always @ (*) begin
    ap_condition_1072 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd2));
end

always @ (*) begin
    ap_condition_1075 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd2));
end

always @ (*) begin
    ap_condition_1079 = ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd3));
end

always @ (*) begin
    ap_condition_1082 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (rltBank_reg_1014 == 2'd3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign dstVal_val_0_V_fu_407_p1 = select_ln32_2_fu_399_p3[7:0];

assign dstVal_val_7_V_fu_411_p4 = {{select_ln32_2_fu_399_p3[63:56]}};

assign dstVid_V_fu_266_p1 = sw_data[23:0];

assign exist = exist_1_data_reg;

assign grp_fu_251_p2 = (srcDist_V_reg_1001 + 8'd1);

assign icmp_ln32_1_fu_381_p2 = ((rltBank_reg_1014 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln32_2_fu_394_p2 = ((rltBank_reg_1014 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_368_p2 = ((rltBank_reg_1014 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_920_p2 = ((ret_3_fu_910_p2 < zext_ln878_1_fu_916_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_849_p2 = ((ret_4_fu_829_p2 < zext_ln878_2_fu_845_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_768_p2 = ((ret_5_fu_748_p2 < zext_ln878_3_fu_764_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_687_p2 = ((ret_6_fu_667_p2 < zext_ln878_4_fu_683_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_606_p2 = ((ret_7_fu_586_p2 < zext_ln878_5_fu_602_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_6_fu_525_p2 = ((ret_8_fu_505_p2 < zext_ln878_6_fu_521_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_7_fu_444_p2 = ((ret_9_fu_424_p2 < zext_ln878_7_fu_440_p1) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_975_p2 = ((ret_2_fu_965_p2 < zext_ln878_fu_971_p1) ? 1'b1 : 1'b0);

assign lshr_ln_fu_340_p4 = {{ret_1_fu_328_p3[16:5]}};

assign ret_1_fu_328_p3 = ((tmp_6_fu_288_p3[0:0] == 1'b1) ? sub_ln1364_1_fu_312_p2 : trunc_ln1364_1_fu_318_p4);

assign ret_2_fu_965_p2 = (zext_ln1346_fu_962_p1 + 9'd1);

assign ret_3_fu_910_p2 = (zext_ln1346_1_fu_907_p1 + 9'd1);

assign ret_4_fu_829_p2 = (zext_ln1346_2_fu_826_p1 + 9'd1);

assign ret_5_fu_748_p2 = (zext_ln1346_3_fu_745_p1 + 9'd1);

assign ret_6_fu_667_p2 = (zext_ln1346_4_fu_664_p1 + 9'd1);

assign ret_7_fu_586_p2 = (zext_ln1346_5_fu_583_p1 + 9'd1);

assign ret_8_fu_505_p2 = (zext_ln1346_6_fu_502_p1 + 9'd1);

assign ret_9_fu_424_p2 = (zext_ln1346_7_fu_421_p1 + 9'd1);

assign ret_fu_278_p2 = (zext_ln215_1_fu_270_p1 - zext_ln215_fu_274_p1);

assign rltBank_fu_336_p1 = ret_1_fu_328_p3[1:0];

assign select_ln32_1_fu_386_p3 = ((icmp_ln32_1_fu_381_p2[0:0] == 1'b1) ? tmp_dist_2_q0 : select_ln32_fu_373_p3);

assign select_ln32_2_fu_399_p3 = ((icmp_ln32_2_fu_394_p2[0:0] == 1'b1) ? tmp_dist_3_q0 : select_ln32_1_fu_386_p3);

assign select_ln32_fu_373_p3 = ((icmp_ln32_fu_368_p2[0:0] == 1'b1) ? tmp_dist_1_q0 : tmp_dist_0_q0);

assign shl_ln1_fu_894_p3 = {{grp_fu_251_p2}, {8'd0}};

assign shl_ln2_fu_813_p3 = {{grp_fu_251_p2}, {16'd0}};

assign shl_ln3_fu_732_p3 = {{grp_fu_251_p2}, {24'd0}};

assign shl_ln46_1_fu_881_p3 = {{grp_fu_251_p2}, {8'd0}};

assign shl_ln46_2_fu_868_p3 = {{grp_fu_251_p2}, {8'd0}};

assign shl_ln46_3_fu_855_p3 = {{grp_fu_251_p2}, {8'd0}};

assign shl_ln4_fu_651_p3 = {{grp_fu_251_p2}, {32'd0}};

assign shl_ln53_1_fu_800_p3 = {{grp_fu_251_p2}, {16'd0}};

assign shl_ln53_2_fu_787_p3 = {{grp_fu_251_p2}, {16'd0}};

assign shl_ln53_3_fu_774_p3 = {{grp_fu_251_p2}, {16'd0}};

assign shl_ln5_fu_570_p3 = {{grp_fu_251_p2}, {40'd0}};

assign shl_ln60_1_fu_719_p3 = {{grp_fu_251_p2}, {24'd0}};

assign shl_ln60_2_fu_706_p3 = {{grp_fu_251_p2}, {24'd0}};

assign shl_ln60_3_fu_693_p3 = {{grp_fu_251_p2}, {24'd0}};

assign shl_ln67_1_fu_638_p3 = {{grp_fu_251_p2}, {32'd0}};

assign shl_ln67_2_fu_625_p3 = {{grp_fu_251_p2}, {32'd0}};

assign shl_ln67_3_fu_612_p3 = {{grp_fu_251_p2}, {32'd0}};

assign shl_ln6_fu_489_p3 = {{grp_fu_251_p2}, {48'd0}};

assign shl_ln74_1_fu_557_p3 = {{grp_fu_251_p2}, {40'd0}};

assign shl_ln74_2_fu_544_p3 = {{grp_fu_251_p2}, {40'd0}};

assign shl_ln74_3_fu_531_p3 = {{grp_fu_251_p2}, {40'd0}};

assign shl_ln81_1_fu_476_p3 = {{grp_fu_251_p2}, {48'd0}};

assign shl_ln81_2_fu_463_p3 = {{grp_fu_251_p2}, {48'd0}};

assign shl_ln81_3_fu_450_p3 = {{grp_fu_251_p2}, {48'd0}};

assign shl_ln88_1_fu_944_p3 = {{grp_fu_251_p2}, {56'd0}};

assign shl_ln88_2_fu_935_p3 = {{grp_fu_251_p2}, {56'd0}};

assign shl_ln88_3_fu_926_p3 = {{grp_fu_251_p2}, {56'd0}};

assign shl_ln_fu_953_p3 = {{grp_fu_251_p2}, {56'd0}};

assign sub_ln1364_1_fu_312_p2 = (17'd0 - trunc_ln1364_3_fu_302_p4);

assign sub_ln1364_fu_296_p2 = (22'd0 - trunc_ln1347_fu_284_p1);

assign tmp_1_fu_754_p4 = {{select_ln32_2_fu_399_p3[23:16]}};

assign tmp_2_fu_673_p4 = {{select_ln32_2_fu_399_p3[31:24]}};

assign tmp_3_fu_592_p4 = {{select_ln32_2_fu_399_p3[39:32]}};

assign tmp_4_fu_511_p4 = {{select_ln32_2_fu_399_p3[47:40]}};

assign tmp_5_fu_430_p4 = {{select_ln32_2_fu_399_p3[55:48]}};

assign tmp_6_fu_288_p3 = ret_fu_278_p2[32'd24];

assign tmp_fu_835_p4 = {{select_ln32_2_fu_399_p3[15:8]}};

assign trunc_ln1347_fu_284_p1 = ret_fu_278_p2[21:0];

assign trunc_ln1364_1_fu_318_p4 = {{ret_fu_278_p2[21:5]}};

assign trunc_ln1364_3_fu_302_p4 = {{sub_ln1364_fu_296_p2[21:5]}};

assign zext_ln1346_1_fu_907_p1 = srcDist_V_reg_1001;

assign zext_ln1346_2_fu_826_p1 = srcDist_V_reg_1001;

assign zext_ln1346_3_fu_745_p1 = srcDist_V_reg_1001;

assign zext_ln1346_4_fu_664_p1 = srcDist_V_reg_1001;

assign zext_ln1346_5_fu_583_p1 = srcDist_V_reg_1001;

assign zext_ln1346_6_fu_502_p1 = srcDist_V_reg_1001;

assign zext_ln1346_7_fu_421_p1 = srcDist_V_reg_1001;

assign zext_ln1346_fu_962_p1 = srcDist_V_reg_1001;

assign zext_ln215_1_fu_270_p1 = dstVid_V_fu_266_p1;

assign zext_ln215_fu_274_p1 = peID;

assign zext_ln32_fu_350_p1 = lshr_ln_fu_340_p4;

assign zext_ln39_1_fu_991_p1 = grp_fu_251_p2;

assign zext_ln39_2_fu_986_p1 = grp_fu_251_p2;

assign zext_ln39_3_fu_981_p1 = grp_fu_251_p2;

assign zext_ln39_fu_996_p1 = grp_fu_251_p2;

assign zext_ln46_1_fu_889_p1 = shl_ln46_1_fu_881_p3;

assign zext_ln46_2_fu_876_p1 = shl_ln46_2_fu_868_p3;

assign zext_ln46_3_fu_863_p1 = shl_ln46_3_fu_855_p3;

assign zext_ln46_fu_902_p1 = shl_ln1_fu_894_p3;

assign zext_ln53_1_fu_808_p1 = shl_ln53_1_fu_800_p3;

assign zext_ln53_2_fu_795_p1 = shl_ln53_2_fu_787_p3;

assign zext_ln53_3_fu_782_p1 = shl_ln53_3_fu_774_p3;

assign zext_ln53_fu_821_p1 = shl_ln2_fu_813_p3;

assign zext_ln60_1_fu_727_p1 = shl_ln60_1_fu_719_p3;

assign zext_ln60_2_fu_714_p1 = shl_ln60_2_fu_706_p3;

assign zext_ln60_3_fu_701_p1 = shl_ln60_3_fu_693_p3;

assign zext_ln60_fu_740_p1 = shl_ln3_fu_732_p3;

assign zext_ln67_1_fu_646_p1 = shl_ln67_1_fu_638_p3;

assign zext_ln67_2_fu_633_p1 = shl_ln67_2_fu_625_p3;

assign zext_ln67_3_fu_620_p1 = shl_ln67_3_fu_612_p3;

assign zext_ln67_fu_659_p1 = shl_ln4_fu_651_p3;

assign zext_ln74_1_fu_565_p1 = shl_ln74_1_fu_557_p3;

assign zext_ln74_2_fu_552_p1 = shl_ln74_2_fu_544_p3;

assign zext_ln74_3_fu_539_p1 = shl_ln74_3_fu_531_p3;

assign zext_ln74_fu_578_p1 = shl_ln5_fu_570_p3;

assign zext_ln81_1_fu_484_p1 = shl_ln81_1_fu_476_p3;

assign zext_ln81_2_fu_471_p1 = shl_ln81_2_fu_463_p3;

assign zext_ln81_3_fu_458_p1 = shl_ln81_3_fu_450_p3;

assign zext_ln81_fu_497_p1 = shl_ln6_fu_489_p3;

assign zext_ln878_1_fu_916_p1 = dstVal_val_7_V_fu_411_p4;

assign zext_ln878_2_fu_845_p1 = tmp_fu_835_p4;

assign zext_ln878_3_fu_764_p1 = tmp_1_fu_754_p4;

assign zext_ln878_4_fu_683_p1 = tmp_2_fu_673_p4;

assign zext_ln878_5_fu_602_p1 = tmp_3_fu_592_p4;

assign zext_ln878_6_fu_521_p1 = tmp_4_fu_511_p4;

assign zext_ln878_7_fu_440_p1 = tmp_5_fu_430_p4;

assign zext_ln878_fu_971_p1 = dstVal_val_0_V_fu_407_p1;

endmodule //BFS_Gather
