# //  Questa Sim
# //  Version 2019.3_2 linux Sep 24 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" Top 
# Start time: 20:23:30 on Nov 07,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.Top_sv_unit(fast)
# Loading work.Top(fast)
# Loading work.ALU_iface(fast)
# Loading work.ALU_iface(fast)
run
# [      0 ns | ENV] I will set up the components
# [      0 ns | DRV] I will start driving from the mailbox
# [      0 ns | MON] I will start monitoring
# [      0 ns | GEN] I will start generating for the mailbox
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | GEN] new instruction Instruction: 0000008c
# [      0 ns | ENV]  end of run()
# End time: 20:29:06 on Nov 07,2022, Elapsed time: 0:05:36
# Errors: 0, Warnings: 0
