src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: ABORT_RETRY_TIME is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: BENCHMARK_CONTAINS_MEMBAR is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_EXPIREHIT_CREDIT is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_L2EVICT_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIMETRACE_ENABLED is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERADDR_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: LIFETIME_PROFILER_PERPC_OUTMODE is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_LENGTH is not set in configuration file.
Debug: in fn void confio_t::checkInitialization() in ../common/ioutil/confio.C:412:     warning: XACT_SIZE is not set in configuration file.
Ruby Timing Mode
  Debug: Adding to filter: 'l' (SLICC)
  Debug: Adding to filter: 'q' (Queue)
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 21:02:19, Nov 23 2014
RUBY_DEBUG: true
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 11
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 64
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 6
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 64
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 8192
  cache_size_Kbytes: 8
  cache_size_Mbytes: 0.0078125

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 11
  num_cache_sets: 2048
  cache_set_size_bytes: 65536
  cache_set_size_Kbytes: 64
  cache_set_size_Mbytes: 0.0625
  cache_size_bytes: 1048576
  cache_size_Kbytes: 1024
  cache_size_Mbytes: 1

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/large/b1/tracking/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=0):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=0  C=0):  CPU halted after 0 cycles
src/trace_read.cc:1447: (I=0  C=0):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=899):  DMA Done Activating 2
src/core.cc:425: (I=0  C=899):  DMA halted after 899 cycles
src/trace_read.cc:1447: (I=0  C=66765):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=67443):  ACC 2 halted after 66544 cycles
src/trace_read.cc:1447: (I=0  C=67448):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=69755):  DMA Done Activating 2
src/core.cc:425: (I=0  C=69755):  DMA halted after 2312 cycles
src/trace_read.cc:1447: (I=0  C=138358):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=138872):  ACC 2 halted after 69118 cycles
src/trace_read.cc:1447: (I=0  C=138877):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=141208):  DMA Done Activating 2
src/core.cc:425: (I=0  C=141208):  DMA halted after 2336 cycles
src/trace_read.cc:1447: (I=0  C=210082):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=210294):  ACC 2 halted after 69087 cycles
src/trace_read.cc:1447: (I=0  C=210299):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=212458):  DMA Done Activating 2
src/core.cc:425: (I=0  C=212458):  DMA halted after 2164 cycles
src/trace_read.cc:1447: (I=0  C=281245):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=281721):  ACC 2 halted after 69264 cycles
src/trace_read.cc:1447: (I=0  C=281726):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=284040):  DMA Done Activating 2
src/core.cc:425: (I=0  C=284040):  DMA halted after 2319 cycles
src/trace_read.cc:1447: (I=0  C=352661):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=353273):  ACC 2 halted after 69234 cycles
src/trace_read.cc:1447: (I=0  C=353278):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=355503):  DMA Done Activating 2
src/core.cc:425: (I=0  C=355503):  DMA halted after 2230 cycles
src/trace_read.cc:1447: (I=0  C=424068):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=424616):  ACC 2 halted after 69114 cycles
src/trace_read.cc:1447: (I=0  C=424621):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=426710):  DMA Done Activating 2
src/core.cc:425: (I=0  C=426710):  DMA halted after 2094 cycles
src/trace_read.cc:1447: (I=0  C=495218):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=495800):  ACC 2 halted after 69091 cycles
src/trace_read.cc:1447: (I=0  C=495805):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=498069):  DMA Done Activating 2
src/core.cc:425: (I=0  C=498069):  DMA halted after 2269 cycles
src/trace_read.cc:1447: (I=0  C=566441):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=567087):  ACC 2 halted after 69019 cycles
src/trace_read.cc:1447: (I=0  C=567092):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=569396):  DMA Done Activating 2
src/core.cc:425: (I=0  C=569396):  DMA halted after 2309 cycles
src/trace_read.cc:1447: (I=0  C=638044):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=638524):  ACC 2 halted after 69129 cycles
src/trace_read.cc:1447: (I=0  C=638529):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=641076):  DMA Done Activating 2
src/core.cc:425: (I=0  C=641076):  DMA halted after 2552 cycles
src/trace_read.cc:1447: (I=0  C=709609):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=710191):  ACC 2 halted after 69116 cycles
src/trace_read.cc:1447: (I=0  C=710196):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=712800):  DMA Done Activating 2
src/core.cc:425: (I=0  C=712800):  DMA halted after 2609 cycles
src/trace_read.cc:1447: (I=0  C=781362):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=781906):  ACC 2 halted after 69107 cycles
src/trace_read.cc:1447: (I=0  C=781911):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=784533):  DMA Done Activating 2
src/core.cc:425: (I=0  C=784533):  DMA halted after 2627 cycles
src/trace_read.cc:1447: (I=0  C=853121):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=853771):  ACC 2 halted after 69239 cycles
src/trace_read.cc:1447: (I=0  C=853776):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=856376):  DMA Done Activating 2
src/core.cc:425: (I=0  C=856376):  DMA halted after 2605 cycles
src/trace_read.cc:1447: (I=0  C=945830):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=947102):  ACC 2 halted after 90727 cycles
src/trace_read.cc:1447: (I=0  C=947107):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=949575):  DMA Done Activating 2
src/core.cc:425: (I=0  C=949575):  DMA halted after 2473 cycles
src/trace_read.cc:1447: (I=0  C=1065839):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1067030):  ACC 2 halted after 117456 cycles
src/trace_read.cc:1447: (I=0  C=1067035):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1069465):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1069465):  DMA halted after 2435 cycles
src/trace_read.cc:1447: (I=0  C=1185833):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1186998):  ACC 2 halted after 117534 cycles
src/trace_read.cc:1447: (I=0  C=1187003):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1189466):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1189466):  DMA halted after 2468 cycles
src/trace_read.cc:1447: (I=0  C=1305768):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1306917):  ACC 2 halted after 117452 cycles
src/trace_read.cc:1447: (I=0  C=1306922):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1309468):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1309468):  DMA halted after 2551 cycles
src/trace_read.cc:1447: (I=0  C=1425837):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1427027):  ACC 2 halted after 117560 cycles
src/trace_read.cc:1447: (I=0  C=1427032):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1429520):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1429520):  DMA halted after 2493 cycles
src/trace_read.cc:1447: (I=0  C=1546034):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1547034):  ACC 2 halted after 117515 cycles
src/trace_read.cc:1447: (I=0  C=1547039):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1549556):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1549556):  DMA halted after 2522 cycles
src/trace_read.cc:1447: (I=0  C=1665817):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1667037):  ACC 2 halted after 117482 cycles
src/trace_read.cc:1447: (I=0  C=1667042):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1669592):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1669592):  DMA halted after 2555 cycles
src/trace_read.cc:1447: (I=0  C=1785980):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1787117):  ACC 2 halted after 117526 cycles
src/trace_read.cc:1447: (I=0  C=1787122):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1789607):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1789607):  DMA halted after 2490 cycles
src/trace_read.cc:1447: (I=0  C=1905946):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=1907103):  ACC 2 halted after 117497 cycles
src/trace_read.cc:1447: (I=0  C=1907108):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=1909640):  DMA Done Activating 2
src/core.cc:425: (I=0  C=1909640):  DMA halted after 2537 cycles
src/trace_read.cc:1447: (I=0  C=2026016):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2027158):  ACC 2 halted after 117519 cycles
src/trace_read.cc:1447: (I=0  C=2027163):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2029684):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2029684):  DMA halted after 2526 cycles
src/trace_read.cc:1447: (I=0  C=2145953):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2147140):  ACC 2 halted after 117457 cycles
src/trace_read.cc:1447: (I=0  C=2147145):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2149710):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2149710):  DMA halted after 2570 cycles
src/trace_read.cc:1447: (I=0  C=2266028):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2267210):  ACC 2 halted after 117501 cycles
src/trace_read.cc:1447: (I=0  C=2267215):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2269618):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2269618):  DMA halted after 2408 cycles
src/trace_read.cc:1447: (I=0  C=2385870):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2387092):  ACC 2 halted after 117475 cycles
src/trace_read.cc:1447: (I=0  C=2388379):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2425908):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2425908):  DMA halted after 38816 cycles
src/trace_read.cc:1447: (I=0  C=2593012):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2593232):  ACC 2 halted after 167325 cycles
src/trace_read.cc:1447: (I=0  C=2593237):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2630723):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2630723):  DMA halted after 37491 cycles
src/trace_read.cc:1447: (I=0  C=2782372):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2782592):  ACC 2 halted after 151870 cycles
src/trace_read.cc:1447: (I=0  C=2782597):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=2819856):  DMA Done Activating 2
src/core.cc:425: (I=0  C=2819856):  DMA halted after 37264 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:2938876     seconds:92    -- 0.34 IPC (0.34 IPC) -- 0.00 KIPS (10.87 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:2938876     seconds:92    -- 0.34 IPC (0.34 IPC) -- 0.00 KIPS (10.87 KIPS)
src/trace_read.cc:1447: (I=0  C=2971803):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=2971961):  ACC 2 halted after 152106 cycles
src/trace_read.cc:1447: (I=0  C=2971966):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3009249):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3009249):  DMA halted after 37288 cycles
src/trace_read.cc:1447: (I=0  C=3161160):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3161414):  ACC 2 halted after 152166 cycles
src/trace_read.cc:1447: (I=0  C=3161419):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3198434):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3198434):  DMA halted after 37020 cycles
src/trace_read.cc:1447: (I=0  C=3350306):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3350560):  ACC 2 halted after 152127 cycles
src/trace_read.cc:1447: (I=0  C=3350565):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3388571):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3388571):  DMA halted after 38011 cycles
src/trace_read.cc:1447: (I=0  C=3540439):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3540693):  ACC 2 halted after 152123 cycles
src/trace_read.cc:1447: (I=0  C=3540698):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3580045):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3580045):  DMA halted after 39352 cycles
src/trace_read.cc:1447: (I=0  C=3732516):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3732770):  ACC 2 halted after 152726 cycles
src/trace_read.cc:1447: (I=0  C=3732775):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3772087):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3772087):  DMA halted after 39317 cycles
src/trace_read.cc:1447: (I=0  C=3923934):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=3924188):  ACC 2 halted after 152102 cycles
src/trace_read.cc:1447: (I=0  C=3924193):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=3963269):  DMA Done Activating 2
src/core.cc:425: (I=0  C=3963269):  DMA halted after 39081 cycles
src/trace_read.cc:1447: (I=0  C=4115138):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4115392):  ACC 2 halted after 152124 cycles
src/trace_read.cc:1447: (I=0  C=4115397):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4154496):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4154496):  DMA halted after 39104 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:4295188     seconds:120   -- 0.74 IPC (0.47 IPC) -- 35.71 KIPS (16.67 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:4295188     seconds:120   -- 0.74 IPC (0.47 IPC) -- 35.71 KIPS (16.67 KIPS)
src/trace_read.cc:1447: (I=0  C=4306967):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4307221):  ACC 2 halted after 152726 cycles
src/trace_read.cc:1447: (I=0  C=4307226):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4346321):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4346321):  DMA halted after 39100 cycles
src/trace_read.cc:1447: (I=0  C=4498215):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4498469):  ACC 2 halted after 152149 cycles
src/trace_read.cc:1447: (I=0  C=4498474):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4537690):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4537690):  DMA halted after 39221 cycles
src/trace_read.cc:1447: (I=0  C=4689562):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4689816):  ACC 2 halted after 152127 cycles
src/trace_read.cc:1447: (I=0  C=4689821):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4728920):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4728920):  DMA halted after 39104 cycles
src/trace_read.cc:1447: (I=0  C=4881391):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=4881645):  ACC 2 halted after 152726 cycles
src/trace_read.cc:1447: (I=0  C=4881650):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=4920746):  DMA Done Activating 2
src/core.cc:425: (I=0  C=4920746):  DMA halted after 39101 cycles
src/trace_read.cc:1447: (I=0  C=5072688):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5072942):  ACC 2 halted after 152197 cycles
src/trace_read.cc:1447: (I=0  C=5072947):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5112112):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5112112):  DMA halted after 39170 cycles
src/trace_read.cc:1447: (I=0  C=5263987):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5264241):  ACC 2 halted after 152130 cycles
src/trace_read.cc:1447: (I=0  C=5264246):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5303473):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5303473):  DMA halted after 39232 cycles
src/trace_read.cc:1447: (I=0  C=5455955):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5456209):  ACC 2 halted after 152737 cycles
src/trace_read.cc:1447: (I=0  C=5456214):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5495355):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5495355):  DMA halted after 39146 cycles
src/trace_read.cc:1447: (I=0  C=5647317):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5647571):  ACC 2 halted after 152217 cycles
src/trace_read.cc:1447: (I=0  C=5647576):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5686717):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5686717):  DMA halted after 39146 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:5697007     seconds:148   -- 0.71 IPC (0.53 IPC) -- 35.71 KIPS (20.27 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:5697007     seconds:148   -- 0.71 IPC (0.53 IPC) -- 35.71 KIPS (20.27 KIPS)
src/trace_read.cc:1447: (I=0  C=5838553):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=5838807):  ACC 2 halted after 152091 cycles
src/trace_read.cc:1447: (I=0  C=5838812):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=5877959):  DMA Done Activating 2
src/core.cc:425: (I=0  C=5877959):  DMA halted after 39152 cycles
src/trace_read.cc:1447: (I=0  C=6030441):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6030695):  ACC 2 halted after 152737 cycles
src/trace_read.cc:1447: (I=0  C=6030700):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6069943):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6069943):  DMA halted after 39248 cycles
src/trace_read.cc:1447: (I=0  C=6221933):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6222187):  ACC 2 halted after 152245 cycles
src/trace_read.cc:1447: (I=0  C=6222192):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6261420):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6261420):  DMA halted after 39233 cycles
src/trace_read.cc:1447: (I=0  C=6413268):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6413522):  ACC 2 halted after 152103 cycles
src/trace_read.cc:1447: (I=0  C=6413527):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6452676):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6452676):  DMA halted after 39154 cycles
src/trace_read.cc:1447: (I=0  C=6605160):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6605414):  ACC 2 halted after 152739 cycles
src/trace_read.cc:1447: (I=0  C=6605419):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6644525):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6644525):  DMA halted after 39111 cycles
src/trace_read.cc:1447: (I=0  C=6795771):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6796025):  ACC 2 halted after 151501 cycles
src/trace_read.cc:1447: (I=0  C=6796030):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=6835116):  DMA Done Activating 2
src/core.cc:425: (I=0  C=6835116):  DMA halted after 39091 cycles
src/trace_read.cc:1447: (I=0  C=6986964):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=6987218):  ACC 2 halted after 152103 cycles
src/trace_read.cc:1447: (I=0  C=6988168):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7013146):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7013146):  DMA halted after 25928 cycles
** Heartbeat for core[2]:        insts:4000000     cycles:7044964     seconds:175   -- 0.74 IPC (0.57 IPC) -- 37.04 KIPS (22.86 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:4000000     cycles:7044964     seconds:175   -- 0.74 IPC (0.57 IPC) -- 37.04 KIPS (22.86 KIPS)
src/trace_read.cc:1447: (I=0  C=7130693):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7130727):  ACC 2 halted after 117582 cycles
src/trace_read.cc:1447: (I=0  C=7131013):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7132338):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7132338):  DMA halted after 1611 cycles
src/trace_read.cc:1447: (I=0  C=7241019):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7241163):  ACC 2 halted after 108826 cycles
src/trace_read.cc:1447: (I=0  C=7241388):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7242413):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7242413):  DMA halted after 1250 cycles
src/trace_read.cc:1447: (I=0  C=7351020):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7351099):  ACC 2 halted after 108687 cycles
src/trace_read.cc:1447: (I=0  C=7351376):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7352369):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7352369):  DMA halted after 1270 cycles
src/trace_read.cc:1447: (I=0  C=7461741):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7461840):  ACC 2 halted after 109472 cycles
src/trace_read.cc:1447: (I=0  C=7462041):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7463127):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7463127):  DMA halted after 1287 cycles
src/trace_read.cc:1447: (I=0  C=7571808):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7571921):  ACC 2 halted after 108795 cycles
src/trace_read.cc:1447: (I=0  C=7572182):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7573167):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7573167):  DMA halted after 1246 cycles
src/trace_read.cc:1447: (I=0  C=7681820):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7681919):  ACC 2 halted after 108753 cycles
src/trace_read.cc:1447: (I=0  C=7682119):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7683196):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7683196):  DMA halted after 1277 cycles
src/trace_read.cc:1447: (I=0  C=7792355):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7792506):  ACC 2 halted after 109311 cycles
src/trace_read.cc:1447: (I=0  C=7792685):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7793745):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7793745):  DMA halted after 1239 cycles
src/trace_read.cc:1447: (I=0  C=7902360):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=7902502):  ACC 2 halted after 108758 cycles
src/trace_read.cc:1447: (I=0  C=7902709):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=7903750):  DMA Done Activating 2
src/core.cc:425: (I=0  C=7903750):  DMA halted after 1248 cycles
src/trace_read.cc:1447: (I=0  C=8012315):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8012394):  ACC 2 halted after 108645 cycles
src/trace_read.cc:1447: (I=0  C=8012598):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8013688):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8013688):  DMA halted after 1294 cycles
src/trace_read.cc:1447: (I=0  C=8122904):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8123055):  ACC 2 halted after 109368 cycles
src/trace_read.cc:1447: (I=0  C=8123254):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8124318):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8124318):  DMA halted after 1263 cycles
** Heartbeat for core[2]:        insts:5000000     cycles:8205462     seconds:202   -- 0.86 IPC (0.61 IPC) -- 37.04 KIPS (24.75 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:5000000     cycles:8205462     seconds:202   -- 0.86 IPC (0.61 IPC) -- 37.04 KIPS (24.75 KIPS)
src/trace_read.cc:1447: (I=0  C=8233644):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8233788):  ACC 2 halted after 109471 cycles
src/trace_read.cc:1447: (I=0  C=8234011):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8235088):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8235088):  DMA halted after 1300 cycles
src/trace_read.cc:1447: (I=0  C=8343660):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8343737):  ACC 2 halted after 108650 cycles
src/trace_read.cc:1447: (I=0  C=8343939):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8345043):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8345043):  DMA halted after 1306 cycles
src/trace_read.cc:1447: (I=0  C=8453500):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8453679):  ACC 2 halted after 108637 cycles
src/trace_read.cc:1447: (I=0  C=8453884):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8454980):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8454980):  DMA halted after 1301 cycles
src/trace_read.cc:1447: (I=0  C=8564226):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8564339):  ACC 2 halted after 109360 cycles
src/trace_read.cc:1447: (I=0  C=8564540):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8565668):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8565668):  DMA halted after 1329 cycles
src/trace_read.cc:1447: (I=0  C=8674275):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8674374):  ACC 2 halted after 108707 cycles
src/trace_read.cc:1447: (I=0  C=8674586):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8675726):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8675726):  DMA halted after 1352 cycles
src/trace_read.cc:1447: (I=0  C=8784091):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8784237):  ACC 2 halted after 108512 cycles
src/trace_read.cc:1447: (I=0  C=8784435):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8785551):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8785551):  DMA halted after 1314 cycles
src/trace_read.cc:1447: (I=0  C=8894896):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=8895040):  ACC 2 halted after 109490 cycles
src/trace_read.cc:1447: (I=0  C=8895260):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=8896388):  DMA Done Activating 2
src/core.cc:425: (I=0  C=8896388):  DMA halted after 1348 cycles
src/trace_read.cc:1447: (I=0  C=9004894):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9004962):  ACC 2 halted after 108575 cycles
src/trace_read.cc:1447: (I=0  C=9005168):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9006297):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9006297):  DMA halted after 1335 cycles
src/trace_read.cc:1447: (I=0  C=9114841):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9115020):  ACC 2 halted after 108724 cycles
src/trace_read.cc:1447: (I=0  C=9115235):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9116397):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9116397):  DMA halted after 1377 cycles
src/trace_read.cc:1447: (I=0  C=9224939):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9225007):  ACC 2 halted after 108611 cycles
src/trace_read.cc:1447: (I=0  C=9225204):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9226372):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9226372):  DMA halted after 1365 cycles
src/trace_read.cc:1447: (I=0  C=9335720):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9335830):  ACC 2 halted after 109459 cycles
src/trace_read.cc:1447: (I=0  C=9336054):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9337209):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9337209):  DMA halted after 1379 cycles
** Heartbeat for core[2]:        insts:6000000     cycles:9371507     seconds:229   -- 0.86 IPC (0.64 IPC) -- 37.04 KIPS (26.20 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:6000000     cycles:9371507     seconds:229   -- 0.86 IPC (0.64 IPC) -- 37.04 KIPS (26.20 KIPS)
src/trace_read.cc:1447: (I=0  C=9445911):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9446024):  ACC 2 halted after 108816 cycles
src/trace_read.cc:1447: (I=0  C=9446230):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9447392):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9447392):  DMA halted after 1368 cycles
src/trace_read.cc:1447: (I=0  C=9556023):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9556122):  ACC 2 halted after 108731 cycles
src/trace_read.cc:1447: (I=0  C=9556334):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9557497):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9557497):  DMA halted after 1375 cycles
src/trace_read.cc:1447: (I=0  C=9666668):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9666819):  ACC 2 halted after 109323 cycles
src/trace_read.cc:1447: (I=0  C=9667016):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9668180):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9668180):  DMA halted after 1361 cycles
src/trace_read.cc:1447: (I=0  C=9776959):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9777103):  ACC 2 halted after 108924 cycles
src/trace_read.cc:1447: (I=0  C=9777303):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9778467):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9778467):  DMA halted after 1364 cycles
src/trace_read.cc:1447: (I=0  C=9886924):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9887075):  ACC 2 halted after 108609 cycles
src/trace_read.cc:1447: (I=0  C=9887283):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9888461):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9888461):  DMA halted after 1386 cycles
src/trace_read.cc:1447: (I=0  C=9997799):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=9997900):  ACC 2 halted after 109440 cycles
src/trace_read.cc:1447: (I=0  C=9998096):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=9999277):  DMA Done Activating 2
src/core.cc:425: (I=0  C=9999277):  DMA halted after 1377 cycles
src/trace_read.cc:1447: (I=0  C=10108622):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10108766):  ACC 2 halted after 109490 cycles
src/trace_read.cc:1447: (I=0  C=10108989):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10110152):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10110152):  DMA halted after 1386 cycles
src/trace_read.cc:1447: (I=0  C=10218818):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10218886):  ACC 2 halted after 108735 cycles
src/trace_read.cc:1447: (I=0  C=10219090):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10220260):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10220260):  DMA halted after 1374 cycles
src/trace_read.cc:1447: (I=0  C=10329029):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10329173):  ACC 2 halted after 108914 cycles
src/trace_read.cc:1447: (I=0  C=10329381):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10330544):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10330544):  DMA halted after 1371 cycles
src/trace_read.cc:1447: (I=0  C=10439862):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10439975):  ACC 2 halted after 109432 cycles
src/trace_read.cc:1447: (I=0  C=10440178):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10441337):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10441337):  DMA halted after 1362 cycles
** Heartbeat for core[2]:        insts:7000000     cycles:10537563    seconds:255   -- 0.86 IPC (0.66 IPC) -- 38.46 KIPS (27.45 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:7000000     cycles:10537563    seconds:255   -- 0.86 IPC (0.66 IPC) -- 38.46 KIPS (27.45 KIPS)
src/trace_read.cc:1447: (I=0  C=10549976):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10550075):  ACC 2 halted after 108739 cycles
src/trace_read.cc:1447: (I=0  C=10550285):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10551434):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10551434):  DMA halted after 1359 cycles
src/trace_read.cc:1447: (I=0  C=10659746):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10659893):  ACC 2 halted after 108460 cycles
src/trace_read.cc:1447: (I=0  C=10660106):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10661229):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10661229):  DMA halted after 1336 cycles
src/trace_read.cc:1447: (I=0  C=10770607):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10770751):  ACC 2 halted after 109523 cycles
src/trace_read.cc:1447: (I=0  C=10770971):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10772108):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10772108):  DMA halted after 1357 cycles
src/trace_read.cc:1447: (I=0  C=10880713):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10880792):  ACC 2 halted after 108685 cycles
src/trace_read.cc:1447: (I=0  C=10880999):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10882145):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10882145):  DMA halted after 1353 cycles
src/trace_read.cc:1447: (I=0  C=10990690):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=10990868):  ACC 2 halted after 108724 cycles
src/trace_read.cc:1447: (I=0  C=10991081):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=10992227):  DMA Done Activating 2
src/core.cc:425: (I=0  C=10992227):  DMA halted after 1359 cycles
src/trace_read.cc:1447: (I=0  C=11100720):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=11100788):  ACC 2 halted after 108562 cycles
src/trace_read.cc:1447: (I=0  C=11100991):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=11102127):  DMA Done Activating 2
src/core.cc:425: (I=0  C=11102127):  DMA halted after 1339 cycles
src/trace_read.cc:1447: (I=0  C=11211435):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=0  C=11211534):  ACC 2 halted after 109408 cycles
src/trace_read.cc:1447: (I=0  C=11211765):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=11213474):  DMA Done Activating 2
src/core.cc:425: (I=0  C=11213474):  DMA halted after 1940 cycles
src/trace_read.cc:1435: (I=0  C=11278914):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=0  C=11279462):  ACC 2 halted after 65989 cycles
src/trace_read.cc:1447: (I=0  C=11279463):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=0  C=11279988):  DMA Done Activating 0
src/core.cc:425: (I=0  C=11279988):  DMA halted after 526 cycles
src/trace_read.cc:1435: (I=0  C=11279991):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=11  C=11280641):  CPU halted after 653 cycles
src/trace_read.cc:1447: (I=11  C=11280641):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11281078):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11281078):  DMA halted after 438 cycles
src/trace_read.cc:1447: (I=11  C=11345851):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11346433):  ACC 3 halted after 65355 cycles
src/trace_read.cc:1447: (I=11  C=11346438):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11348512):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11348512):  DMA halted after 2079 cycles
src/trace_read.cc:1447: (I=11  C=11417391):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11418007):  ACC 3 halted after 69496 cycles
src/trace_read.cc:1447: (I=11  C=11418012):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11419970):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11419970):  DMA halted after 1963 cycles
src/trace_read.cc:1447: (I=11  C=11488690):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11489370):  ACC 3 halted after 69401 cycles
src/trace_read.cc:1447: (I=11  C=11489375):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11491319):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11491319):  DMA halted after 1949 cycles
src/trace_read.cc:1447: (I=11  C=11560022):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11560672):  ACC 3 halted after 69354 cycles
src/trace_read.cc:1447: (I=11  C=11560677):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11562580):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11562580):  DMA halted after 1908 cycles
src/trace_read.cc:1447: (I=11  C=11631324):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11631970):  ACC 3 halted after 69391 cycles
src/trace_read.cc:1447: (I=11  C=11631975):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11633844):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11633844):  DMA halted after 1874 cycles
src/trace_read.cc:1447: (I=11  C=11702757):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11703233):  ACC 3 halted after 69390 cycles
src/trace_read.cc:1447: (I=11  C=11703238):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11705200):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11705200):  DMA halted after 1967 cycles
src/trace_read.cc:1447: (I=11  C=11773011):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11773627):  ACC 3 halted after 68428 cycles
src/trace_read.cc:1447: (I=11  C=11773632):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11775481):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11775481):  DMA halted after 1854 cycles
src/trace_read.cc:1447: (I=11  C=11843979):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11844625):  ACC 3 halted after 69145 cycles
src/trace_read.cc:1447: (I=11  C=11844630):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11846466):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11846466):  DMA halted after 1841 cycles
src/trace_read.cc:1447: (I=11  C=11915228):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=11915912):  ACC 3 halted after 69447 cycles
src/trace_read.cc:1447: (I=11  C=11916850):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=11918745):  DMA Done Activating 3
src/core.cc:425: (I=11  C=11918745):  DMA halted after 2833 cycles
src/trace_read.cc:1447: (I=11  C=12020076):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12020141):  ACC 3 halted after 101397 cycles
src/trace_read.cc:1447: (I=11  C=12021620):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12022685):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12022685):  DMA halted after 2544 cycles
src/trace_read.cc:1447: (I=11  C=12150781):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12150959):  ACC 3 halted after 128275 cycles
src/trace_read.cc:1447: (I=11  C=12151159):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12152838):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12152838):  DMA halted after 1879 cycles
src/trace_read.cc:1447: (I=11  C=12283356):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12283500):  ACC 3 halted after 130663 cycles
src/trace_read.cc:1447: (I=11  C=12283691):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12285339):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12285339):  DMA halted after 1839 cycles
src/trace_read.cc:1447: (I=11  C=12415068):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12415178):  ACC 3 halted after 129840 cycles
src/trace_read.cc:1447: (I=11  C=12415378):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12417032):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12417032):  DMA halted after 1854 cycles
src/trace_read.cc:1447: (I=11  C=12544851):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12544950):  ACC 3 halted after 127919 cycles
src/trace_read.cc:1447: (I=11  C=12545148):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12546801):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12546801):  DMA halted after 1851 cycles
src/trace_read.cc:1447: (I=11  C=12674721):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12674854):  ACC 3 halted after 128054 cycles
src/trace_read.cc:1447: (I=11  C=12675066):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12676738):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12676738):  DMA halted after 1884 cycles
src/trace_read.cc:1447: (I=11  C=12807602):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12807744):  ACC 3 halted after 131007 cycles
src/trace_read.cc:1447: (I=11  C=12807942):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12809605):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12809605):  DMA halted after 1861 cycles
src/trace_read.cc:1447: (I=11  C=12938890):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=12939023):  ACC 3 halted after 129419 cycles
src/trace_read.cc:1447: (I=11  C=12939221):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=12941013):  DMA Done Activating 3
src/core.cc:425: (I=11  C=12941013):  DMA halted after 1990 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:13020683    seconds:311   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (3.22 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:13020683    seconds:311   -- 0.08 IPC (0.08 IPC) -- 0.00 KIPS (3.22 KIPS)
src/trace_read.cc:1447: (I=11  C=13071614):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13071713):  ACC 3 halted after 130701 cycles
src/trace_read.cc:1447: (I=11  C=13071910):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13073698):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13073698):  DMA halted after 1985 cycles
src/trace_read.cc:1447: (I=11  C=13202661):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13202794):  ACC 3 halted after 129097 cycles
src/trace_read.cc:1447: (I=11  C=13202988):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13204812):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13204812):  DMA halted after 2018 cycles
src/trace_read.cc:1447: (I=11  C=13332567):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13332741):  ACC 3 halted after 127930 cycles
src/trace_read.cc:1447: (I=11  C=13332934):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13334732):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13334732):  DMA halted after 1991 cycles
src/trace_read.cc:1447: (I=11  C=13464569):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13464679):  ACC 3 halted after 129948 cycles
src/trace_read.cc:1447: (I=11  C=13464869):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13466689):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13466689):  DMA halted after 2010 cycles
src/trace_read.cc:1447: (I=11  C=13595780):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13595856):  ACC 3 halted after 129168 cycles
src/trace_read.cc:1447: (I=11  C=13596034):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13597817):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13597817):  DMA halted after 1961 cycles
src/trace_read.cc:1447: (I=11  C=13725369):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13725502):  ACC 3 halted after 127686 cycles
src/trace_read.cc:1447: (I=11  C=13725695):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13727503):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13727503):  DMA halted after 2001 cycles
src/trace_read.cc:1447: (I=11  C=13856427):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13856526):  ACC 3 halted after 129024 cycles
src/trace_read.cc:1447: (I=11  C=13856709):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13858492):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13858492):  DMA halted after 1966 cycles
src/trace_read.cc:1447: (I=11  C=13986648):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=13986931):  ACC 3 halted after 128440 cycles
src/trace_read.cc:1447: (I=11  C=13987112):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=13988856):  DMA Done Activating 3
src/core.cc:425: (I=11  C=13988856):  DMA halted after 1925 cycles
src/trace_read.cc:1447: (I=11  C=14119115):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14119257):  ACC 3 halted after 130402 cycles
src/trace_read.cc:1447: (I=11  C=14119442):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14121140):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14121140):  DMA halted after 1883 cycles
src/trace_read.cc:1447: (I=11  C=14249097):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14249230):  ACC 3 halted after 128091 cycles
src/trace_read.cc:1447: (I=11  C=14249437):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14251245):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14251245):  DMA halted after 2015 cycles
src/trace_read.cc:1447: (I=11  C=14371923):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14372065):  ACC 3 halted after 120821 cycles
src/trace_read.cc:1447: (I=11  C=14372220):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14374162):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14374162):  DMA halted after 2097 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:14403239    seconds:343   -- 0.72 IPC (0.14 IPC) -- 31.25 KIPS (5.83 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:14403239    seconds:343   -- 0.72 IPC (0.14 IPC) -- 31.25 KIPS (5.83 KIPS)
src/trace_read.cc:1447: (I=11  C=14472610):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14472722):  ACC 3 halted after 98561 cycles
src/trace_read.cc:1447: (I=11  C=14472827):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14474414):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14474414):  DMA halted after 1692 cycles
src/trace_read.cc:1447: (I=11  C=14572480):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14572593):  ACC 3 halted after 98180 cycles
src/trace_read.cc:1447: (I=11  C=14572698):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14574317):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14574317):  DMA halted after 1724 cycles
src/trace_read.cc:1447: (I=11  C=14673336):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14673514):  ACC 3 halted after 99198 cycles
src/trace_read.cc:1447: (I=11  C=14673620):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14675176):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14675176):  DMA halted after 1662 cycles
src/trace_read.cc:1447: (I=11  C=14773631):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14773645):  ACC 3 halted after 98470 cycles
src/trace_read.cc:1447: (I=11  C=14773749):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14775298):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14775298):  DMA halted after 1653 cycles
src/trace_read.cc:1447: (I=11  C=14873851):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14873961):  ACC 3 halted after 98664 cycles
src/trace_read.cc:1447: (I=11  C=14874061):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14875582):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14875582):  DMA halted after 1621 cycles
src/trace_read.cc:1447: (I=11  C=14973917):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=14974061):  ACC 3 halted after 98480 cycles
src/trace_read.cc:1447: (I=11  C=14974166):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=14975703):  DMA Done Activating 3
src/core.cc:425: (I=11  C=14975703):  DMA halted after 1642 cycles
src/trace_read.cc:1447: (I=11  C=15073760):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=15073938):  ACC 3 halted after 98236 cycles
src/trace_read.cc:1447: (I=11  C=15074043):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=15075612):  DMA Done Activating 3
src/core.cc:425: (I=11  C=15075612):  DMA halted after 1674 cycles
src/trace_read.cc:1447: (I=11  C=15174027):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=15174205):  ACC 3 halted after 98594 cycles
src/trace_read.cc:1447: (I=11  C=15174315):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=15175843):  DMA Done Activating 3
src/core.cc:425: (I=11  C=15175843):  DMA halted after 1638 cycles
src/trace_read.cc:1447: (I=11  C=15274410):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=15274509):  ACC 3 halted after 98667 cycles
src/trace_read.cc:1447: (I=11  C=15274608):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=15276112):  DMA Done Activating 3
src/core.cc:425: (I=11  C=15276112):  DMA halted after 1603 cycles
src/trace_read.cc:1447: (I=11  C=15374457):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=11  C=15374556):  ACC 3 halted after 98445 cycles
src/trace_read.cc:1447: (I=11  C=15374653):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=15375948):  DMA Done Activating 3
src/core.cc:425: (I=11  C=15375948):  DMA halted after 1392 cycles
src/trace_read.cc:1435: (I=11  C=15439019):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=11  C=15439276):  ACC 3 halted after 63329 cycles
src/trace_read.cc:1447: (I=11  C=15439277):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=11  C=15439755):  DMA Done Activating 0
src/core.cc:425: (I=11  C=15439755):  DMA halted after 479 cycles
** Heartbeat for core[0]:        insts:1000000     cycles:18616971    seconds:450   -- 0.05 IPC (0.05 IPC) -- 0.00 KIPS (2.22 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:1000000     cycles:18616971    seconds:450   -- 0.05 IPC (0.05 IPC) -- 0.00 KIPS (2.22 KIPS)
** Heartbeat for core[0]:        insts:2000000     cycles:20102601    seconds:513   -- 0.67 IPC (0.10 IPC) -- 15.87 KIPS (3.90 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:2000000     cycles:20102601    seconds:513   -- 0.67 IPC (0.10 IPC) -- 15.87 KIPS (3.90 KIPS)
** Heartbeat for core[0]:        insts:3000000     cycles:21610188    seconds:577   -- 0.66 IPC (0.14 IPC) -- 15.62 KIPS (5.20 KIPS)
** Heartbeat for core[0]:  Thread:0      insts:3000000     cycles:21610188    seconds:577   -- 0.66 IPC (0.14 IPC) -- 15.62 KIPS (5.20 KIPS)
