===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.0360 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2564 ( 18.4%)    0.2564 ( 24.7%)  FIR Parser
    0.8699 ( 62.6%)    0.5157 ( 49.8%)  'firrtl.circuit' Pipeline
    0.1158 (  8.3%)    0.0590 (  5.7%)    'firrtl.module' Pipeline
    0.1158 (  8.3%)    0.0590 (  5.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0149 (  1.1%)    0.0149 (  1.4%)    InferWidths
    0.0934 (  6.7%)    0.0934 (  9.0%)    LowerFIRRTLTypes
    0.5896 ( 42.4%)    0.2973 ( 28.7%)    'firrtl.module' Pipeline
    0.0847 (  6.1%)    0.0460 (  4.4%)      ExpandWhens
    0.5048 ( 36.3%)    0.2586 ( 25.0%)      Canonicalizer
    0.0223 (  1.6%)    0.0223 (  2.2%)    Inliner
    0.0285 (  2.0%)    0.0285 (  2.8%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0870 (  6.3%)    0.0870 (  8.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1014 (  7.3%)    0.1014 (  9.8%)  'hw.module' Pipeline
    0.0011 (  0.1%)    0.0011 (  0.1%)    HWCleanup
    0.0448 (  3.2%)    0.0448 (  4.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0555 (  4.0%)    0.0555 (  5.4%)    Canonicalizer
    0.0065 (  0.5%)    0.0065 (  0.6%)  HWLegalizeNames
    0.0136 (  1.0%)    0.0136 (  1.3%)  'hw.module' Pipeline
    0.0136 (  1.0%)    0.0136 (  1.3%)    PrettifyVerilog
    0.0544 (  3.9%)    0.0544 (  5.3%)  Output
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.3901 (100.0%)    1.0360 (100.0%)  Total

{
  totalTime: 1.045,
  maxMemory: 70504448
}
