{"data": [{"name": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "category": 3}, {"name": "CHIPPER - A low-complexity bufferless deflection router.", "category": 2}, {"name": "Application-to-core mapping policies to reduce memory system interference in multi-core systems.", "category": 3}, {"name": "Design trade-offs in energy efficient NoC architectures", "category": 3}, {"name": "Sampling-based approaches to accelerate network-on-chip simulation", "category": 4}, {"name": "Variable-width datapath for on-chip network static power reduction", "category": 1}, {"name": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "category": 6}, {"name": "Rate-based vs delay-based control for DVFS in NoC.", "category": 5}, {"name": "Transportation-network-inspired network-on-chip.", "category": 3}, {"name": "Overcoming far-end congestion in large-scale networks.", "category": 2}, {"name": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "category": 4}], "links": [{"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "CHIPPER - A low-complexity bufferless deflection router.", "value": ""}, {"source": "Proactive aging management in heterogeneous NoCs through a criticality-driven routing approach.", "target": "Application-to-core mapping policies to reduce memory system interference in multi-core systems.", "value": ""}, {"source": "CHIPPER - A low-complexity bufferless deflection router.", "target": "Application-to-core mapping policies to reduce memory system interference in multi-core systems.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Sampling-based approaches to accelerate network-on-chip simulation", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Transportation-network-inspired network-on-chip.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "Overcoming far-end congestion in large-scale networks.", "value": ""}, {"source": "Design trade-offs in energy efficient NoC architectures", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Variable-width datapath for on-chip network static power reduction", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Transportation-network-inspired network-on-chip.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "Overcoming far-end congestion in large-scale networks.", "value": ""}, {"source": "Sampling-based approaches to accelerate network-on-chip simulation", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Transportation-network-inspired network-on-chip.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "Overcoming far-end congestion in large-scale networks.", "value": ""}, {"source": "Variable-width datapath for on-chip network static power reduction", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Rate-based vs delay-based control for DVFS in NoC.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Transportation-network-inspired network-on-chip.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "Overcoming far-end congestion in large-scale networks.", "value": ""}, {"source": "An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Transportation-network-inspired network-on-chip.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "Overcoming far-end congestion in large-scale networks.", "value": ""}, {"source": "Rate-based vs delay-based control for DVFS in NoC.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Transportation-network-inspired network-on-chip.", "target": "Overcoming far-end congestion in large-scale networks.", "value": ""}, {"source": "Transportation-network-inspired network-on-chip.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}, {"source": "Overcoming far-end congestion in large-scale networks.", "target": "SynFull - Synthetic traffic models capturing cache coherent behaviour.", "value": ""}]}