

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'
================================================================
* Date:           Fri May 24 13:18:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.178 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_6  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 4 2 3 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 
2 --> 3 
3 --> 5 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ch = alloca i32 1" [Convolutie/source/Convolutie.c:42]   --->   Operation 8 'alloca' 'ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 65536, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln26_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln26_1"   --->   Operation 11 'read' 'add_ln26_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_r_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r_offset"   --->   Operation 12 'read' 'output_r_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_2_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_5"   --->   Operation 13 'read' 'sum_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_1_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_5"   --->   Operation 14 'read' 'sum_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_0_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_0_5"   --->   Operation 15 'read' 'sum_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 16 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln42 = store i31 0, i31 %ch" [Convolutie/source/Convolutie.c:42]   --->   Operation 17 'store' 'store_ln42' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body52"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ch_1 = load i31 %ch" [Convolutie/source/Convolutie.c:44]   --->   Operation 19 'load' 'ch_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i31 %ch_1" [Convolutie/source/Convolutie.c:42]   --->   Operation 22 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln42 = icmp_slt  i32 %zext_ln42, i32 %channels_read" [Convolutie/source/Convolutie.c:42]   --->   Operation 23 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.52ns)   --->   "%add_ln42 = add i31 %ch_1, i31 1" [Convolutie/source/Convolutie.c:42]   --->   Operation 24 'add' 'add_ln42' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc89.loopexit.exitStub, void %for.body52.split" [Convolutie/source/Convolutie.c:42]   --->   Operation 25 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i8 %output_r, i64 %output_r_offset_read" [Convolutie/source/Convolutie.c:25]   --->   Operation 26 'getelementptr' 'output_r_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i8 %input_r, i64 %add_ln26_1_read" [Convolutie/source/Convolutie.c:42]   --->   Operation 27 'getelementptr' 'input_r_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Convolutie/source/Convolutie.c:42]   --->   Operation 28 'specpipeline' 'specpipeline_ln42' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Convolutie/source/Convolutie.c:42]   --->   Operation 29 'specloopname' 'specloopname_ln42' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.52ns)   --->   "%icmp_ln43 = icmp_ult  i31 %ch_1, i31 3" [Convolutie/source/Convolutie.c:43]   --->   Operation 30 'icmp' 'icmp_ln43' <Predicate = (icmp_ln42)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %if.else, void %if.then54" [Convolutie/source/Convolutie.c:43]   --->   Operation 31 'br' 'br_ln43' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i31 %ch_1" [Convolutie/source/Convolutie.c:44]   --->   Operation 32 'trunc' 'trunc_ln44' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.70ns)   --->   "%dc = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %sum_0_5_read, i32 %sum_1_5_read, i32 %sum_2_5_read, i2 %trunc_ln44" [Convolutie/source/Convolutie.c:44]   --->   Operation 33 'mux' 'dc' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data = bitcast i32 %dc" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 34 'bitcast' 'data' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 35 'bitselect' 'xs_sign' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 36 'partselect' 'xs_exp' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 37 'trunc' 'trunc_ln342' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 38 'zext' 'zext_ln317' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 39 'add' 'add_ln317' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 41 'sub' 'sub_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 42 'sext' 'sext_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 43 'select' 'select_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln42 = store i31 %add_ln42, i31 %ch" [Convolutie/source/Convolutie.c:42]   --->   Operation 44 'store' 'store_ln42' <Predicate = (icmp_ln42)> <Delay = 1.58>

State 2 <SV = 2> <Delay = 5.84>
ST_2 : Operation 45 [1/1] (5.84ns)   --->   "%input_r_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %input_r_addr" [Convolutie/source/Convolutie.c:48]   --->   Operation 45 'read' 'input_r_addr_read' <Predicate = (icmp_ln42 & !icmp_ln43)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (2.55ns)   --->   "%result_2 = sub i32 0, i32 %val_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 46 'sub' 'result_2' <Predicate = (icmp_ln42 & icmp_ln43 & xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 47 'select' 'result' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %result, i32 8, i32 31" [Convolutie/source/Convolutie.c:45]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.31ns)   --->   "%icmp_ln45 = icmp_sgt  i24 %tmp_1, i24 0" [Convolutie/source/Convolutie.c:45]   --->   Operation 49 'icmp' 'icmp_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 3> <Delay = 2.83>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc86"   --->   Operation 50 'br' 'br_ln0' <Predicate = (icmp_ln42 & !icmp_ln43)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 31" [Convolutie/source/Convolutie.c:45]   --->   Operation 51 'bitselect' 'tmp_2' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%trunc_ln45 = trunc i32 %result" [Convolutie/source/Convolutie.c:45]   --->   Operation 52 'trunc' 'trunc_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln45_1 = select i1 %icmp_ln45, i8 255, i8 0" [Convolutie/source/Convolutie.c:45]   --->   Operation 53 'select' 'select_ln45_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %icmp_ln45, i1 %tmp_2" [Convolutie/source/Convolutie.c:45]   --->   Operation 54 'or' 'or_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i8 %select_ln45_1, i8 %trunc_ln45" [Convolutie/source/Convolutie.c:45]   --->   Operation 55 'select' 'select_ln45' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln46 = br void %for.inc86" [Convolutie/source/Convolutie.c:46]   --->   Operation 56 'br' 'br_ln46' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 1.58>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (!icmp_ln42)> <Delay = 0.00>

State 4 <SV = 1> <Delay = 5.11>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 57 'bitconcatenate' 'mantissa' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 58 'zext' 'zext_ln15' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 59 'sext' 'sext_ln18_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 60 'zext' 'zext_ln18' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 61 'lshr' 'lshr_ln18' <Predicate = (icmp_ln42 & icmp_ln43 & tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 62 'shl' 'shl_ln18' <Predicate = (icmp_ln42 & icmp_ln43 & !tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 63 'partselect' 'tmp_4' <Predicate = (icmp_ln42 & icmp_ln43 & tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 64 'partselect' 'tmp_5' <Predicate = (icmp_ln42 & icmp_ln43 & !tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.69ns)   --->   "%val_1 = select i1 %tmp, i32 %tmp_4, i32 %tmp_5" [C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44]   --->   Operation 65 'select' 'val_1' <Predicate = (icmp_ln42 & icmp_ln43)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%storereflowmerge = phi i8 %select_ln45, void %if.then54, i8 %input_r_addr_read, void %if.else" [Convolutie/source/Convolutie.c:45]   --->   Operation 66 'phi' 'storereflowmerge' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (5.84ns)   --->   "%write_ln42 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %output_r_addr, i8 %storereflowmerge, i1 1" [Convolutie/source/Convolutie.c:42]   --->   Operation 67 'write' 'write_ln42' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body52" [Convolutie/source/Convolutie.c:42]   --->   Operation 68 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 6.178ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln42', Convolutie/source/Convolutie.c:42) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:42 [18]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:44) on local variable 'ch', Convolutie/source/Convolutie.c:42 [21]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:44) [40]  (1.707 ns)
	'sub' operation 8 bit ('sub_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [50]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [52]  (0.968 ns)

 <State 2>: 5.840ns
The critical path consists of the following:
	bus read operation ('input_r_addr_read', Convolutie/source/Convolutie.c:48) on port 'input_r' (Convolutie/source/Convolutie.c:48) [36]  (5.840 ns)

 <State 3>: 2.836ns
The critical path consists of the following:
	multiplexor before 'phi' operation 8 bit ('storereflowmerge', Convolutie/source/Convolutie.c:45) with incoming values : ('input_r_addr_read', Convolutie/source/Convolutie.c:48) ('select_ln45', Convolutie/source/Convolutie.c:45) [71]  (1.588 ns)
	blocking operation 1.248 ns on control path)

 <State 4>: 5.118ns
The critical path consists of the following:
	'lshr' operation 79 bit ('lshr_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [55]  (4.420 ns)
	'select' operation 32 bit ('val', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [59]  (0.698 ns)

 <State 5>: 5.840ns
The critical path consists of the following:
	'phi' operation 8 bit ('storereflowmerge', Convolutie/source/Convolutie.c:45) with incoming values : ('input_r_addr_read', Convolutie/source/Convolutie.c:48) ('select_ln45', Convolutie/source/Convolutie.c:45) [71]  (0.000 ns)
	bus write operation ('write_ln42', Convolutie/source/Convolutie.c:42) on port 'output_r' (Convolutie/source/Convolutie.c:42) [72]  (5.840 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
