
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103510                       # Number of seconds simulated
sim_ticks                                103510159851                       # Number of ticks simulated
final_tick                               629842667607                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113844                       # Simulator instruction rate (inst/s)
host_op_rate                                   143584                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5380219                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888436                       # Number of bytes of host memory used
host_seconds                                 19239.02                       # Real time elapsed on the host
sim_insts                                  2190250581                       # Number of instructions simulated
sim_ops                                    2762410589                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4148608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6215168                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10367488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2619264                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2619264                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        32411                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        48556                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 80996                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20463                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20463                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        19785                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40079235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60044038                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               100159134                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        19785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16076                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25304415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25304415                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25304415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        19785                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40079235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60044038                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              125463549                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               248225804                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21374775                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17541465                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1989386                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8796028                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8396157                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2129234                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93483                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191362506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117343125                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21374775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10525391                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25284272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5537715                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9585397                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11571181                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1980797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229763219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.626272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.983912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204478947     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880438      0.82%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3415436      1.49%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013532      0.88%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1654524      0.72%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1459772      0.64%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          812205      0.35%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034817      0.89%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12013548      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229763219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086110                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.472727                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189785040                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11174827                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25210778                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61730                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3530836                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511844                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143833416                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3530836                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190066032                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         825955                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      9487290                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24974927                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       878173                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143790016                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         95493                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202580779                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667358495                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667358495                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30590342                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34224                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17137                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2539489                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13315182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7203317                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        69676                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1637585                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142698939                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34225                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136015577                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        62233                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16976555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35158538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229763219                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.280781                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173141307     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22520145      9.80%     85.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11781211      5.13%     90.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8326347      3.62%     93.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8318614      3.62%     97.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2974323      1.29%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2268418      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265442      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167412      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229763219                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49723     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        161682     44.53%     58.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151676     41.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114761061     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868086      1.37%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12184279      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7185064      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136015577                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.547951                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363081                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002669                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    502219683                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159709951                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133709614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136378658                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       278148                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2139337                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        96329                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3530836                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         627614                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54297                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142733164                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        16338                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13315182                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7203317                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17137                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1144159                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2185997                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134476395                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12093320                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1539178                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19278377                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19047423                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7185057                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.541750                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133709671                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133709614                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78231984                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213084067                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.538661                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367141                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19469161                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2006315                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226232383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.544857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.395749                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175913396     77.76%     77.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24539441     10.85%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9414622      4.16%     92.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964817      2.19%     94.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4209344      1.86%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2000485      0.88%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       940980      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479001      0.65%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2770297      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226232383                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2770297                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           366195447                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288997587                       # The number of ROB writes
system.switch_cpus0.timesIdled                2817188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18462585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.482258                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.482258                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.402859                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.402859                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604690413                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186759905                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133236682                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               248225804                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19286817                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15765843                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1881731                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7912161                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7563100                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1979839                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85465                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    185951762                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108384793                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19286817                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9542939                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22564324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5216902                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7994753                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11391387                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1883771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    219814416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.944283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197250092     89.73%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1073511      0.49%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1642389      0.75%     90.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2259612      1.03%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2317972      1.05%     93.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1938427      0.88%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1105107      0.50%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1636023      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10591283      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    219814416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077699                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.436638                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       183801193                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10163304                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22502983                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43595                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3303340                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3185178                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     132801518                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1330                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3303340                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184315964                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1811154                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7031589                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22042154                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1310209                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132728289                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2008                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        302785                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518677                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1593                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    184451616                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    617715281                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    617715281                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159469925                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        24981683                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36737                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21169                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3799195                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12597119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6915112                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122343                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1497490                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132570936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125776272                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25346                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15033964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35669881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5581                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    219814416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.262776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    166636818     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21686375      9.87%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11198254      5.09%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8445786      3.84%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6575352      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2639793      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1676122      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       848402      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107514      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    219814416                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22529     10.13%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81692     36.74%     46.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118154     53.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105379411     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1949805      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15568      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11569382      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6862106      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125776272                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.506701                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222375                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001768                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    471614681                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147641943                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    123890704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     125998647                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       293156                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2073245                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169443                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           90                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3303340                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1536472                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       124363                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132607653                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12597119                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6915112                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21149                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097397                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1069162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2166559                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124064170                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10906521                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1712102                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17766866                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17531520                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6860345                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.499804                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             123890830                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            123890704                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71295459                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        190998759                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.499105                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373277                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93394800                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114786051                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17822883                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31136                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1912721                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    216511076                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378993                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    169581528     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23139178     10.69%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8794776      4.06%     93.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4242009      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3511748      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2102543      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1778173      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786419      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2574702      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    216511076                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93394800                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114786051                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17269543                       # Number of memory references committed
system.switch_cpus1.commit.loads             10523874                       # Number of loads committed
system.switch_cpus1.commit.membars              15568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16462588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103464487                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2342117                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2574702                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           346545308                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          268521410                       # The number of ROB writes
system.switch_cpus1.timesIdled                2905791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28411388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93394800                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114786051                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93394800                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.657812                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.657812                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.376249                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.376249                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       559162637                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      171897874                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123600570                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31136                       # number of misc regfile writes
system.l20.replacements                         39510                       # number of replacements
system.l20.tagsinuse                              128                       # Cycle average of tags in use
system.l20.total_refs                             465                       # Total number of references to valid blocks.
system.l20.sampled_refs                         39638                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.011731                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           25.050110                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.051593                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   102.772724                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.125573                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.195704                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000403                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.802912                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000981                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          445                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    445                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7101                       # number of Writeback hits
system.l20.Writeback_hits::total                 7101                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          445                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          445                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        32411                       # number of ReadReq misses
system.l20.ReadReq_misses::total                32427                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        32411                       # number of demand (read+write) misses
system.l20.demand_misses::total                 32427                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        32411                       # number of overall misses
system.l20.overall_misses::total                32427                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2950727                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6587739683                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6590690410                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2950727                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6587739683                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6590690410                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2950727                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6587739683                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6590690410                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32856                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32872                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7101                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7101                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32856                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32872                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32856                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32872                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.986456                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.986463                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.986456                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.986463                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.986456                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.986463                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 184420.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 203256.292092                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 203246.998181                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 184420.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 203256.292092                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 203246.998181                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 184420.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 203256.292092                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 203246.998181                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6657                       # number of writebacks
system.l20.writebacks::total                     6657                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        32411                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           32427                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        32411                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            32427                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        32411                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           32427                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1992573                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4644092535                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4646085108                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1992573                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4644092535                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4646085108                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1992573                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4644092535                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4646085108                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.986456                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.986463                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.986456                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.986463                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.986456                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.986463                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124535.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 143287.542347                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 143278.289944                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124535.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 143287.542347                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 143278.289944                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124535.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 143287.542347                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 143278.289944                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         63171                       # number of replacements
system.l21.tagsinuse                       127.999104                       # Cycle average of tags in use
system.l21.total_refs                             804                       # Total number of references to valid blocks.
system.l21.sampled_refs                         63299                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.012702                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           30.703602                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.019418                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    97.192854                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.083229                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.239872                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000152                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.759319                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000650                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          800                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    800                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14608                       # number of Writeback hits
system.l21.Writeback_hits::total                14608                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          800                       # number of demand (read+write) hits
system.l21.demand_hits::total                     800                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          800                       # number of overall hits
system.l21.overall_hits::total                    800                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        48551                       # number of ReadReq misses
system.l21.ReadReq_misses::total                48564                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        48556                       # number of demand (read+write) misses
system.l21.demand_misses::total                 48569                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        48556                       # number of overall misses
system.l21.overall_misses::total                48569                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2665281                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9909392609                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9912057890                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1007291                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1007291                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2665281                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9910399900                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9913065181                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2665281                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9910399900                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9913065181                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49351                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49364                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14608                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14608                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49356                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49369                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49356                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49369                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.983790                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.983794                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.983791                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.983795                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.983791                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.983795                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 205021.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204102.749871                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204102.995841                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 201458.200000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 201458.200000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 205021.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204102.477552                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204102.723569                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 205021.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204102.477552                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204102.723569                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               13806                       # number of writebacks
system.l21.writebacks::total                    13806                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        48551                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           48564                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        48556                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            48569                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        48556                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           48569                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1882949                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6987486073                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6989369022                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       705573                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       705573                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1882949                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6988191646                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6990074595                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1882949                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6988191646                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6990074595                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.983790                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.983794                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.983791                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.983795                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.983791                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.983795                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144842.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143920.538671                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143920.785397                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 141114.600000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 141114.600000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 144842.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143920.249732                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143920.496510                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 144842.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143920.249732                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143920.496510                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996544                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011578816                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189564.536797                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996544                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11571162                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11571162                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11571162                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11571162                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11571162                       # number of overall hits
system.cpu0.icache.overall_hits::total       11571162                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3611789                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3611789                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3611789                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3611789                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3611789                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3611789                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11571181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11571181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11571181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11571181                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11571181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11571181                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 190094.157895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 190094.157895                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 190094.157895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 190094.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 190094.157895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 190094.157895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3084159                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3084159                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3084159                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3084159                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3084159                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3084159                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 192759.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 192759.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 192759.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 192759.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 192759.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 192759.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32856                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162364582                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33112                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.496678                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.306800                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.693200                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9009735                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9009735                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17110                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17110                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16082544                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16082544                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16082544                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16082544                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84782                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84782                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84782                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18725693385                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18725693385                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18725693385                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18725693385                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18725693385                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18725693385                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9094517                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9094517                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16167326                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16167326                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16167326                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16167326                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009322                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009322                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005244                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005244                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005244                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005244                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 220868.738470                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 220868.738470                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 220868.738470                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 220868.738470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 220868.738470                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 220868.738470                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7101                       # number of writebacks
system.cpu0.dcache.writebacks::total             7101                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51926                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51926                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51926                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51926                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51926                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32856                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32856                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32856                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32856                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32856                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6899937005                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6899937005                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6899937005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6899937005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6899937005                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6899937005                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 210005.387296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 210005.387296                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 210005.387296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 210005.387296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 210005.387296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 210005.387296                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997237                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008254769                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045141.519270                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997237                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11391367                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11391367                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11391367                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11391367                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11391367                       # number of overall hits
system.cpu1.icache.overall_hits::total       11391367                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3707467                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3707467                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3707467                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3707467                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3707467                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3707467                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11391387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11391387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11391387                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11391387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11391387                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11391387                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 185373.350000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 185373.350000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 185373.350000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 185373.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 185373.350000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 185373.350000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2773512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2773512                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2773512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2773512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2773512                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2773512                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 213347.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 213347.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 213347.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49356                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170308012                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49612                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3432.798758                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.304159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.695841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8001900                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8001900                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6710885                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6710885                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16411                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16411                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15568                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14712785                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14712785                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14712785                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14712785                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140921                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2687                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2687                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143608                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143608                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143608                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143608                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31627307225                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31627307225                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    485670193                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    485670193                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32112977418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32112977418                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32112977418                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32112977418                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8142821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8142821                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6713572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6713572                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14856393                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14856393                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14856393                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14856393                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017306                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017306                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009666                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009666                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009666                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009666                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 224432.889527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 224432.889527                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 180748.117975                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 180748.117975                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 223615.518759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 223615.518759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 223615.518759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 223615.518759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       980955                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 122619.375000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14608                       # number of writebacks
system.cpu1.dcache.writebacks::total            14608                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91570                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91570                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2682                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2682                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94252                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94252                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94252                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49351                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49351                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49356                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49356                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49356                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10388841329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10388841329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1048791                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1048791                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10389890120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10389890120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10389890120                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10389890120                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006061                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003322                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003322                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003322                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003322                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 210509.236469                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 210509.236469                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 209758.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 209758.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 210509.160386                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 210509.160386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 210509.160386                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 210509.160386                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
