##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Impresora_IntClock
		4.4::Critical Path Report for LCD_1_IntClock
		4.5::Critical Path Report for LCD_2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.5::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
		5.6::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
		5.7::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
		5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                    | Frequency: 54.21 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 56.30 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: Impresora_IntClock         | Frequency: 53.37 MHz  | Target: 0.08 MHz   | 
Clock: LCD_1_IntClock             | Frequency: 48.48 MHz  | Target: 0.46 MHz   | 
Clock: LCD_2_IntClock             | Frequency: 39.89 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             2.175e+007       21731553    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_1             41666.7          24129       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Impresora_IntClock  41666.7          25379       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_1_IntClock      41666.7          25369       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           LCD_2_IntClock      41666.7          23904       N/A              N/A         N/A              N/A         N/A              N/A         
Impresora_IntClock  Impresora_IntClock  1.30417e+007     13022930    N/A              N/A         N/A              N/A         N/A              N/A         
LCD_1_IntClock      LCD_1_IntClock      2.16667e+006     2146038     N/A              N/A         N/A              N/A         N/A              N/A         
LCD_2_IntClock      LCD_2_IntClock      2.16667e+006     2141601     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_LCD_1(0)_PAD   32788         LCD_1_IntClock:R             
Tx_LCD_2(0)_PAD   28960         LCD_2_IntClock:R             
Tx_Print(0)_PAD   34105         Impresora_IntClock:R         
Tx_TW(0)_PAD      34994         Clock_1:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 54.21 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21731553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell33   6186   7436  21731553  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell33   3350  10786  21731553  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    2300  13087  21731553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23904p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell4         2805   2805  23904  RISE       1
\LCD_2:BUART:rx_postpoll\/main_0         macrocell16     5843   8648  23904  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell16     3350  11998  23904  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2294  14293  23904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Impresora_IntClock
************************************************
Clock: Impresora_IntClock
Frequency: 53.37 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 13022930p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18236
-------------------------------------   ----- 
End-of-path arrival time (ps)           18236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13022930  RISE       1
\Impresora:BUART:tx_status_0\/main_2                 macrocell22     4484   8064  13022930  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell22     3350  11414  13022930  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell5    6823  18236  13022930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LCD_1_IntClock
********************************************
Clock: LCD_1_IntClock
Frequency: 48.48 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15268
-------------------------------------   ----- 
End-of-path arrival time (ps)           15268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_counter_load\/main_1  macrocell6    8362   9612  2146038  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell6    3350  12962  2146038  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2306  15268  2146038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LCD_2_IntClock
********************************************
Clock: LCD_2_IntClock
Frequency: 39.89 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2141601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24566
-------------------------------------   ----- 
End-of-path arrival time (ps)           24566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q        macrocell56    1250   1250  2141601  RISE       1
\LCD_2:BUART:tx_status_0\/main_3  macrocell13   13814  15064  2141601  RISE       1
\LCD_2:BUART:tx_status_0\/q       macrocell13    3350  18414  2141601  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0  statusicell3   6152  24566  2141601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. LCD_1_IntClock:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25369p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                           iocell3         2485   2485  25369  RISE       1
\LCD_1:BUART:rx_postpoll\/main_0         macrocell7      4701   7186  25369  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell7      3350  10536  25369  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  12828  25369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD_2_IntClock:R)
****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23904p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell4         2805   2805  23904  RISE       1
\LCD_2:BUART:rx_postpoll\/main_0         macrocell16     5843   8648  23904  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell16     3350  11998  23904  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2294  14293  23904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Impresora_IntClock:R)
********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25379p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12818
-------------------------------------   ----- 
End-of-path arrival time (ps)           12818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell1         2092   2092  25379  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell25     5063   7155  25379  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell25     3350  10505  25379  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2313  12818  25379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 24129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14028
-------------------------------------   ----- 
End-of-path arrival time (ps)           14028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell8        2503   2503  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell34    5578   8081  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell34    3350  11431  24129  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell102   2597  14028  24129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1


5.5::Critical Path Report for (LCD_1_IntClock:R vs. LCD_1_IntClock:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15268
-------------------------------------   ----- 
End-of-path arrival time (ps)           15268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_counter_load\/main_1  macrocell6    8362   9612  2146038  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell6    3350  12962  2146038  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2306  15268  2146038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1


5.6::Critical Path Report for (LCD_2_IntClock:R vs. LCD_2_IntClock:R)
*********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2141601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24566
-------------------------------------   ----- 
End-of-path arrival time (ps)           24566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q        macrocell56    1250   1250  2141601  RISE       1
\LCD_2:BUART:tx_status_0\/main_3  macrocell13   13814  15064  2141601  RISE       1
\LCD_2:BUART:tx_status_0\/q       macrocell13    3350  18414  2141601  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0  statusicell3   6152  24566  2141601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1


5.7::Critical Path Report for (Impresora_IntClock:R vs. Impresora_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 13022930p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18236
-------------------------------------   ----- 
End-of-path arrival time (ps)           18236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13022930  RISE       1
\Impresora:BUART:tx_status_0\/main_2                 macrocell22     4484   8064  13022930  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell22     3350  11414  13022930  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell5    6823  18236  13022930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1


5.8::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21731553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell33   6186   7436  21731553  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell33   3350  10786  21731553  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    2300  13087  21731553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23904p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14293
-------------------------------------   ----- 
End-of-path arrival time (ps)           14293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                           iocell4         2805   2805  23904  RISE       1
\LCD_2:BUART:rx_postpoll\/main_0         macrocell16     5843   8648  23904  RISE       1
\LCD_2:BUART:rx_postpoll\/q              macrocell16     3350  11998  23904  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2294  14293  23904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 24129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14028
-------------------------------------   ----- 
End-of-path arrival time (ps)           14028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                  iocell8        2503   2503  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0          macrocell34    5578   8081  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/q               macrocell34    3350  11431  24129  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_3  macrocell102   2597  14028  24129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 24129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14028
-------------------------------------   ----- 
End-of-path arrival time (ps)           14028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                            iocell8        2503   2503  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0    macrocell34    5578   8081  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/q         macrocell34    3350  11431  24129  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_3  macrocell104   2597  14028  24129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24160p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14037
-------------------------------------   ----- 
End-of-path arrival time (ps)           14037
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                                 iocell8          2503   2503  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0         macrocell34      5578   8081  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/q              macrocell34      3350  11431  24129  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2606  14037  24160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 24429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13727
-------------------------------------   ----- 
End-of-path arrival time (ps)           13727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell8       2503   2503  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0  macrocell34   5578   8081  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell34   3350  11431  24129  RISE       1
\Surtidor:BUART:rx_state_0\/main_3   macrocell92   2296  13727  24429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_status_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 24429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13727
-------------------------------------   ----- 
End-of-path arrival time (ps)           13727
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell8        2503   2503  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/main_0  macrocell34    5578   8081  24129  RISE       1
\Surtidor:BUART:rx_postpoll\/q       macrocell34    3350  11431  24129  RISE       1
\Surtidor:BUART:rx_status_3\/main_3  macrocell101   2296  13727  24429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25369p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12828
-------------------------------------   ----- 
End-of-path arrival time (ps)           12828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                           iocell3         2485   2485  25369  RISE       1
\LCD_1:BUART:rx_postpoll\/main_0         macrocell7      4701   7186  25369  RISE       1
\LCD_1:BUART:rx_postpoll\/q              macrocell7      3350  10536  25369  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2292  12828  25369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25379p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12818
-------------------------------------   ----- 
End-of-path arrival time (ps)           12818
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                               iocell1         2092   2092  25379  RISE       1
\Impresora:BUART:rx_postpoll\/main_0         macrocell25     5063   7155  25379  RISE       1
\Impresora:BUART:rx_postpoll\/q              macrocell25     3350  10505  25379  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2313  12818  25379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 28511p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                   iocell3       2485   2485  25369  RISE       1
\LCD_1:BUART:rx_state_0\/main_0  macrocell43   7160   9645  28511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 28511p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9645
-------------------------------------   ---- 
End-of-path arrival time (ps)           9645
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                    iocell3       2485   2485  25369  RISE       1
\LCD_1:BUART:rx_status_3\/main_0  macrocell51   7160   9645  28511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_last\/main_0
Capture Clock  : \LCD_1:BUART:rx_last\/clock_0
Path slack     : 29142p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9015
-------------------------------------   ---- 
End-of-path arrival time (ps)           9015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                iocell3       2485   2485  25369  RISE       1
\LCD_1:BUART:rx_last\/main_0  macrocell52   6530   9015  29142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29509p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb   iocell4       2805   2805  23904  RISE       1
MODIN5_1/main_2  macrocell65   5843   8648  29509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29509p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb   iocell4       2805   2805  23904  RISE       1
MODIN5_0/main_2  macrocell66   5843   8648  29509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : \LCD_1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 30057p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8100
-------------------------------------   ---- 
End-of-path arrival time (ps)           8100
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb                   iocell3       2485   2485  25369  RISE       1
\LCD_1:BUART:rx_state_2\/main_0  macrocell46   5615   8100  30057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 30065p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8092
-------------------------------------   ---- 
End-of-path arrival time (ps)           8092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                         iocell8       2503   2503  24129  RISE       1
\Surtidor:BUART:rx_state_2\/main_0  macrocell95   5589   8092  30065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 30071p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8086
-------------------------------------   ---- 
End-of-path arrival time (ps)           8086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                   iocell4       2805   2805  23904  RISE       1
\LCD_2:BUART:rx_state_0\/main_5  macrocell59   5281   8086  30071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 30078p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                   iocell4       2805   2805  23904  RISE       1
\LCD_2:BUART:rx_state_2\/main_5  macrocell62   5273   8078  30078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 30078p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                    iocell4       2805   2805  23904  RISE       1
\LCD_2:BUART:rx_status_3\/main_5  macrocell67   5273   8078  30078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_2(0)/fb
Path End       : \LCD_2:BUART:rx_last\/main_0
Capture Clock  : \LCD_2:BUART:rx_last\/clock_0
Path slack     : 30078p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_2_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_2(0)/in_clock                                        iocell4             0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_2(0)/fb                iocell4       2805   2805  23904  RISE       1
\LCD_2:BUART:rx_last\/main_0  macrocell68   5273   8078  30078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_state_2\/main_0
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 30083p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8074
-------------------------------------   ---- 
End-of-path arrival time (ps)           8074
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                       iocell1       2092   2092  25379  RISE       1
\Impresora:BUART:rx_state_2\/main_0  macrocell78   5982   8074  30083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_state_0\/main_0
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 30217p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                       iocell1       2092   2092  25379  RISE       1
\Impresora:BUART:rx_state_0\/main_0  macrocell75   5848   7940  30217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_status_3\/main_0
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 30217p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7940
-------------------------------------   ---- 
End-of-path arrival time (ps)           7940
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                        iocell1       2092   2092  25379  RISE       1
\Impresora:BUART:rx_status_3\/main_0  macrocell83   5848   7940  30217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:pollcount_1\/main_0
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 30967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell8       2503   2503  24129  RISE       1
\Surtidor:BUART:pollcount_1\/main_0  macrocell98   4686   7189  30967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:pollcount_0\/main_0
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 30967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                          iocell8       2503   2503  24129  RISE       1
\Surtidor:BUART:pollcount_0\/main_0  macrocell99   4686   7189  30967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)/fb
Path End       : \Surtidor:BUART:rx_last\/main_0
Capture Clock  : \Surtidor:BUART:rx_last\/clock_0
Path slack     : 30967p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_1:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)/in_clock                                           iocell8             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_TW(0)/fb                      iocell8        2503   2503  24129  RISE       1
\Surtidor:BUART:rx_last\/main_0  macrocell103   4686   7189  30967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell103        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30971p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb   iocell3       2485   2485  25369  RISE       1
MODIN1_1/main_0  macrocell49   4701   7186  30971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD_1(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30971p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#52 vs. LCD_1_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7186
-------------------------------------   ---- 
End-of-path arrival time (ps)           7186
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD_1(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_LCD_1(0)/fb   iocell3       2485   2485  25369  RISE       1
MODIN1_0/main_0  macrocell50   4701   7186  30971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 31002p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell1       2092   2092  25379  RISE       1
MODIN9_1/main_0  macrocell81   5063   7155  31002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 31002p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell1       2092   2092  25379  RISE       1
MODIN9_0/main_0  macrocell82   5063   7155  31002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Impresora:BUART:rx_last\/main_0
Capture Clock  : \Impresora:BUART:rx_last\/clock_0
Path slack     : 31002p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Impresora_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell1             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                    iocell1       2092   2092  25379  RISE       1
\Impresora:BUART:rx_last\/main_0  macrocell84   5063   7155  31002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell84         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_2:BUART:sTX:TxSts\/clock
Path slack     : 2141601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24566
-------------------------------------   ----- 
End-of-path arrival time (ps)           24566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q        macrocell56    1250   1250  2141601  RISE       1
\LCD_2:BUART:tx_status_0\/main_3  macrocell13   13814  15064  2141601  RISE       1
\LCD_2:BUART:tx_status_0\/q       macrocell13    3350  18414  2141601  RISE       1
\LCD_2:BUART:sTX:TxSts\/status_0  statusicell3   6152  24566  2141601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxSts\/clock                              statusicell3        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144683p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15794
-------------------------------------   ----- 
End-of-path arrival time (ps)           15794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q                      macrocell56     1250   1250  2141601  RISE       1
\LCD_2:BUART:counter_load_not\/main_2           macrocell11     8885  10135  2144683  RISE       1
\LCD_2:BUART:counter_load_not\/q                macrocell11     3350  13485  2144683  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2309  15794  2144683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2146038p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15268
-------------------------------------   ----- 
End-of-path arrival time (ps)           15268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q            macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_counter_load\/main_1  macrocell6    8362   9612  2146038  RISE       1
\LCD_1:BUART:rx_counter_load\/q       macrocell6    3350  12962  2146038  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/load   count7cell    2306  15268  2146038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2148991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11666
-------------------------------------   ----- 
End-of-path arrival time (ps)           11666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   2510   2510  2148991  RISE       1
\LCD_2:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     2896   5406  2148991  RISE       1
\LCD_2:BUART:tx_bitclk_enable_pre\/q           macrocell12     3350   8756  2148991  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2910  11666  2148991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2149259p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16907
-------------------------------------   ----- 
End-of-path arrival time (ps)           16907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  2149259  RISE       1
\LCD_2:BUART:rx_status_4\/main_1                 macrocell17     3648   7228  2149259  RISE       1
\LCD_2:BUART:rx_status_4\/q                      macrocell17     3350  10578  2149259  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_4                 statusicell4    6330  16907  2149259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2149712p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10944
-------------------------------------   ----- 
End-of-path arrival time (ps)           10944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q                macrocell43     1250   1250  2146038  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   9694  10944  2149712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2149745p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10912
-------------------------------------   ----- 
End-of-path arrival time (ps)           10912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q                macrocell55     1250   1250  2144854  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   9662  10912  2149745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2150012p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10644
-------------------------------------   ----- 
End-of-path arrival time (ps)           10644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  2150012  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2551   5061  2150012  RISE       1
\LCD_1:BUART:tx_bitclk_enable_pre\/q           macrocell3      3350   8411  2150012  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   2233  10644  2150012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2150292p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15875
-------------------------------------   ----- 
End-of-path arrival time (ps)           15875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2150292  RISE       1
\LCD_1:BUART:rx_status_4\/main_1                 macrocell8      2303   5883  2150292  RISE       1
\LCD_1:BUART:rx_status_4\/q                      macrocell8      3350   9233  2150292  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_4                 statusicell2    6642  15875  2150292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:txn\/main_4
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2150482p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q  macrocell56   1250   1250  2141601  RISE       1
\LCD_2:BUART:txn\/main_4    macrocell53  11425  12675  2150482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2150494p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9982
-------------------------------------   ---- 
End-of-path arrival time (ps)           9982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                      macrocell39     1250   1250  2150494  RISE       1
\LCD_1:BUART:counter_load_not\/main_1           macrocell2      3122   4372  2150494  RISE       1
\LCD_1:BUART:counter_load_not\/q                macrocell2      3350   7722  2150494  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2260   9982  2150494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:txn\/main_2
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2150611p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12546
-------------------------------------   ----- 
End-of-path arrival time (ps)           12546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q  macrocell55   1250   1250  2144854  RISE       1
\LCD_2:BUART:txn\/main_2    macrocell53  11296  12546  2150611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2150920p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2144416  RISE       1
\LCD_2:BUART:tx_state_0\/main_2                  macrocell55     8657  12237  2150920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2151263p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell54   1250   1250  2145574  RISE       1
\LCD_2:BUART:tx_state_0\/main_0  macrocell55  10644  11894  2151263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2151263p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11894
-------------------------------------   ----- 
End-of-path arrival time (ps)           11894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell54   1250   1250  2145574  RISE       1
\LCD_2:BUART:tx_state_2\/main_0  macrocell56  10644  11894  2151263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD_2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2151450p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -5360
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2161307

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q            macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_counter_load\/main_2  macrocell15   3004   4254  2151450  RISE       1
\LCD_2:BUART:rx_counter_load\/q       macrocell15   3350   7604  2151450  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/load   count7cell    2252   9856  2151450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2151643p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9014
-------------------------------------   ---- 
End-of-path arrival time (ps)           9014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  2147426  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7764   9014  2151643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2153022p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell56   1250   1250  2141601  RISE       1
\LCD_2:BUART:tx_state_1\/main_2  macrocell54   8885  10135  2153022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2153193p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9964
-------------------------------------   ---- 
End-of-path arrival time (ps)           9964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell55   1250   1250  2144854  RISE       1
\LCD_2:BUART:tx_state_1\/main_1  macrocell54   8714   9964  2153193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2153545p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q         macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_1  macrocell44   8362   9612  2153545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2153545p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_state_3\/main_1  macrocell45   8362   9612  2153545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2153545p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_state_2\/main_2  macrocell46   8362   9612  2153545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD_1:BUART:sTX:TxSts\/clock
Path slack     : 2153619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12547
-------------------------------------   ----- 
End-of-path arrival time (ps)           12547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153619  RISE       1
\LCD_1:BUART:tx_status_0\/main_2                 macrocell4      3365   6945  2153619  RISE       1
\LCD_1:BUART:tx_status_0\/q                      macrocell4      3350  10295  2153619  RISE       1
\LCD_1:BUART:sTX:TxSts\/status_0                 statusicell1    2252  12547  2153619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxSts\/clock                              statusicell1        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2154414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell57   1250   1250  2146485  RISE       1
\LCD_2:BUART:tx_state_0\/main_4  macrocell55   7493   8743  2154414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2154414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8743
-------------------------------------   ---- 
End-of-path arrival time (ps)           8743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell57   1250   1250  2146485  RISE       1
\LCD_2:BUART:tx_state_2\/main_3  macrocell56   7493   8743  2154414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154548p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154548  RISE       1
\LCD_1:BUART:rx_state_0\/main_9         macrocell43   6669   8609  2154548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154559p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8597
-------------------------------------   ---- 
End-of-path arrival time (ps)           8597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154559  RISE       1
\LCD_1:BUART:rx_state_0\/main_10        macrocell43   6657   8597  2154559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154595  RISE       1
\LCD_1:BUART:rx_state_0\/main_8         macrocell43   6622   8562  2154595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154757p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  2154757  RISE       1
\LCD_1:BUART:rx_state_0\/main_3   macrocell43   7150   8400  2154757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2154757p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  2154757  RISE       1
\LCD_1:BUART:rx_status_3\/main_3  macrocell51   7150   8400  2154757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \LCD_1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154777p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                       macrocell49   1250   1250  2152537  RISE       1
\LCD_1:BUART:rx_state_0\/main_6  macrocell43   7130   8380  2154777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \LCD_1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2154777p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8380
-------------------------------------   ---- 
End-of-path arrival time (ps)           8380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                        macrocell49   1250   1250  2152537  RISE       1
\LCD_1:BUART:rx_status_3\/main_6  macrocell51   7130   8380  2154777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:txn\/main_1
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2154782p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8375
-------------------------------------   ---- 
End-of-path arrival time (ps)           8375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q  macrocell54   1250   1250  2145574  RISE       1
\LCD_2:BUART:txn\/main_1    macrocell53   7125   8375  2154782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  2147426  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_0  macrocell44   6974   8224  2154933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2154933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  2147426  RISE       1
\LCD_1:BUART:rx_state_3\/main_0    macrocell45   6974   8224  2154933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2154933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  2147426  RISE       1
\LCD_1:BUART:rx_state_2\/main_1    macrocell46   6974   8224  2154933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154936p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5720
-------------------------------------   ---- 
End-of-path arrival time (ps)           5720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q                macrocell39     1250   1250  2150494  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4470   5720  2154936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \LCD_1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2154983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                       macrocell50   1250   1250  2152825  RISE       1
\LCD_1:BUART:rx_state_0\/main_7  macrocell43   6924   8174  2154983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \LCD_1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2154983p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8174
-------------------------------------   ---- 
End-of-path arrival time (ps)           8174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                        macrocell50   1250   1250  2152825  RISE       1
\LCD_1:BUART:rx_status_3\/main_7  macrocell51   6924   8174  2154983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q                macrocell54     1250   1250  2145574  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   4383   5633  2155024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_2:BUART:txn\/main_3
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2155157p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:TxShifter:u0\/clock                       datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  2155157  RISE       1
\LCD_2:BUART:txn\/main_3                macrocell53     3629   7999  2155157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD_1:BUART:txn\/main_3
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2155191p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2155191  RISE       1
\LCD_1:BUART:txn\/main_3                macrocell37     3596   7966  2155191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2155399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell46   1250   1250  2150625  RISE       1
\LCD_1:BUART:rx_state_0\/main_5  macrocell43   6507   7757  2155399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q               macrocell46   1250   1250  2150625  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_3  macrocell48   6507   7757  2155399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2155399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q        macrocell46   1250   1250  2150625  RISE       1
\LCD_1:BUART:rx_status_3\/main_5  macrocell51   6507   7757  2155399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155502p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q                macrocell59     1250   1250  2151624  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3905   5155  2155502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2155530p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell45   1250   1250  2150919  RISE       1
\LCD_1:BUART:rx_state_0\/main_4  macrocell43   6377   7627  2155530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155530p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q               macrocell45   1250   1250  2150919  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_2  macrocell48   6377   7627  2155530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2155530p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q        macrocell45   1250   1250  2150919  RISE       1
\LCD_1:BUART:rx_status_3\/main_4  macrocell51   6377   7627  2155530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155659p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q         macrocell58     1250   1250  2151628  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3748   4998  2155659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:txn\/main_5
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2155698p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q  macrocell57   1250   1250  2146485  RISE       1
\LCD_2:BUART:txn\/main_5   macrocell53   6208   7458  2155698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:txn\/main_2
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2155778p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7378
-------------------------------------   ---- 
End-of-path arrival time (ps)           7378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q  macrocell39   1250   1250  2150494  RISE       1
\LCD_1:BUART:txn\/main_2    macrocell37   6128   7378  2155778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156127p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  2154757  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3280   4530  2156127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2156168p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q       macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_state_0\/main_2  macrocell43   5739   6989  2156168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156168p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q               macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_1  macrocell48   5739   6989  2156168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_0\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2156168p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_0\/q        macrocell43   1250   1250  2146038  RISE       1
\LCD_1:BUART:rx_status_3\/main_2  macrocell51   5739   6989  2156168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156198p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q          macrocell63     1250   1250  2156198  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3208   4458  2156198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD_1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2156211p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153619  RISE       1
\LCD_1:BUART:tx_state_0\/main_2                  macrocell39     3365   6945  2156211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2156234p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell56   1250   1250  2141601  RISE       1
\LCD_2:BUART:tx_state_0\/main_3  macrocell55   5673   6923  2156234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_2\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2156234p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_2\/q       macrocell56   1250   1250  2141601  RISE       1
\LCD_2:BUART:tx_state_2\/main_2  macrocell56   5673   6923  2156234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156578p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -6010
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q                macrocell38     1250   1250  2150794  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   2828   4078  2156578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:TxShifter:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_status_3\/q
Path End       : \LCD_2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_2:BUART:sRX:RxSts\/clock
Path slack     : 2156611p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_status_3\/q       macrocell67    1250   1250  2156611  RISE       1
\LCD_2:BUART:sRX:RxSts\/status_3  statusicell4   8305   9555  2156611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxSts\/clock                              statusicell4        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD_2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6015
-------------------------------------   ---- 
End-of-path arrival time (ps)           6015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell65   1250   1250  2153673  RISE       1
\LCD_2:BUART:rx_state_0\/main_6  macrocell59   4765   6015  2157141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154559  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_7       macrocell44   3873   5813  2157343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154559  RISE       1
\LCD_1:BUART:rx_state_3\/main_7         macrocell45   3873   5813  2157343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2154559  RISE       1
\LCD_1:BUART:rx_state_2\/main_9         macrocell46   3873   5813  2157343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2157390p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2156198  RISE       1
\LCD_2:BUART:rx_state_0\/main_2   macrocell59   4517   5767  2157390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157390p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q   macrocell63   1250   1250  2156198  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_2  macrocell60   4517   5767  2157390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2157390p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2156198  RISE       1
\LCD_2:BUART:rx_state_3\/main_2   macrocell61   4517   5767  2157390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:txn\/main_1
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2157419p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q  macrocell38   1250   1250  2150794  RISE       1
\LCD_1:BUART:txn\/main_1    macrocell37   4488   5738  2157419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_1\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2157522p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_1\/q       macrocell54   1250   1250  2145574  RISE       1
\LCD_2:BUART:tx_state_1\/main_0  macrocell54   4384   5634  2157522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:txn\/main_4
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2157567p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5590
-------------------------------------   ---- 
End-of-path arrival time (ps)           5590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q  macrocell40   1250   1250  2150938  RISE       1
\LCD_1:BUART:txn\/main_4    macrocell37   4340   5590  2157567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD_2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2157665p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5492
-------------------------------------   ---- 
End-of-path arrival time (ps)           5492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                        macrocell65   1250   1250  2153673  RISE       1
\LCD_2:BUART:rx_status_3\/main_6  macrocell67   4242   5492  2157665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:txn\/main_5
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2157673p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q  macrocell41   1250   1250  2150785  RISE       1
\LCD_1:BUART:txn\/main_5   macrocell37   4234   5484  2157673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_load_fifo\/q
Path End       : \LCD_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157703p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_load_fifo\/q            macrocell44     1250   1250  2151303  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4584   5834  2157703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxShifter:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  2154757  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_2  macrocell44   4193   5443  2157714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  2154757  RISE       1
\LCD_1:BUART:rx_state_3\/main_2   macrocell45   4193   5443  2157714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_bitclk_enable\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  2154757  RISE       1
\LCD_1:BUART:rx_state_2\/main_3   macrocell46   4193   5443  2157714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_2:BUART:tx_bitclk\/clock_0
Path slack     : 2157751p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   2510   2510  2148991  RISE       1
\LCD_2:BUART:tx_bitclk\/main_0                 macrocell57     2896   5406  2157751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157786p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154548  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_6       macrocell44   3431   5371  2157786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157786p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154548  RISE       1
\LCD_1:BUART:rx_state_3\/main_6         macrocell45   3431   5371  2157786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157786p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2154548  RISE       1
\LCD_1:BUART:rx_state_2\/main_8         macrocell46   3431   5371  2157786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_bitclk\/q
Path End       : \LCD_2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_2:BUART:tx_state_1\/clock_0
Path slack     : 2157856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_bitclk\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_bitclk\/q        macrocell57   1250   1250  2146485  RISE       1
\LCD_2:BUART:tx_state_1\/main_3  macrocell54   4051   5301  2157856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_1\/clock_0                           macrocell54         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154595  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_5       macrocell44   3280   5220  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2157937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154595  RISE       1
\LCD_1:BUART:rx_state_3\/main_5         macrocell45   3280   5220  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2157937p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2154595  RISE       1
\LCD_1:BUART:rx_state_2\/main_7         macrocell46   3280   5220  2157937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2157980p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell39   1250   1250  2150494  RISE       1
\LCD_1:BUART:tx_state_0\/main_1  macrocell39   3927   5177  2157980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2157980p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell39   1250   1250  2150494  RISE       1
\LCD_1:BUART:tx_state_2\/main_1  macrocell40   3927   5177  2157980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD_1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158081p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  2150012  RISE       1
\LCD_1:BUART:tx_bitclk\/main_0                 macrocell41     2566   5076  2158081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158125p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2156198  RISE       1
\LCD_2:BUART:rx_state_2\/main_2   macrocell62   3782   5032  2158125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_bitclk_enable\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158125p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_bitclk_enable\/q  macrocell63   1250   1250  2156198  RISE       1
\LCD_2:BUART:rx_status_3\/main_2  macrocell67   3782   5032  2158125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158131p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q         macrocell46   1250   1250  2150625  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_4  macrocell44   3775   5025  2158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158131p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell46   1250   1250  2150625  RISE       1
\LCD_1:BUART:rx_state_3\/main_4  macrocell45   3775   5025  2158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_2\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158131p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_2\/q       macrocell46   1250   1250  2150625  RISE       1
\LCD_1:BUART:rx_state_2\/main_5  macrocell46   3775   5025  2158131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158139p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell49   1250   1250  2152537  RISE       1
MODIN1_1/main_3  macrocell49   3768   5018  2158139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158286  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_1   macrocell47   2930   4870  2158286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158286  RISE       1
MODIN1_1/main_2                         macrocell49   2930   4870  2158286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158286p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158286  RISE       1
MODIN1_0/main_2                         macrocell50   2930   4870  2158286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158287p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158287  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_2   macrocell47   2929   4869  2158287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158291  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/main_0   macrocell47   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_bitclk_enable\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158291  RISE       1
MODIN1_1/main_1                         macrocell49   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158291p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158291  RISE       1
MODIN1_0/main_1                         macrocell50   2926   4866  2158291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158377p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4780
-------------------------------------   ---- 
End-of-path arrival time (ps)           4780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158377  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_2   macrocell63   2840   4780  2158377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_0   macrocell63   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
MODIN5_1/main_0                         macrocell65   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158388  RISE       1
MODIN5_0/main_0                         macrocell66   2828   4768  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD_2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD_2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158401  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/main_1   macrocell63   2815   4755  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_bitclk_enable\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158401  RISE       1
MODIN5_1/main_1                         macrocell65   2815   4755  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158401  RISE       1
MODIN5_0/main_1                         macrocell66   2815   4755  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD_2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                        macrocell66   1250   1250  2153691  RISE       1
\LCD_2:BUART:rx_status_3\/main_7  macrocell67   3490   4740  2158416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q         macrocell45   1250   1250  2150919  RISE       1
\LCD_1:BUART:rx_load_fifo\/main_3  macrocell44   3482   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_load_fifo\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_1:BUART:rx_state_3\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell45   1250   1250  2150919  RISE       1
\LCD_1:BUART:rx_state_3\/main_3  macrocell45   3482   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_state_3\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_3\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_state_3\/q       macrocell45   1250   1250  2150919  RISE       1
\LCD_1:BUART:rx_state_2\/main_4  macrocell46   3482   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell50   1250   1250  2152825  RISE       1
MODIN1_1/main_4  macrocell49   3480   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell49         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 2158427p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell50   1250   1250  2152825  RISE       1
MODIN1_0/main_3  macrocell50   3480   4730  2158427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell50         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_1:BUART:rx_state_0\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  2147426  RISE       1
\LCD_1:BUART:rx_state_0\/main_1    macrocell43   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_0\/clock_0                           macrocell43         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  2147426  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/main_0  macrocell48   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_stop1_reg\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_1:BUART:rx_status_3\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_ctrl_mark_last\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  2147426  RISE       1
\LCD_1:BUART:rx_status_3\/main_1   macrocell51   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_0\/clock_0
Path slack     : 2158499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell55   1250   1250  2144854  RISE       1
\LCD_2:BUART:tx_state_0\/main_1  macrocell55   3408   4658  2158499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_state_0\/q
Path End       : \LCD_2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:tx_state_2\/clock_0
Path slack     : 2158499p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_0\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_state_0\/q       macrocell55   1250   1250  2144854  RISE       1
\LCD_2:BUART:tx_state_2\/main_1  macrocell56   3408   4658  2158499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_state_2\/clock_0                           macrocell56         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\LCD_2:BUART:rx_state_0\/main_9         macrocell59   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_6       macrocell60   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158514p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\LCD_2:BUART:rx_state_3\/main_6         macrocell61   2703   4643  2158514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\LCD_2:BUART:rx_state_0\/main_8         macrocell59   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_5       macrocell60   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158517p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\LCD_2:BUART:rx_state_3\/main_5         macrocell61   2700   4640  2158517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD_2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158524p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158514  RISE       1
\LCD_2:BUART:rx_state_2\/main_8         macrocell62   2692   4632  2158524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD_2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158517  RISE       1
\LCD_2:BUART:rx_state_2\/main_7         macrocell62   2689   4629  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD_2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158528p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell66   1250   1250  2153691  RISE       1
\LCD_2:BUART:rx_state_0\/main_7  macrocell59   3378   4628  2158528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_status_3\/q
Path End       : \LCD_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD_1:BUART:sRX:RxSts\/clock
Path slack     : 2158569p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                    -500
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7598
-------------------------------------   ---- 
End-of-path arrival time (ps)           7598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_status_3\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_status_3\/q       macrocell51    1250   1250  2158569  RISE       1
\LCD_1:BUART:sRX:RxSts\/status_3  statusicell2   6348   7598  2158569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:sRX:RxSts\/clock                              statusicell2        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\LCD_2:BUART:rx_state_0\/main_10        macrocell59   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_7       macrocell60   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\LCD_2:BUART:rx_state_3\/main_7         macrocell61   2562   4502  2158655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD_2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158663p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxBitCounter\/clock                       count7cell          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158655  RISE       1
\LCD_2:BUART:rx_state_2\/main_9         macrocell62   2554   4494  2158663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_0\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2158784p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_0\/q       macrocell39   1250   1250  2150494  RISE       1
\LCD_1:BUART:tx_state_1\/main_1  macrocell38   3122   4372  2158784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_state_2\/main_3  macrocell62   3010   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q        macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_status_3\/main_3  macrocell67   3010   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_state_0\/main_3  macrocell59   3004   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q         macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_3  macrocell60   3004   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q       macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_state_3\/main_3  macrocell61   3004   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell62   1250   1250  2151601  RISE       1
\LCD_2:BUART:rx_state_2\/main_4  macrocell62   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4234
-------------------------------------   ---- 
End-of-path arrival time (ps)           4234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q        macrocell62   1250   1250  2151601  RISE       1
\LCD_2:BUART:rx_status_3\/main_4  macrocell67   2984   4234  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158923p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q               macrocell62   1250   1250  2151601  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_3  macrocell64   2983   4233  2158923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158927p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q               macrocell59   1250   1250  2151624  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_1  macrocell64   2980   4230  2158927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2158927p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell59   1250   1250  2151624  RISE       1
\LCD_2:BUART:rx_state_2\/main_1  macrocell62   2980   4230  2158927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2158927p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q        macrocell59   1250   1250  2151624  RISE       1
\LCD_2:BUART:rx_status_3\/main_1  macrocell67   2980   4230  2158927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:rx_last\/q
Path End       : \LCD_1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_1:BUART:rx_state_2\/clock_0
Path slack     : 2158990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_last\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:rx_last\/q          macrocell52   1250   1250  2158990  RISE       1
\LCD_1:BUART:rx_state_2\/main_6  macrocell46   2917   4167  2158990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:rx_state_2\/clock_0                           macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_3\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159035p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_3\/q               macrocell61   1250   1250  2151450  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_2  macrocell64   2872   4122  2159035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell62   1250   1250  2151601  RISE       1
\LCD_2:BUART:rx_state_0\/main_4  macrocell59   2853   4103  2159053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q         macrocell62   1250   1250  2151601  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_4  macrocell60   2853   4103  2159053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_2\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159053p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_2\/q       macrocell62   1250   1250  2151601  RISE       1
\LCD_2:BUART:rx_state_3\/main_4  macrocell61   2853   4103  2159053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell41   1250   1250  2150785  RISE       1
\LCD_1:BUART:tx_state_0\/main_4  macrocell39   2832   4082  2159075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell41   1250   1250  2150785  RISE       1
\LCD_1:BUART:tx_state_2\/main_3  macrocell40   2832   4082  2159075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_bitclk\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159075p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_bitclk\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_bitclk\/q        macrocell41   1250   1250  2150785  RISE       1
\LCD_1:BUART:tx_state_1\/main_3  macrocell38   2832   4082  2159075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell59   1250   1250  2151624  RISE       1
\LCD_2:BUART:rx_state_0\/main_1  macrocell59   2830   4080  2159076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q         macrocell59   1250   1250  2151624  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_1  macrocell60   2830   4080  2159076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_state_0\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159076p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_state_0\/q       macrocell59   1250   1250  2151624  RISE       1
\LCD_2:BUART:rx_state_3\/main_1  macrocell61   2830   4080  2159076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_0\/clock_0
Path slack     : 2159080p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2151628  RISE       1
\LCD_2:BUART:rx_state_0\/main_0    macrocell59   2827   4077  2159080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_0\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD_2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159080p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2151628  RISE       1
\LCD_2:BUART:rx_load_fifo\/main_0  macrocell60   2827   4077  2159080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_3\/clock_0
Path slack     : 2159080p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2151628  RISE       1
\LCD_2:BUART:rx_state_3\/main_0    macrocell61   2827   4077  2159080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_3\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159080p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2151628  RISE       1
\LCD_2:BUART:rx_state_2\/main_0    macrocell62   2826   4076  2159080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD_2:BUART:rx_status_3\/clock_0
Path slack     : 2159080p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q  macrocell58   1250   1250  2151628  RISE       1
\LCD_2:BUART:rx_status_3\/main_0   macrocell67   2826   4076  2159080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_status_3\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159084p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell38   1250   1250  2150794  RISE       1
\LCD_1:BUART:tx_state_1\/main_0  macrocell38   2823   4073  2159084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD_2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD_2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159084p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:tx_ctrl_mark_last\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:tx_ctrl_mark_last\/q        macrocell58   1250   1250  2151628  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/main_0  macrocell64   2822   4072  2159084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_stop1_reg\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159090p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell38   1250   1250  2150794  RISE       1
\LCD_1:BUART:tx_state_0\/main_0  macrocell39   2816   4066  2159090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_1\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159090p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_1\/q       macrocell38   1250   1250  2150794  RISE       1
\LCD_1:BUART:tx_state_2\/main_0  macrocell40   2816   4066  2159090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_load_fifo\/q
Path End       : \LCD_2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD_2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159123p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3130
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_load_fifo\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_load_fifo\/q            macrocell60     1250   1250  2150606  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   3164   4414  2159123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:sRX:RxShifter:u0\/clock                       datapathcell6       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD_1:BUART:tx_state_0\/clock_0
Path slack     : 2159223p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell40   1250   1250  2150938  RISE       1
\LCD_1:BUART:tx_state_0\/main_3  macrocell39   2684   3934  2159223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_0\/clock_0                           macrocell39         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_2\/clock_0
Path slack     : 2159223p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell40   1250   1250  2150938  RISE       1
\LCD_1:BUART:tx_state_2\/main_2  macrocell40   2684   3934  2159223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:tx_state_2\/q
Path End       : \LCD_1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD_1:BUART:tx_state_1\/clock_0
Path slack     : 2159228p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_2\/clock_0                           macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:tx_state_2\/q       macrocell40   1250   1250  2150938  RISE       1
\LCD_1:BUART:tx_state_1\/main_2  macrocell38   2679   3929  2159228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:tx_state_1\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2159277p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell65   1250   1250  2153673  RISE       1
MODIN5_1/main_3  macrocell65   2629   3879  2159277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell66   1250   1250  2153691  RISE       1
MODIN5_1/main_4  macrocell65   2611   3861  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell65         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell66   1250   1250  2153691  RISE       1
MODIN5_0/main_3  macrocell66   2611   3861  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell66         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_1:BUART:txn\/q
Path End       : \LCD_1:BUART:txn\/main_0
Capture Clock  : \LCD_1:BUART:txn\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_1_IntClock:R#1 vs. LCD_1_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_1:BUART:txn\/q       macrocell37   1250   1250  2159612  RISE       1
\LCD_1:BUART:txn\/main_0  macrocell37   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LCD_1:BUART:txn\/clock_0                                  macrocell37         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:rx_last\/q
Path End       : \LCD_2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD_2:BUART:rx_state_2\/clock_0
Path slack     : 2159661p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_last\/clock_0                              macrocell68         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:rx_last\/q          macrocell68   1250   1250  2159661  RISE       1
\LCD_2:BUART:rx_state_2\/main_6  macrocell62   2246   3496  2159661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:rx_state_2\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD_2:BUART:txn\/q
Path End       : \LCD_2:BUART:txn\/main_0
Capture Clock  : \LCD_2:BUART:txn\/clock_0
Path slack     : 2159672p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (LCD_2_IntClock:R#1 vs. LCD_2_IntClock:R#2)   2166667
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD_2:BUART:txn\/q       macrocell53   1250   1250  2159672  RISE       1
\LCD_2:BUART:txn\/main_0  macrocell53   2235   3485  2159672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD_2:BUART:txn\/clock_0                                  macrocell53         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sTX:TxSts\/status_0
Capture Clock  : \Impresora:BUART:sTX:TxSts\/clock
Path slack     : 13022930p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18236
-------------------------------------   ----- 
End-of-path arrival time (ps)           18236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13022930  RISE       1
\Impresora:BUART:tx_status_0\/main_2                 macrocell22     4484   8064  13022930  RISE       1
\Impresora:BUART:tx_status_0\/q                      macrocell22     3350  11414  13022930  RISE       1
\Impresora:BUART:sTX:TxSts\/status_0                 statusicell5    6823  18236  13022930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023351p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12125
-------------------------------------   ----- 
End-of-path arrival time (ps)           12125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                      macrocell70     1250   1250  13023351  RISE       1
\Impresora:BUART:counter_load_not\/main_0           macrocell20     4600   5850  13023351  RISE       1
\Impresora:BUART:counter_load_not\/q                macrocell20     3350   9200  13023351  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2926  12125  13023351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13024560p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11097
-------------------------------------   ----- 
End-of-path arrival time (ps)           11097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  13024560  RISE       1
\Impresora:BUART:tx_bitclk_enable_pre\/main_0      macrocell21     2935   5445  13024560  RISE       1
\Impresora:BUART:tx_bitclk_enable_pre\/q           macrocell21     3350   8795  13024560  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2302  11097  13024560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Impresora:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024649p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11657
-------------------------------------   ----- 
End-of-path arrival time (ps)           11657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q            macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_counter_load\/main_1  macrocell24   4128   5378  13024649  RISE       1
\Impresora:BUART:rx_counter_load\/q       macrocell24   3350   8728  13024649  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/load   count7cell    2929  11657  13024649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:sRX:RxSts\/status_4
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13029042p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12125
-------------------------------------   ----- 
End-of-path arrival time (ps)           12125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13029042  RISE       1
\Impresora:BUART:rx_status_4\/main_1                 macrocell26     2884   6464  13029042  RISE       1
\Impresora:BUART:rx_status_4\/q                      macrocell26     3350   9814  13029042  RISE       1
\Impresora:BUART:sRX:RxSts\/status_4                 statusicell6    2311  12125  13029042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029231p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q                macrocell70     1250   1250  13023351  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   5176   6426  13029231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Impresora:BUART:tx_state_0\/main_2
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13030093p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13022930  RISE       1
\Impresora:BUART:tx_state_0\/main_2                  macrocell71     4484   8064  13030093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030530p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q                macrocell71     1250   1250  13024094  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   3877   5127  13030530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030703p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q          macrocell79     1250   1250  13030703  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   3704   4954  13030703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031213p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q                macrocell75     1250   1250  13024649  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3193   4443  13031213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_0\/main_5
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13031314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell78   1250   1250  13025570  RISE       1
\Impresora:BUART:rx_state_0\/main_5  macrocell75   5592   6842  13031314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_4
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13031314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q         macrocell78   1250   1250  13025570  RISE       1
\Impresora:BUART:rx_load_fifo\/main_4  macrocell76   5592   6842  13031314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_3\/main_4
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13031314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell78   1250   1250  13025570  RISE       1
\Impresora:BUART:rx_state_3\/main_4  macrocell77   5592   6842  13031314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_status_3\/main_5
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13031314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6842
-------------------------------------   ---- 
End-of-path arrival time (ps)           6842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q        macrocell78   1250   1250  13025570  RISE       1
\Impresora:BUART:rx_status_3\/main_5  macrocell83   5592   6842  13031314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Impresora:BUART:txn\/main_3
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13031483p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13031483  RISE       1
\Impresora:BUART:txn\/main_3                macrocell69     2304   6674  13031483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_2\/main_3
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13031578p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6579
-------------------------------------   ---- 
End-of-path arrival time (ps)           6579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13030703  RISE       1
\Impresora:BUART:rx_state_2\/main_3   macrocell78   5329   6579  13031578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032106p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q         macrocell74     1250   1250  13025562  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   2300   3550  13032106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:txn\/main_1
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13032307p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q  macrocell70   1250   1250  13023351  RISE       1
\Impresora:BUART:txn\/main_1    macrocell69   4600   5850  13032307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Impresora:BUART:rx_state_0\/main_7
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032365p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                           macrocell82   1250   1250  13028089  RISE       1
\Impresora:BUART:rx_state_0\/main_7  macrocell75   4542   5792  13032365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Impresora:BUART:rx_status_3\/main_7
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13032365p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q                            macrocell82   1250   1250  13028089  RISE       1
\Impresora:BUART:rx_status_3\/main_7  macrocell83   4542   5792  13032365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:txn\/q
Path End       : \Impresora:BUART:txn\/main_0
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13032556p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:txn\/q       macrocell69   1250   1250  13032556  RISE       1
\Impresora:BUART:txn\/main_0  macrocell69   4351   5601  13032556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Impresora:BUART:tx_bitclk\/main_0
Capture Clock  : \Impresora:BUART:tx_bitclk\/clock_0
Path slack     : 13032711p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  13024560  RISE       1
\Impresora:BUART:tx_bitclk\/main_0                 macrocell73     2935   5445  13032711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_2\/main_2
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13032778p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_state_2\/main_2  macrocell78   4128   5378  13032778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032778p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q               macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_1  macrocell80   4128   5378  13032778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032828p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032828  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_1   macrocell79   3389   5329  13032828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_2\/main_4
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13032939p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell77   1250   1250  13024810  RISE       1
\Impresora:BUART:rx_state_2\/main_4  macrocell78   3968   5218  13032939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032939p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q               macrocell77   1250   1250  13024810  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_2  macrocell80   3968   5218  13032939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_2\/main_8
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13032963p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032963  RISE       1
\Impresora:BUART:rx_state_2\/main_8         macrocell78   3253   5193  13032963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_0\/main_9
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13032994p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032963  RISE       1
\Impresora:BUART:rx_state_0\/main_9         macrocell75   3223   5163  13032994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_load_fifo\/main_6
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13032994p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032963  RISE       1
\Impresora:BUART:rx_load_fifo\/main_6       macrocell76   3223   5163  13032994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_5
Path End       : \Impresora:BUART:rx_state_3\/main_6
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13032994p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032963  RISE       1
\Impresora:BUART:rx_state_3\/main_6         macrocell77   3223   5163  13032994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033021p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033021  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_0   macrocell79   3195   5135  13033021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:txn\/main_2
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033050p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q  macrocell71   1250   1250  13024094  RISE       1
\Impresora:BUART:txn\/main_2    macrocell69   3857   5107  13033050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_2\/main_9
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033268p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033268  RISE       1
\Impresora:BUART:rx_state_2\/main_9         macrocell78   2949   4889  13033268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_2\/main_7
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033286p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033286  RISE       1
\Impresora:BUART:rx_state_2\/main_7         macrocell78   2931   4871  13033286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_0\/main_10
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033268  RISE       1
\Impresora:BUART:rx_state_0\/main_10        macrocell75   2912   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_load_fifo\/main_7
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033268  RISE       1
\Impresora:BUART:rx_load_fifo\/main_7       macrocell76   2912   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_4
Path End       : \Impresora:BUART:rx_state_3\/main_7
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033305p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033268  RISE       1
\Impresora:BUART:rx_state_3\/main_7         macrocell77   2912   4852  13033305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_0\/main_4
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13033317p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell73   1250   1250  13025321  RISE       1
\Impresora:BUART:tx_state_0\/main_4  macrocell71   3589   4839  13033317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_0\/main_8
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033286  RISE       1
\Impresora:BUART:rx_state_0\/main_8         macrocell75   2895   4835  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_load_fifo\/main_5
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033286  RISE       1
\Impresora:BUART:rx_load_fifo\/main_5       macrocell76   2895   4835  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_6
Path End       : \Impresora:BUART:rx_state_3\/main_5
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033286  RISE       1
\Impresora:BUART:rx_state_3\/main_5         macrocell77   2895   4835  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_1\/main_3
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13033328p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell73   1250   1250  13025321  RISE       1
\Impresora:BUART:tx_state_1\/main_3  macrocell70   3579   4829  13033328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:tx_state_2\/main_3
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13033328p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q        macrocell73   1250   1250  13025321  RISE       1
\Impresora:BUART:tx_state_2\/main_3  macrocell72   3579   4829  13033328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_0
Path End       : \Impresora:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Impresora:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033328p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033328  RISE       1
\Impresora:BUART:rx_bitclk_enable\/main_2   macrocell79   2889   4829  13033328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:txn\/main_4
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13033391p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q  macrocell72   1250   1250  13024435  RISE       1
\Impresora:BUART:txn\/main_4    macrocell69   3516   4766  13033391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Impresora:BUART:rx_state_0\/main_6
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033481p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                           macrocell81   1250   1250  13028657  RISE       1
\Impresora:BUART:rx_state_0\/main_6  macrocell75   3426   4676  13033481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Impresora:BUART:rx_status_3\/main_6
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033481p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q                            macrocell81   1250   1250  13028657  RISE       1
\Impresora:BUART:rx_status_3\/main_6  macrocell83   3426   4676  13033481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032828  RISE       1
MODIN9_1/main_2                             macrocell81   2660   4600  13033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033557p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4600
-------------------------------------   ---- 
End-of-path arrival time (ps)           4600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032828  RISE       1
MODIN9_0/main_2                             macrocell82   2660   4600  13033557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_1
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033691p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025562  RISE       1
\Impresora:BUART:rx_state_2\/main_1    macrocell78   3216   4466  13033691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033691p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q        macrocell74   1250   1250  13025562  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_0  macrocell80   3216   4466  13033691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_0\/main_1
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025562  RISE       1
\Impresora:BUART:rx_state_0\/main_1    macrocell75   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_0
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025562  RISE       1
\Impresora:BUART:rx_load_fifo\/main_0  macrocell76   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_state_3\/main_0
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025562  RISE       1
\Impresora:BUART:rx_state_3\/main_0    macrocell77   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_ctrl_mark_last\/q
Path End       : \Impresora:BUART:rx_status_3\/main_1
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13033693p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_ctrl_mark_last\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  13025562  RISE       1
\Impresora:BUART:rx_status_3\/main_1   macrocell83   3214   4464  13033693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_2\/main_5
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q       macrocell78   1250   1250  13025570  RISE       1
\Impresora:BUART:rx_state_2\/main_5  macrocell78   3208   4458  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_2\/q
Path End       : \Impresora:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Impresora:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033699p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_2\/q               macrocell78   1250   1250  13025570  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/main_3  macrocell80   3208   4458  13033699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_stop1_reg\/clock_0               macrocell80         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033712p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell82   1250   1250  13028089  RISE       1
MODIN9_1/main_4  macrocell81   3195   4445  13033712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033712p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell82   1250   1250  13028089  RISE       1
MODIN9_0/main_3  macrocell82   3195   4445  13033712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_load_fifo\/q
Path End       : \Impresora:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Impresora:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033881p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_load_fifo\/q            macrocell76     1250   1250  13031634  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3406   4656  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxShifter:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13033883p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033021  RISE       1
MODIN9_1/main_1                             macrocell81   2333   4273  13033883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 13033883p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033021  RISE       1
MODIN9_0/main_1                             macrocell82   2333   4273  13033883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_last\/q
Path End       : \Impresora:BUART:rx_state_2\/main_6
Capture Clock  : \Impresora:BUART:rx_state_2\/clock_0
Path slack     : 13033985p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_last\/clock_0                          macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_last\/q          macrocell84   1250   1250  13033985  RISE       1
\Impresora:BUART:rx_state_2\/main_6  macrocell78   2922   4172  13033985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_2\/clock_0                       macrocell78         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_0\/main_0
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034103p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4054
-------------------------------------   ---- 
End-of-path arrival time (ps)           4054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell70   1250   1250  13023351  RISE       1
\Impresora:BUART:tx_state_0\/main_0  macrocell71   2804   4054  13034103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_1\/main_0
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell70   1250   1250  13023351  RISE       1
\Impresora:BUART:tx_state_1\/main_0  macrocell70   2802   4052  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_1\/q
Path End       : \Impresora:BUART:tx_state_2\/main_0
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034104p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_1\/q       macrocell70   1250   1250  13023351  RISE       1
\Impresora:BUART:tx_state_2\/main_0  macrocell72   2802   4052  13034104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_0\/main_1
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034112p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell71   1250   1250  13024094  RISE       1
\Impresora:BUART:tx_state_0\/main_1  macrocell71   2794   4044  13034112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_1\/main_1
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell71   1250   1250  13024094  RISE       1
\Impresora:BUART:tx_state_1\/main_1  macrocell70   2793   4043  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_0\/q
Path End       : \Impresora:BUART:tx_state_2\/main_1
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034113p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_0\/q       macrocell71   1250   1250  13024094  RISE       1
\Impresora:BUART:tx_state_2\/main_1  macrocell72   2793   4043  13034113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_bitclk\/q
Path End       : \Impresora:BUART:txn\/main_5
Capture Clock  : \Impresora:BUART:txn\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_bitclk\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_bitclk\/q  macrocell73   1250   1250  13025321  RISE       1
\Impresora:BUART:txn\/main_5   macrocell69   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:txn\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 13034280p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell81   1250   1250  13028657  RISE       1
MODIN9_1/main_3  macrocell81   2627   3877  13034280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_1\/main_2
Capture Clock  : \Impresora:BUART:tx_state_1\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell72   1250   1250  13024435  RISE       1
\Impresora:BUART:tx_state_1\/main_2  macrocell70   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_1\/clock_0                       macrocell70         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_2\/main_2
Capture Clock  : \Impresora:BUART:tx_state_2\/clock_0
Path slack     : 13034287p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell72   1250   1250  13024435  RISE       1
\Impresora:BUART:tx_state_2\/main_2  macrocell72   2619   3869  13034287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:tx_state_2\/q
Path End       : \Impresora:BUART:tx_state_0\/main_3
Capture Clock  : \Impresora:BUART:tx_state_0\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_2\/clock_0                       macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:tx_state_2\/q       macrocell72   1250   1250  13024435  RISE       1
\Impresora:BUART:tx_state_0\/main_3  macrocell71   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:tx_state_0\/clock_0                       macrocell71         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_0\/main_3
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13030703  RISE       1
\Impresora:BUART:rx_state_0\/main_3   macrocell75   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_2
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q   macrocell79   1250   1250  13030703  RISE       1
\Impresora:BUART:rx_load_fifo\/main_2  macrocell76   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_state_3\/main_2
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13030703  RISE       1
\Impresora:BUART:rx_state_3\/main_2   macrocell77   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_bitclk_enable\/q
Path End       : \Impresora:BUART:rx_status_3\/main_3
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_bitclk_enable\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  13030703  RISE       1
\Impresora:BUART:rx_status_3\/main_3  macrocell83   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_0\/main_4
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell77   1250   1250  13024810  RISE       1
\Impresora:BUART:rx_state_0\/main_4  macrocell75   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_3
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q         macrocell77   1250   1250  13024810  RISE       1
\Impresora:BUART:rx_load_fifo\/main_3  macrocell76   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_state_3\/main_3
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q       macrocell77   1250   1250  13024810  RISE       1
\Impresora:BUART:rx_state_3\/main_3  macrocell77   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_3\/q
Path End       : \Impresora:BUART:rx_status_3\/main_4
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13034608p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_3\/q        macrocell77   1250   1250  13024810  RISE       1
\Impresora:BUART:rx_status_3\/main_4  macrocell83   2299   3549  13034608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_0\/main_2
Capture Clock  : \Impresora:BUART:rx_state_0\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_state_0\/main_2  macrocell75   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_load_fifo\/main_1
Capture Clock  : \Impresora:BUART:rx_load_fifo\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q         macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_load_fifo\/main_1  macrocell76   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_load_fifo\/clock_0                     macrocell76         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_state_3\/main_1
Capture Clock  : \Impresora:BUART:rx_state_3\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q       macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_state_3\/main_1  macrocell77   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_3\/clock_0                       macrocell77         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_state_0\/q
Path End       : \Impresora:BUART:rx_status_3\/main_2
Capture Clock  : \Impresora:BUART:rx_status_3\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_state_0\/clock_0                       macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_state_0\/q        macrocell75   1250   1250  13024649  RISE       1
\Impresora:BUART:rx_status_3\/main_2  macrocell83   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Impresora:BUART:rx_status_3\/q
Path End       : \Impresora:BUART:sRX:RxSts\/status_3
Capture Clock  : \Impresora:BUART:sRX:RxSts\/clock
Path slack     : 13037610p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (Impresora_IntClock:R#1 vs. Impresora_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:rx_status_3\/clock_0                      macrocell83         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Impresora:BUART:rx_status_3\/q       macrocell83    1250   1250  13037610  RISE       1
\Impresora:BUART:sRX:RxSts\/status_3  statusicell6   2306   3556  13037610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Impresora:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Surtidor:BUART:sRX:RxBitCounter\/clock
Path slack     : 21731553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13087
-------------------------------------   ----- 
End-of-path arrival time (ps)           13087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_counter_load\/main_0  macrocell33   6186   7436  21731553  RISE       1
\Surtidor:BUART:rx_counter_load\/q       macrocell33   3350  10786  21731553  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/load   count7cell    2300  13087  21731553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21732557p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11253
-------------------------------------   ----- 
End-of-path arrival time (ps)           11253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                      macrocell87      1250   1250  21732557  RISE       1
\Surtidor:BUART:counter_load_not\/main_1           macrocell29      4346   5596  21732557  RISE       1
\Surtidor:BUART:counter_load_not\/q                macrocell29      3350   8946  21732557  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2307  11253  21732557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21733521p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  21733521  RISE       1
\Surtidor:BUART:tx_bitclk_enable_pre\/main_0      macrocell30      2306   4816  21733521  RISE       1
\Surtidor:BUART:tx_bitclk_enable_pre\/q           macrocell30      3350   8166  21733521  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2302  10469  21733521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21736000p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell90      1250   1250  21731553  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   6740   7990  21736000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sTX:TxSts\/status_0
Capture Clock  : \Surtidor:BUART:sTX:TxSts\/clock
Path slack     : 21736531p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12969
-------------------------------------   ----- 
End-of-path arrival time (ps)           12969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  21736531  RISE       1
\Surtidor:BUART:tx_status_0\/main_2                 macrocell31      3728   7308  21736531  RISE       1
\Surtidor:BUART:tx_status_0\/q                      macrocell31      3350  10658  21736531  RISE       1
\Surtidor:BUART:sTX:TxSts\/status_0                 statusicell7     2311  12969  21736531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:sRX:RxSts\/status_4
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21737300p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12200
-------------------------------------   ----- 
End-of-path arrival time (ps)           12200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  21737300  RISE       1
\Surtidor:BUART:rx_status_4\/main_1                 macrocell35      2939   6519  21737300  RISE       1
\Surtidor:BUART:rx_status_4\/q                      macrocell35      3350   9869  21737300  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_4                 statusicell8     2331  12200  21737300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6295
-------------------------------------   ---- 
End-of-path arrival time (ps)           6295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q                macrocell87      1250   1250  21732557  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   5045   6295  21737695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21738494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_state_0\/main_0    macrocell92   6746   7996  21738494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_0
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21738494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_0  macrocell93   6746   7996  21738494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21738494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_state_3\/main_0    macrocell94   6746   7996  21738494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21738494p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell90    1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_status_3\/main_0   macrocell101   6746   7996  21738494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21738665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7825
-------------------------------------   ---- 
End-of-path arrival time (ps)           7825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell92   1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_state_2\/main_2  macrocell95   6575   7825  21738665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21738768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell94   1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_state_2\/main_4  macrocell95   6472   7722  21738768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738972p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5018
-------------------------------------   ---- 
End-of-path arrival time (ps)           5018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell92      1250   1250  21733256  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3768   5018  21738972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21739054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7436
-------------------------------------   ---- 
End-of-path arrival time (ps)           7436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q        macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_0  macrocell97   6186   7436  21739054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Surtidor:BUART:tx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21739182p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7308
-------------------------------------   ---- 
End-of-path arrival time (ps)           7308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  21736531  RISE       1
\Surtidor:BUART:tx_state_0\/main_2                  macrocell87      3728   7308  21739182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21739337p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell96      1250   1250  21739337  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   3403   4653  21739337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Surtidor:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21739542p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q                macrocell86      1250   1250  21733712  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3198   4448  21739542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:txn\/main_0
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21739564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6926
-------------------------------------   ---- 
End-of-path arrival time (ps)           6926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q       macrocell85   1250   1250  21739564  RISE       1
\Surtidor:BUART:txn\/main_0  macrocell85   5676   6926  21739564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21739608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell95    1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_status_2\/main_4  macrocell100   5632   6882  21739608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21739608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q                macrocell95    1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_5  macrocell102   5632   6882  21739608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21739608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q          macrocell95    1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_5  macrocell104   5632   6882  21739608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Surtidor:BUART:txn\/main_3
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21739812p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  21739812  RISE       1
\Surtidor:BUART:txn\/main_3                macrocell85      2308   6678  21739812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_0
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21739939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell90    1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_status_2\/main_0   macrocell100   5301   6551  21739939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21739939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q         macrocell90    1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_0  macrocell102   5301   6551  21739939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21739939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q   macrocell90    1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_0  macrocell104   5301   6551  21739939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:txn\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_0
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21740147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:txn\/q                 macrocell85   1250   1250  21739564  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_0  macrocell91   5093   6343  21740147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21740187p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q               macrocell95   1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_3  macrocell97   5053   6303  21740187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:txn\/main_2
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21740194p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6296
-------------------------------------   ---- 
End-of-path arrival time (ps)           6296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q  macrocell87   1250   1250  21732557  RISE       1
\Surtidor:BUART:txn\/main_2    macrocell85   5046   6296  21740194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21740437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell94    1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_status_2\/main_3  macrocell100   4803   6053  21740437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q                macrocell94    1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_4  macrocell102   4803   6053  21740437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21740437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q          macrocell94    1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_4  macrocell104   4803   6053  21740437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21740448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell94   1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_state_0\/main_4  macrocell92   4792   6042  21740448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_3
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21740448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q         macrocell94   1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_3  macrocell93   4792   6042  21740448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21740448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q       macrocell94   1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_state_3\/main_3  macrocell94   4792   6042  21740448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21740448p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q        macrocell94    1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_status_3\/main_4  macrocell101   4792   6042  21740448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21740589p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell95   1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_state_0\/main_5  macrocell92   4651   5901  21740589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_4
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21740589p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q         macrocell95   1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_4  macrocell93   4651   5901  21740589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_4
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21740589p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell95   1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_state_3\/main_4  macrocell94   4651   5901  21740589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21740589p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q        macrocell95    1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_status_3\/main_5  macrocell101   4651   5901  21740589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21740756p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q               macrocell92   1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_1  macrocell97   4484   5734  21740756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:txn\/main_5
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21740761p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q  macrocell89   1250   1250  21733420  RISE       1
\Surtidor:BUART:txn\/main_5   macrocell85   4479   5729  21740761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21740894p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell87   1250   1250  21732557  RISE       1
\Surtidor:BUART:tx_state_1\/main_1  macrocell86   4346   5596  21740894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21740894p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell87   1250   1250  21732557  RISE       1
\Surtidor:BUART:tx_state_2\/main_1  macrocell88   4346   5596  21740894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21740894p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q          macrocell87   1250   1250  21732557  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_2  macrocell91   4346   5596  21740894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21741036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell92    1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_status_2\/main_1  macrocell100   4204   5454  21741036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q                macrocell92    1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_1  macrocell102   4204   5454  21741036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21741036p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5454
-------------------------------------   ---- 
End-of-path arrival time (ps)           5454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q          macrocell92    1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_1  macrocell104   4204   5454  21741036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_3\/q
Path End       : \Surtidor:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21741162p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_3\/q               macrocell94   1250   1250  21733662  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/main_2  macrocell97   4078   5328  21741162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_stop1_reg\/clock_0                macrocell97         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_4
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21741318p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell89   1250   1250  21733420  RISE       1
\Surtidor:BUART:tx_state_0\/main_4  macrocell87   3922   5172  21741318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_0\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21741441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_0\/q       macrocell87   1250   1250  21732557  RISE       1
\Surtidor:BUART:tx_state_0\/main_1  macrocell87   3799   5049  21741441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21741455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell92   1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_state_0\/main_1  macrocell92   3785   5035  21741455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_1
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21741455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q         macrocell92   1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_1  macrocell93   3785   5035  21741455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21741455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q       macrocell92   1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_state_3\/main_1  macrocell94   3785   5035  21741455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_0\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_1
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21741455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5035
-------------------------------------   ---- 
End-of-path arrival time (ps)           5035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_0\/q        macrocell92    1250   1250  21733256  RISE       1
\Surtidor:BUART:rx_status_3\/main_1  macrocell101   3785   5035  21741455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_0
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21741614  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_2   macrocell96   2936   4876  21741614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741626  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_1   macrocell96   2924   4864  21741626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:pollcount_1\/main_2
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 21741626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741626  RISE       1
\Surtidor:BUART:pollcount_1\/main_2        macrocell98   2924   4864  21741626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_1
Path End       : \Surtidor:BUART:pollcount_0\/main_2
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 21741626p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741626  RISE       1
\Surtidor:BUART:pollcount_0\/main_2        macrocell99   2924   4864  21741626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Surtidor:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741628  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/main_0   macrocell96   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:pollcount_1\/main_1
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741628  RISE       1
\Surtidor:BUART:pollcount_1\/main_1        macrocell98   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_2
Path End       : \Surtidor:BUART:pollcount_0\/main_1
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741628  RISE       1
\Surtidor:BUART:pollcount_0\/main_1        macrocell99   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Surtidor:BUART:tx_bitclk\/main_0
Capture Clock  : \Surtidor:BUART:tx_bitclk\/clock_0
Path slack     : 21741674p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  21733521  RISE       1
\Surtidor:BUART:tx_bitclk\/main_0                 macrocell89      2306   4816  21741674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21741757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell89   1250   1250  21733420  RISE       1
\Surtidor:BUART:tx_state_1\/main_3  macrocell86   3483   4733  21741757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21741757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q        macrocell89   1250   1250  21733420  RISE       1
\Surtidor:BUART:tx_state_2\/main_3  macrocell88   3483   4733  21741757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_bitclk\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_4
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21741757p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_bitclk\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_bitclk\/q           macrocell89   1250   1250  21733420  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_4  macrocell91   3483   4733  21741757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21741855p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell96    1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_status_2\/main_2  macrocell100   3385   4635  21741855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741855p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q          macrocell96    1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_2  macrocell102   3385   4635  21741855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_2
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21741855p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q    macrocell96    1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_2  macrocell104   3385   4635  21741855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_3
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21741997p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_state_2\/main_3   macrocell95   3243   4493  21741997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_0\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_state_0\/main_2   macrocell92   3233   4483  21742007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_load_fifo\/main_2
Capture Clock  : \Surtidor:BUART:rx_load_fifo\/clock_0
Path slack     : 21742007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q   macrocell96   1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_load_fifo\/main_2  macrocell93   3233   4483  21742007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_state_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell96   1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_state_3\/main_2   macrocell94   3233   4483  21742007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_bitclk_enable\/q
Path End       : \Surtidor:BUART:rx_status_3\/main_2
Capture Clock  : \Surtidor:BUART:rx_status_3\/clock_0
Path slack     : 21742007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_bitclk_enable\/clock_0                  macrocell96         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_bitclk_enable\/q  macrocell96    1250   1250  21739337  RISE       1
\Surtidor:BUART:rx_status_3\/main_2  macrocell101   3233   4483  21742007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21742048p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell86   1250   1250  21733712  RISE       1
\Surtidor:BUART:tx_state_0\/main_0  macrocell87   3192   4442  21742048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:txn\/main_1
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742049p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q  macrocell86   1250   1250  21733712  RISE       1
\Surtidor:BUART:txn\/main_1    macrocell85   3191   4441  21742049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21742049p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell86   1250   1250  21733712  RISE       1
\Surtidor:BUART:tx_state_1\/main_0  macrocell86   3191   4441  21742049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_0
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21742049p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q       macrocell86   1250   1250  21733712  RISE       1
\Surtidor:BUART:tx_state_2\/main_0  macrocell88   3191   4441  21742049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_1\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_1
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742049p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_1\/q          macrocell86   1250   1250  21733712  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_1  macrocell91   3191   4441  21742049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_1\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_1\/clock_0
Path slack     : 21742142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell88   1250   1250  21733806  RISE       1
\Surtidor:BUART:tx_state_1\/main_2  macrocell86   3098   4348  21742142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_1\/clock_0                        macrocell86         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_2\/main_2
Capture Clock  : \Surtidor:BUART:tx_state_2\/clock_0
Path slack     : 21742142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell88   1250   1250  21733806  RISE       1
\Surtidor:BUART:tx_state_2\/main_2  macrocell88   3098   4348  21742142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_3
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742142p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q          macrocell88   1250   1250  21733806  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_3  macrocell91   3098   4348  21742142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:txn\/main_4
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q  macrocell88   1250   1250  21733806  RISE       1
\Surtidor:BUART:txn\/main_4    macrocell85   3096   4346  21742144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_0\/main_8
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742233p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21742233  RISE       1
\Surtidor:BUART:rx_state_0\/main_8         macrocell92   2317   4257  21742233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_4
Path End       : \Surtidor:BUART:rx_state_3\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742233p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21742233  RISE       1
\Surtidor:BUART:rx_state_3\/main_7         macrocell94   2317   4257  21742233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_0\/main_7
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742245p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21742245  RISE       1
\Surtidor:BUART:rx_state_0\/main_7         macrocell92   2305   4245  21742245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_5
Path End       : \Surtidor:BUART:rx_state_3\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742245p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21742245  RISE       1
\Surtidor:BUART:rx_state_3\/main_6         macrocell94   2305   4245  21742245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_0\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_0\/clock_0
Path slack     : 21742247p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21742247  RISE       1
\Surtidor:BUART:rx_state_0\/main_6         macrocell92   2303   4243  21742247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_0\/clock_0                        macrocell92         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:sRX:RxBitCounter\/count_6
Path End       : \Surtidor:BUART:rx_state_3\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_3\/clock_0
Path slack     : 21742247p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21742247  RISE       1
\Surtidor:BUART:rx_state_3\/main_5         macrocell94   2303   4243  21742247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_3\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_state_2\/q
Path End       : \Surtidor:BUART:tx_state_0\/main_3
Capture Clock  : \Surtidor:BUART:tx_state_0\/clock_0
Path slack     : 21742268p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_2\/clock_0                        macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_state_2\/q       macrocell88   1250   1250  21733806  RISE       1
\Surtidor:BUART:tx_state_0\/main_3  macrocell87   2972   4222  21742268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_state_0\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_6
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742314p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_last\/clock_0                           macrocell103        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_last\/q          macrocell103   1250   1250  21742314  RISE       1
\Surtidor:BUART:rx_state_2\/main_6  macrocell95    2926   4176  21742314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_ctrl_mark_last\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_1
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742587p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_ctrl_mark_last\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  21731553  RISE       1
\Surtidor:BUART:rx_state_2\/main_1    macrocell95   2653   3903  21742587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_0\/q
Path End       : \Surtidor:BUART:pollcount_1\/main_4
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 21742613p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_0\/q       macrocell99   1250   1250  21735926  RISE       1
\Surtidor:BUART:pollcount_1\/main_4  macrocell98   2627   3877  21742613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_0\/q
Path End       : \Surtidor:BUART:pollcount_0\/main_3
Capture Clock  : \Surtidor:BUART:pollcount_0\/clock_0
Path slack     : 21742613p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_0\/q       macrocell99   1250   1250  21735926  RISE       1
\Surtidor:BUART:pollcount_0\/main_3  macrocell99   2627   3877  21742613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_0\/clock_0                       macrocell99         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:txn\/main_7
Capture Clock  : \Surtidor:BUART:txn\/clock_0
Path slack     : 21742620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q  macrocell91   1250   1250  21742620  RISE       1
\Surtidor:BUART:txn\/main_7       macrocell85   2620   3870  21742620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:txn\/clock_0                               macrocell85         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:tx_parity_bit\/q
Path End       : \Surtidor:BUART:tx_parity_bit\/main_5
Capture Clock  : \Surtidor:BUART:tx_parity_bit\/clock_0
Path slack     : 21742621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:tx_parity_bit\/q       macrocell91   1250   1250  21742620  RISE       1
\Surtidor:BUART:tx_parity_bit\/main_5  macrocell91   2619   3869  21742621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:tx_parity_bit\/clock_0                     macrocell91         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:pollcount_1\/q
Path End       : \Surtidor:BUART:pollcount_1\/main_3
Capture Clock  : \Surtidor:BUART:pollcount_1\/clock_0
Path slack     : 21742923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:pollcount_1\/q       macrocell98   1250   1250  21736076  RISE       1
\Surtidor:BUART:pollcount_1\/main_3  macrocell98   2317   3567  21742923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:pollcount_1\/clock_0                       macrocell98         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_state_2\/q
Path End       : \Surtidor:BUART:rx_state_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_state_2\/clock_0
Path slack     : 21742926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_state_2\/q       macrocell95   1250   1250  21732686  RISE       1
\Surtidor:BUART:rx_state_2\/main_5  macrocell95   2314   3564  21742926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q             macrocell104   1250   1250  21742932  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_7  macrocell102   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_bit\/q
Path End       : \Surtidor:BUART:rx_parity_bit\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_bit\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_bit\/q       macrocell104   1250   1250  21742932  RISE       1
\Surtidor:BUART:rx_parity_bit\/main_6  macrocell104   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_bit\/clock_0                     macrocell104        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_status_2\/main_5
Capture Clock  : \Surtidor:BUART:rx_status_2\/clock_0
Path slack     : 21742936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q  macrocell102   1250   1250  21742936  RISE       1
\Surtidor:BUART:rx_status_2\/main_5     macrocell100   2304   3554  21742936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_parity_error_pre\/q
Path End       : \Surtidor:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Surtidor:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_parity_error_pre\/q       macrocell102   1250   1250  21742936  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/main_6  macrocell102   2304   3554  21742936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_parity_error_pre\/clock_0               macrocell102        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_load_fifo\/q
Path End       : \Surtidor:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Surtidor:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21743007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_load_fifo\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_load_fifo\/q            macrocell93      1250   1250  21739159  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   2613   3863  21743007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_3\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_3
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21745348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_3\/clock_0                       macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_3\/q       macrocell101   1250   1250  21745348  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_3  statusicell8   2902   4152  21745348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Surtidor:BUART:rx_status_2\/q
Path End       : \Surtidor:BUART:sRX:RxSts\/status_2
Capture Clock  : \Surtidor:BUART:sRX:RxSts\/clock
Path slack     : 21745350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:rx_status_2\/clock_0                       macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\Surtidor:BUART:rx_status_2\/q       macrocell100   1250   1250  21745350  RISE       1
\Surtidor:BUART:sRX:RxSts\/status_2  statusicell8   2900   4150  21745350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Surtidor:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

