<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4820" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4820{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4820{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4820{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4820{left:81px;bottom:943px;letter-spacing:-0.18px;}
#t5_4820{left:138px;bottom:943px;letter-spacing:-0.17px;}
#t6_4820{left:189px;bottom:943px;letter-spacing:-0.15px;}
#t7_4820{left:433px;bottom:943px;letter-spacing:-0.12px;}
#t8_4820{left:526px;bottom:943px;letter-spacing:-0.12px;}
#t9_4820{left:526px;bottom:921px;letter-spacing:-0.13px;}
#ta_4820{left:81px;bottom:897px;letter-spacing:-0.17px;}
#tb_4820{left:138px;bottom:897px;letter-spacing:-0.17px;}
#tc_4820{left:188px;bottom:897px;letter-spacing:-0.15px;}
#td_4820{left:433px;bottom:897px;letter-spacing:-0.12px;}
#te_4820{left:526px;bottom:897px;letter-spacing:-0.12px;}
#tf_4820{left:526px;bottom:875px;letter-spacing:-0.13px;}
#tg_4820{left:81px;bottom:851px;letter-spacing:-0.17px;}
#th_4820{left:138px;bottom:851px;letter-spacing:-0.17px;}
#ti_4820{left:188px;bottom:851px;letter-spacing:-0.15px;}
#tj_4820{left:433px;bottom:851px;letter-spacing:-0.12px;}
#tk_4820{left:526px;bottom:851px;letter-spacing:-0.12px;}
#tl_4820{left:526px;bottom:830px;letter-spacing:-0.13px;}
#tm_4820{left:81px;bottom:805px;letter-spacing:-0.16px;}
#tn_4820{left:138px;bottom:805px;letter-spacing:-0.16px;}
#to_4820{left:189px;bottom:805px;letter-spacing:-0.14px;}
#tp_4820{left:433px;bottom:805px;letter-spacing:-0.13px;}
#tq_4820{left:526px;bottom:805px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tr_4820{left:526px;bottom:788px;letter-spacing:-0.12px;}
#ts_4820{left:526px;bottom:767px;letter-spacing:-0.12px;}
#tt_4820{left:189px;bottom:742px;}
#tu_4820{left:526px;bottom:742px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_4820{left:526px;bottom:721px;letter-spacing:-0.11px;}
#tw_4820{left:526px;bottom:704px;letter-spacing:-0.13px;}
#tx_4820{left:189px;bottom:680px;}
#ty_4820{left:526px;bottom:680px;letter-spacing:-0.12px;}
#tz_4820{left:526px;bottom:658px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t10_4820{left:189px;bottom:634px;letter-spacing:-0.11px;}
#t11_4820{left:526px;bottom:634px;letter-spacing:-0.13px;}
#t12_4820{left:189px;bottom:609px;}
#t13_4820{left:526px;bottom:609px;letter-spacing:-0.12px;}
#t14_4820{left:526px;bottom:588px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t15_4820{left:526px;bottom:571px;letter-spacing:-0.09px;}
#t16_4820{left:189px;bottom:547px;}
#t17_4820{left:526px;bottom:547px;letter-spacing:-0.12px;}
#t18_4820{left:526px;bottom:525px;letter-spacing:-0.12px;}
#t19_4820{left:526px;bottom:509px;letter-spacing:-0.12px;}
#t1a_4820{left:189px;bottom:484px;}
#t1b_4820{left:526px;bottom:484px;letter-spacing:-0.12px;}
#t1c_4820{left:526px;bottom:463px;letter-spacing:-0.12px;}
#t1d_4820{left:189px;bottom:438px;}
#t1e_4820{left:526px;bottom:438px;letter-spacing:-0.12px;}
#t1f_4820{left:526px;bottom:417px;letter-spacing:-0.11px;}
#t1g_4820{left:526px;bottom:400px;letter-spacing:-0.11px;}
#t1h_4820{left:189px;bottom:376px;}
#t1i_4820{left:526px;bottom:376px;letter-spacing:-0.14px;}
#t1j_4820{left:189px;bottom:351px;letter-spacing:-0.15px;}
#t1k_4820{left:526px;bottom:351px;letter-spacing:-0.12px;}
#t1l_4820{left:526px;bottom:334px;letter-spacing:-0.11px;}
#t1m_4820{left:526px;bottom:313px;letter-spacing:-0.12px;}
#t1n_4820{left:526px;bottom:296px;letter-spacing:-0.11px;}
#t1o_4820{left:189px;bottom:272px;letter-spacing:-0.16px;}
#t1p_4820{left:526px;bottom:272px;letter-spacing:-0.12px;}
#t1q_4820{left:526px;bottom:255px;letter-spacing:-0.11px;}
#t1r_4820{left:526px;bottom:234px;letter-spacing:-0.12px;}
#t1s_4820{left:526px;bottom:217px;letter-spacing:-0.12px;}
#t1t_4820{left:189px;bottom:192px;letter-spacing:-0.13px;}
#t1u_4820{left:526px;bottom:192px;letter-spacing:-0.11px;}
#t1v_4820{left:526px;bottom:171px;letter-spacing:-0.11px;}
#t1w_4820{left:526px;bottom:154px;letter-spacing:-0.12px;}
#t1x_4820{left:189px;bottom:130px;letter-spacing:-0.14px;}
#t1y_4820{left:526px;bottom:130px;letter-spacing:-0.12px;}
#t1z_4820{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t20_4820{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t21_4820{left:124px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t22_4820{left:90px;bottom:1049px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t23_4820{left:213px;bottom:1031px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t24_4820{left:100px;bottom:1008px;letter-spacing:-0.12px;}
#t25_4820{left:101px;bottom:991px;letter-spacing:-0.13px;}
#t26_4820{left:224px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t27_4820{left:455px;bottom:991px;letter-spacing:-0.16px;}
#t28_4820{left:640px;bottom:991px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_4820{left:87px;bottom:967px;letter-spacing:-0.18px;}
#t2a_4820{left:143px;bottom:967px;letter-spacing:-0.14px;}

.s1_4820{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4820{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4820{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4820{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4820{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4820" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4820Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4820" style="-webkit-user-select: none;"><object width="935" height="1210" data="4820/4820.svg" type="image/svg+xml" id="pdf4820" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4820" class="t s1_4820">2-298 </span><span id="t2_4820" class="t s1_4820">Vol. 4 </span>
<span id="t3_4820" class="t s2_4820">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4820" class="t s3_4820">69DH </span><span id="t5_4820" class="t s3_4820">1693 </span><span id="t6_4820" class="t s3_4820">MSR_LASTBRANCH_29_FROM_IP </span><span id="t7_4820" class="t s3_4820">Thread </span><span id="t8_4820" class="t s3_4820">Last Branch Record 29 From IP (R/W) </span>
<span id="t9_4820" class="t s3_4820">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ta_4820" class="t s3_4820">69EH </span><span id="tb_4820" class="t s3_4820">1694 </span><span id="tc_4820" class="t s3_4820">MSR_LASTBRANCH_30_FROM_IP </span><span id="td_4820" class="t s3_4820">Thread </span><span id="te_4820" class="t s3_4820">Last Branch Record 30 From IP (R/W) </span>
<span id="tf_4820" class="t s3_4820">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="tg_4820" class="t s3_4820">69FH </span><span id="th_4820" class="t s3_4820">1695 </span><span id="ti_4820" class="t s3_4820">MSR_LASTBRANCH_31_FROM_IP </span><span id="tj_4820" class="t s3_4820">Thread </span><span id="tk_4820" class="t s3_4820">Last Branch Record 31 From IP (R/W) </span>
<span id="tl_4820" class="t s3_4820">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="tm_4820" class="t s3_4820">6B0H </span><span id="tn_4820" class="t s3_4820">1712 </span><span id="to_4820" class="t s3_4820">MSR_GRAPHICS_PERF_LIMIT_REASONS </span><span id="tp_4820" class="t s3_4820">Package </span><span id="tq_4820" class="t s3_4820">Indicator of Frequency Clipping in the Processor </span>
<span id="tr_4820" class="t s3_4820">Graphics (R/W) </span>
<span id="ts_4820" class="t s3_4820">(Frequency refers to processor graphics frequency.) </span>
<span id="tt_4820" class="t s3_4820">0 </span><span id="tu_4820" class="t s3_4820">PROCHOT Status (R0) </span>
<span id="tv_4820" class="t s3_4820">When set, frequency is reduced due to assertion of </span>
<span id="tw_4820" class="t s3_4820">external PROCHOT. </span>
<span id="tx_4820" class="t s3_4820">1 </span><span id="ty_4820" class="t s3_4820">Thermal Status (R0) </span>
<span id="tz_4820" class="t s3_4820">When set, frequency is reduced due to a thermal event. </span>
<span id="t10_4820" class="t s3_4820">4:2 </span><span id="t11_4820" class="t s3_4820">Reserved. </span>
<span id="t12_4820" class="t s3_4820">5 </span><span id="t13_4820" class="t s3_4820">Running Average Thermal Limit Status (R0) </span>
<span id="t14_4820" class="t s3_4820">When set, frequency is reduced due to running average </span>
<span id="t15_4820" class="t s3_4820">thermal limit. </span>
<span id="t16_4820" class="t s3_4820">6 </span><span id="t17_4820" class="t s3_4820">VR Therm Alert Status (R0) </span>
<span id="t18_4820" class="t s3_4820">When set, frequency is reduced due to a thermal alert </span>
<span id="t19_4820" class="t s3_4820">from a processor Voltage Regulator. </span>
<span id="t1a_4820" class="t s3_4820">7 </span><span id="t1b_4820" class="t s3_4820">VR Thermal Design Current Status (R0) </span>
<span id="t1c_4820" class="t s3_4820">When set, frequency is reduced due to VR TDC limit. </span>
<span id="t1d_4820" class="t s3_4820">8 </span><span id="t1e_4820" class="t s3_4820">Other Status (R0) </span>
<span id="t1f_4820" class="t s3_4820">When set, frequency is reduced due to electrical or </span>
<span id="t1g_4820" class="t s3_4820">other constraints. </span>
<span id="t1h_4820" class="t s3_4820">9 </span><span id="t1i_4820" class="t s3_4820">Reserved </span>
<span id="t1j_4820" class="t s3_4820">10 </span><span id="t1k_4820" class="t s3_4820">Package/Platform-Level Power Limiting PL1 Status </span>
<span id="t1l_4820" class="t s3_4820">(R0) </span>
<span id="t1m_4820" class="t s3_4820">When set, frequency is reduced due to </span>
<span id="t1n_4820" class="t s3_4820">package/platform-level power limiting PL1. </span>
<span id="t1o_4820" class="t s3_4820">11 </span><span id="t1p_4820" class="t s3_4820">Package/Platform-Level PL2 Power Limiting Status </span>
<span id="t1q_4820" class="t s3_4820">(R0) </span>
<span id="t1r_4820" class="t s3_4820">When set, frequency is reduced due to </span>
<span id="t1s_4820" class="t s3_4820">package/platform-level power limiting PL2/PL3. </span>
<span id="t1t_4820" class="t s3_4820">12 </span><span id="t1u_4820" class="t s3_4820">Inefficient Operation Status (R0) </span>
<span id="t1v_4820" class="t s3_4820">When set, processor graphics frequency is operating </span>
<span id="t1w_4820" class="t s3_4820">below target frequency. </span>
<span id="t1x_4820" class="t s3_4820">15:13 </span><span id="t1y_4820" class="t s3_4820">Reserved </span>
<span id="t1z_4820" class="t s4_4820">Table 2-39. </span><span id="t20_4820" class="t s4_4820">Additional MSRs Supported by 6th Generation, 7th Generation, 8th Generation, 9th Generation, </span>
<span id="t21_4820" class="t s4_4820">10th Generation, 11th Generation, 12th Generation, and 13th Generation Intel® Core™ Processors, </span>
<span id="t22_4820" class="t s4_4820">Intel® Xeon® Scalable Processor Family, 2nd, 3rd, and 4th Generation Intel® Xeon® Scalable Processor Family, </span>
<span id="t23_4820" class="t s4_4820">8th Generation Intel® Core™ i3 Processors, and Intel® Xeon® E Processors </span>
<span id="t24_4820" class="t s5_4820">Register </span>
<span id="t25_4820" class="t s5_4820">Address </span><span id="t26_4820" class="t s5_4820">Register Name / Bit Fields </span><span id="t27_4820" class="t s5_4820">Scope </span><span id="t28_4820" class="t s5_4820">Bit Description </span>
<span id="t29_4820" class="t s5_4820">Hex </span><span id="t2a_4820" class="t s5_4820">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
