{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732833597411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732833597413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 17:39:57 2024 " "Processing started: Thu Nov 28 17:39:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732833597413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732833597413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732833597414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1732833598587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-behavior " "Found design unit 1: decod-behavior" {  } { { "decod.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833599535 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833599535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833599535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpul.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gpul " "Found entity 1: gpul" {  } { { "gpul.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/gpul.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833599707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833599707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "gpu.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/gpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833599949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833599949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4to16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 4to16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4to16 " "Found entity 1: 4to16" {  } { { "4to16.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/4to16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm " "Found design unit 1: fsm-fsm" {  } { { "fsm.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fsm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600304 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fsm.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/controlUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calc " "Found design unit 1: ALU-calc" {  } { { "ALU.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600407 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg7-Behavior " "Found design unit 1: sseg7-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600445 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg7 " "Found entity 1: sseg7" {  } { { "sseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msseg-behavior " "Found design unit 1: msseg-behavior" {  } { { "msseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/msseg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600500 ""} { "Info" "ISGN_ENTITY_NAME" "1 msseg " "Found entity 1: msseg" {  } { { "msseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/msseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 split-behavior " "Found design unit 1: split-behavior" {  } { { "split.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/split.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600547 ""} { "Info" "ISGN_ENTITY_NAME" "1 split " "Found entity 1: split" {  } { { "split.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb-behavior " "Found design unit 1: comb-behavior" {  } { { "comb.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/comb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600588 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "comb.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/comb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssseg-Behavior " "Found design unit 1: ssseg-Behavior" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600639 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssseg " "Found entity 1: ssseg" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-beh " "Found design unit 1: latch1-beh" {  } { { "latch1.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/latch1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600685 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/latch1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "justALU1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file justALU1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 justALU1 " "Found entity 1: justALU1" {  } { { "justALU1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/justALU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3to8-Behavioral " "Found design unit 1: Decoder3to8-Behavioral" {  } { { "Decoder3to8.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/Decoder3to8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "Decoder3to8.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/Decoder3to8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SECOND_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SECOND_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SECOND_ALU-calc " "Found design unit 1: SECOND_ALU-calc" {  } { { "SECOND_ALU.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/SECOND_ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600945 ""} { "Info" "ISGN_ENTITY_NAME" "1 SECOND_ALU " "Found entity 1: SECOND_ALU" {  } { { "SECOND_ALU.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/SECOND_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833600945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833600945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4to16-behavior " "Found design unit 1: decoder4to16-behavior" {  } { { "decoder4to16.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/decoder4to16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833601011 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/decoder4to16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833601011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833601011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullVER1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fullVER1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullVER1 " "Found entity 1: fullVER1" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732833601061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732833601061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fullVER1 " "Elaborating entity \"fullVER1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732833601308 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "studentid\[1..7\] " "Pin \"studentid\[1..7\]\" is missing source" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1732833601315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssseg ssseg:inst4 " "Elaborating entity \"ssseg\" for hierarchy \"ssseg:inst4\"" {  } { { "fullVER1.bdf" "inst4" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 264 792 960 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732833601426 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n ssseg.vhd(15) " "VHDL Process Statement warning at ssseg.vhd(15): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1732833601429 "|ssseg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "neg ssseg.vhd(13) " "VHDL Process Statement warning at ssseg.vhd(13): inferring latch(es) for signal or variable \"neg\", which holds its previous value in one or more paths through the process" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1732833601429 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[7\] ssseg.vhd(13) " "Inferred latch for \"neg\[7\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601430 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[6\] ssseg.vhd(13) " "Inferred latch for \"neg\[6\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601430 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[5\] ssseg.vhd(13) " "Inferred latch for \"neg\[5\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601430 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[4\] ssseg.vhd(13) " "Inferred latch for \"neg\[4\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601430 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[3\] ssseg.vhd(13) " "Inferred latch for \"neg\[3\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601430 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[2\] ssseg.vhd(13) " "Inferred latch for \"neg\[2\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601430 "|ssseg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg\[1\] ssseg.vhd(13) " "Inferred latch for \"neg\[1\]\" at ssseg.vhd(13)" {  } { { "ssseg.vhd" "" { Text "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/ssseg.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1732833601431 "|ssseg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SECOND_ALU SECOND_ALU:inst5 " "Elaborating entity \"SECOND_ALU\" for hierarchy \"SECOND_ALU:inst5\"" {  } { { "fullVER1.bdf" "inst5" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 168 520 704 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732833601434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "fullVER1.bdf" "inst" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 120 296 456 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732833601439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 decoder4to16:inst6 " "Elaborating entity \"decoder4to16\" for hierarchy \"decoder4to16:inst6\"" {  } { { "fullVER1.bdf" "inst6" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 392 552 712 472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732833601446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst7 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst7\"" {  } { { "fullVER1.bdf" "inst7" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 416 304 504 528 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1732833601450 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[1\] GND " "Pin \"nr2\[1\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[2\] GND " "Pin \"nr2\[2\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[3\] GND " "Pin \"nr2\[3\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[4\] GND " "Pin \"nr2\[4\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[5\] GND " "Pin \"nr2\[5\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[6\] GND " "Pin \"nr2\[6\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "nr2\[7\] VCC " "Pin \"nr2\[7\]\" is stuck at VCC" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 304 960 1136 320 "nr2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|nr2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[1\] GND " "Pin \"studentid\[1\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[2\] GND " "Pin \"studentid\[2\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[3\] GND " "Pin \"studentid\[3\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[4\] GND " "Pin \"studentid\[4\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[5\] GND " "Pin \"studentid\[5\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[6\] GND " "Pin \"studentid\[6\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "studentid\[7\] GND " "Pin \"studentid\[7\]\" is stuck at GND" {  } { { "fullVER1.bdf" "" { Schematic "/home/student2/n22wang/Desktop/COE328/COE Lab 6/Lab 6/fullVER1.bdf" { { 520 736 912 536 "studentid\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1732833602820 "|fullVER1|studentid[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1732833602820 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732833603950 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732833603950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732833604426 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732833604426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732833604426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732833604426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732833605732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 17:40:05 2024 " "Processing ended: Thu Nov 28 17:40:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732833605732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732833605732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732833605732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732833605732 ""}
