Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto c38fb1f316d843979947021ec1a86f07 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_11 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_whole_behav xil_defaultlib.testbench_whole xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.int_div(F_DIV=1)
Compiling module xil_defaultlib.int_div(F_DIV=10)
Compiling module xil_defaultlib.counter_sync_r
Compiling module xil_defaultlib.seg_decoder
Compiling module xil_defaultlib.dual_hex
Compiling module xil_defaultlib.disp_dec
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_11.dist_mem_gen_v8_0_11(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_1
Compiling module xil_defaultlib.ctrlunit
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.testbench_whole
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_whole_behav
