##########################          
# GTP                               
##########################          
GTP_CRATE all                       

GTP_CLUSTER_PULSE_COIN      3    3

# SEED thrershold in MeV (0-8191)
GTP_CLUSTER_PULSE_THRESHOLD 35   

GTP_CRATE end


# include fadc250/hps1.cnf-LED-MODE7-SEQUENCE

#
# hps1
#
FADC250_CRATE hps1


FADC250_SLOT all

FADC250_DAC  3300

#FADC250_W_OFFSET  1200
#FADC250_W_WIDTH   400


###FADC250_W_OFFSET  3300
FADC250_W_WIDTH   400

# LED:
#FADC250_W_OFFSET 3180
FADC250_W_OFFSET 2940

#raw mode
#FADC250_MODE      1
#FADC250_NSB       12
#FADC250_NSA       240
#FADC250_NPEAK     1

#pulse mode
FADC250_MODE      7
FADC250_NSB       16
FADC250_NSA       60
FADC250_NPEAK     1

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

#A. Celentano: for LEDs, use a thr high enough to have only
#pulsing LEDs over thr. 100 is ok (LED are at ~ 2000 over ped, in FA units)
#FADC250_TET 0
#FADC250_TET 1
#FADC250_TET 100
#FADC250_TET 12
FADC250_TET 100

#FADC250_SLOT     18
#FADC250_ADC_MASK  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

# Set LED system trigger threshold
FADC250_SLOT      20
FADC250_CH_TET    15   500

FADC250_CRATE end

# include fadc250/hps2.cnf-LED-MODE7-SEQUENCE

#
# hps2
#
FADC250_CRATE hps2


FADC250_SLOT all

FADC250_DAC  3300

#FADC250_W_OFFSET  1200
#FADC250_W_WIDTH   400


#FADC250_W_OFFSET  3300
FADC250_W_WIDTH   400

# LED:
#FADC250_W_OFFSET 3180
FADC250_W_OFFSET 2940
# COSMICS:
#FADC250_W_OFFSET  3420

#raw mode
#FADC250_MODE      1
#FADC250_NSB       12
#FADC250_NSA       240
#FADC250_NPEAK     1

#pulse mode
FADC250_MODE      7
FADC250_NSB       16
FADC250_NSA       60
FADC250_NPEAK     1

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

#
# in range (0-4095) inclusuve
#A. Celentano: for led runs use a thr high enough to have only pulsing LED
#over thr. 100 is ok (LEDs are ~ 2000 over thr, fa units) 
#FADC250_TET 0
#FADC250_TET 1
#FADC250_TET 100
#FADC250_TET 12
FADC250_TET 100

# This was supposed to set high threshold on all channels,
# then to be overwritten by pmt channels below in order to
# decrease data size by factor of two by ignoring the bottom
# ecal.  Result was instead zero triggers (except for 1Hz pulser).
#FADC250_TET 3500

# Set cosmic system trigger threshold
# 12bit -> 1V: 40 = ~10mV threshold
# relative to pedestal
#FADC250_SLOT      20
#FADC250_CH_TET    13   40
#FADC250_CH_TET    14   40
#FADC250_CH_TET    15   40

FADC250_CRATE end

#include fadc250/hps1.cnf-LED-MODE1-SEQUENCE
#include fadc250/hps2.cnf-LED-MODE1-SEQUENCE



# include dsc2/hps11.cnf-HIGHTHRESH

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps11

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THRESHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   20  20
#DSC2_TRGDIGITAL 140      0


# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500


# WHAT IS THIS (NOTHING IN SLOT2):
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200

#
DSC2_CRATE     end

# include dsc2/hps12.cnf-HIGHTHRESH

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps12

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THERSHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   20  20
#DSC2_TRGDIGITAL 140      0

# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500

# WHAT IS THIS (NOTHING IN SLOT2)?
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200



DSC2_CRATE     end


# include ti/hps11.cnf-NONBLOCKING

#
#TI_CRATE      <tdcecal1>     <- crate name, usually IP name
#
#TI_ADD_SLAVE 1                     # for every slave need to be added
#
#TI_FIBER_DELAY_OFFSET 0x80 0xcf    # fiber delay and offsets (in HEX)
#
#TI_BLOCK_LEVEL 1                   # the number of events in readout block
#
#TI_BUFFER_LEVEL 1                  # 0 - pipeline mode, 1 - ROC Lock mode, >=2 - buffered mode
#
#TI_INPUT_PRESCALE bit prescale     # bit: 0-5, prescale: 0-15, actual prescale value is 2^prescale
#
#TI_RANDOM_TRIGGER en prescale      # en: 0=disabled 1=enabled, prescale: 0-15, nominal rate = 500kHz/2^prescale

TI_CRATE hps11

#TI_ADD_SLAVE 1
#TI_ADD_SLAVE 2
#TI_ADD_SLAVE 3

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 8
TI_BLOCK_LEVEL  1

TI_INPUT_PRESCALE 1  0
TI_INPUT_PRESCALE 2  0
TI_INPUT_PRESCALE 3  0
TI_INPUT_PRESCALE 4  0
TI_INPUT_PRESCALE 5  0
TI_INPUT_PRESCALE 6  0

#500kHz / 2^15 => ~15Hz random
#TI_RANDOM_TRIGGER 1 15

TI_CRATE end


# include ssp/hps_led.cnf

#
# ssp config file
#
# this file contains settings for SSP
#
# format:
# ~~~~~~~
# CRATE             rocbcal1   <- ROC/crate name, usually IP name
#
# SSP_ALLSLOTS             <- just keyword - all settings after this line will be implemented
#                                                for all slots, till SSP_SLOTS will be met
#
# SSP_SLOTS     3  8  19   <- slot_numbers - in which next settings will be implemented
#                                                till file ends or next SSP_SLOTS will be met
#
# SSP_BERR  1   <- DMA Nwords method readout: 1 - enable VME BUS error
#                                             0 - disable VME BUS error
#
# SSP_BLOCK_LEVEL 1      <- to set block level
#
# SSP_W_WIDTH    N
#    N: 0 to 1023 - Trigger Window Width, in 4ns ticks
#
# SSP_W_OFFSET   N
#    N: 0 to 1023 - Trigger Window Offset, in 4ns ticks
#
# SSP_HPS_LATENCY  LATENCY
#    LATENCY: 0 to 511 - sets trigger latency (in 4ns ticks)
#
# SSP_HPS_SINGLES:
# ----------------
# SSP_HPS_SINGLES_EMIN  N  EMIN   EN
#    N:    0 or 1 - selects the hps singles trigger bit
#    EMIN: 0 to 8191MeV - cluster energies below this threshold are cut
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_SINGLES_EMAX  N  EMAX   EN
#    N:    0 or 1 - selects the hps singles trigger bit
#    EMAX: 0 to 8191MeV - cluster energies above this threshold are cut
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_SINGLES_NMIN  N  NMIN   EN
#    N:    0 or 1 - selects the hps singles trigger bit
#    NMIN: 0 to 9 - cluster with #hits below this threshold are cut
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_COSMICS:
# ----------------
# SSP_HPS_COSMIC_TIMECOINCIDENCE  T
#    T:    0 to 255 - sets cosmic hit coincidence time (in 4ns ticks)
#
# SSP_HPS_COSMIC_PATTERNCOINCIDENCE  pattern
#    pattern  - 3:1 LUT definition for scintillator coincidence pattern that is accepted/rejected
#                Scintillator channels are the last 3 channels (14-16) of FADC in slot 20
#                pattern = 254 will trigger on any hit channels
#                pattern = 128 will trigger when all 3 channels hit
#                pattern = 136 will trigger when channels 14&15 are hit
#                pattern = 232 will trigger when any 2 channels hit
#
# SSP_HPS_PAIRS:
# ----------------
# SSP_HPS_PAIRS_TIMECOINCIDENCE  N   T
#    N:    0 or 1 - selects the hps pair trigger bit
#    T:    0 to 15 - sets cluster pair hit coincidence time (in +/-4ns ticks)
#
# SSP_HPS_PAIRS_EMIN  N   EMIN
#    N:    0 or 1 - selects the hps pair trigger bit
#    EMIN: 0 to 8191MeV - clusters energies below this threshold are cut
#
# SSP_HPS_PAIRS_EMAX  N   EMAX
#    N:    0 or 1 - selects the hps pair trigger bit
#    EMAX: 0 to 8191MeV - clusters energies above this threshold are cut
#
# SSP_HPS_PAIRS_NMIN  N   NMIN
#    N:    0 or 1 - selects the hps pair trigger bit
#    NMIN: 0 to 9 - cluster with #hits below this threshold are cut
#
# SSP_HPS_PAIRS_SUMMAX  N   MAX   EN
#    N:    0 or 1 - selects the hps pair trigger bit
#    MAX:  0 to 8191MeV - cluster pairs energy sums above this threshold are cut
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_PAIRS_DIFFMAX  N  MAX   EN 
#    N:    0 or 1 - selects the hps pair trigger bit
#    MAX:  0 to 8191MeV - cluster pairs energy differences above this threshold are cut
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_PAIRS_COPLANARITY  N   ANGLE  EN
#    N:    0 or 1 - selects the hps pair trigger bit
#    ANGLE: 0 to 180 - cluster pair coplanarity with photon beam must be < +/-ANGLE (in degress)
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_PAIRS_ENERGYDIST  N   F  MIN  EN
#    N:    0 or 1 - selects the hps pair trigger bit
#    F:    0 to 8191 - conversion factor in MeV/mm to compensate cluster energy by radial distance from photon beam
#    MIN:  0 to 8191 - minimum threshold in MeV to accept cluster pair.
#          For each pair, the cluster with the smallest energy, Emin, is used in this cut.
#          That cluster's minimum distance to photon beam is computed, R, and tested in the equation:
#              MIN < Emin + F * R
#          When the above is true the cluster pair passes this cut, otherwise it is cut.
#    EN:   1 - enables, 0 - disables
#
# SSP_HPS_PULSER   F
#    F:     Pulser frequency (0 to 125MHz)
#
# SSP_HPS_SET_IO_SRC   OUTPUT_PIN     SIGNAL_SEL
#    OUTPUT_PIN selection:
#       LVDSOUT0        0
#       LVDSOUT1        1
#       LVDSOUT2        2
#       LVDSOUT3        3
#       LVDSOUT4        4
#       GPIO0           5
#       GPIO1           6
#       P2_LVDSOUT0     7
#       P2_LVDSOUT1     8
#       P2_LVDSOUT2     9
#       P2_LVDSOUT3     10
#       P2_LVDSOUT4     11
#       P2_LVDSOUT5     12
#       P2_LVDSOUT6     13
#       P2_LVDSOUT7     14
#       TRIG            15
#       SYNC            16
#
#    SIGNAL_SEL selection:
#       0          0
#       1          1
#       SYNC       2
#       TRIG1      3
#       TRIG2      4
#       LVDSIN0    5
#       LVDSIN1    6
#       LVDSIN2    7
#       LVDSIN3    8
#       LVDSIN4    9
#       P2LVDSIN0  10
#       P2LVDSIN1  11
#       P2LVDSIN2  12
#       P2LVDSIN3  13
#       P2LVDSIN4  14
#       P2LVDSIN5  15
#       P2LVDSIN6  16
#       P2LVDSIN7  17
#       PULSER     18
#       BUSY       19
#       TRIGGER0   20   (HPS SINGLES 0)
#       TRIGGER1   21   (HPS SINGLES 1)
#       TRIGGER2   22   (HPS PAIRS 0)
#       TRIGGER3   23   (HPS PAIRS 1)
#       TRIGGER4   24   (HPS LED)
#       TRIGGER5   25   (HPS COSMIC)
#       TRIGGER6   26
#       TRIGGER7   27

SSP_CRATE hps11

SSP_ALLSLOTS

SSP_BERR  1

SSP_BLOCK_LEVEL 1

SSP_W_WIDTH   100
SSP_W_OFFSET  739

SSP_HPS_PULSER 10000         # 1Hz pulser period

#SSP_HPS_SET_IO_SRC    7     20   # HPS SINGLES 0 -> TI TS1
#SSP_HPS_SET_IO_SRC    8     21   # HPS SINGLES 1 -> TI TS2
#SSP_HPS_SET_IO_SRC    9     22   # HPS PAIRS 0   -> TI TS3
#SSP_HPS_SET_IO_SRC    10    23   # HPS PAIRS 1   -> TI TS4

# try to disable ecal triggers:
SSP_HPS_SET_IO_SRC    7     0   # HPS SINGLES 0 -> TI TS1
SSP_HPS_SET_IO_SRC    8     0   # HPS SINGLES 1 -> TI TS2
SSP_HPS_SET_IO_SRC    9     0   # HPS PAIRS 0   -> TI TS3
SSP_HPS_SET_IO_SRC    10    0   # HPS PAIRS 1   -> TI TS4

# calibration triggers:
SSP_HPS_SET_IO_SRC    11    24   # HPS LED       -> TI TS5
#SSP_HPS_SET_IO_SRC    11    25   # HPS COSMIC    -> TI TS5
#SSP_HPS_SET_IO_SRC    12    18   # PULSER        -> TI TS6
SSP_HPS_SET_IO_SRC    12    0   # PULSER        -> TI TS6


# coinc time 10=40 ns
SSP_HPS_COSMIC_TIMECOINCIDENCE  10

# cosmic: (B2 or B1) & B0 - two upper scintillators partially overlaped in coinc with bottom one
#SSP_HPS_COSMIC_PATTERNCOINCIDENCE  168

# cosmic: B2 or B1 or B0 - or of all scintillators
#SSP_HPS_COSMIC_PATTERNCOINCIDENCE  254

# cosmic: B0 - bottom scintillator only
#SSP_HPS_COSMIC_PATTERNCOINCIDENCE  170

# cosmic: B0 and B1
#SSP_HPS_COSMIC_PATTERNCOINCIDENCE 136

# led trigger
#SSP_HPS_COSMIC_PATTERNCOINCIDENCE  254

# cosmic B0 and B1 (136<<8) + led trigger (254<<0)
SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070

SSP_HPS_LATENCY 475



SSP_CRATE end


# include trigger/HPS/small/fadc250/peds/EcalPeds_0nA.trg

FADC250_CRATE  hps1
FADC250_SLOT all
FADC250_DAC 3280

FADC250_SLOT 3
FADC250_ALLCH_PED  125.683   55.809   98.524   98.079  111.698  121.023   99.078  131.636  136.961  140.013  138.063  137.038   93.471  128.650  104.044  118.633
FADC250_SLOT 4
FADC250_ALLCH_PED  104.910   97.354   82.012   88.772  111.681   78.129  158.964   65.034  103.743   94.534   64.354  101.900   60.196  128.554   88.743  122.211
FADC250_SLOT 5
FADC250_ALLCH_PED   86.500  141.674   93.678  116.358   90.947  122.802  112.074  132.183   87.442  143.978  112.796  119.035   98.725  111.814   87.275  120.728
FADC250_SLOT 6
FADC250_ALLCH_PED  131.583  100.780  164.773  161.485  153.495  146.649  128.279  107.554  129.617  139.516   89.834  122.522  138.105  112.882  100.804  123.135
FADC250_SLOT 7
FADC250_ALLCH_PED  125.842  136.377  129.186  126.553  123.675  105.930  144.545  148.254  112.457  108.307  130.411  119.777  103.308  112.001  114.872  107.394
FADC250_SLOT 8
FADC250_ALLCH_PED  143.570  133.281   97.744  123.648  124.632  108.279  126.040  119.478  115.171   92.944  142.333  133.540  156.315  113.233  128.281   51.096
FADC250_SLOT 9
FADC250_ALLCH_PED  126.289  140.116  107.487  112.730  127.600  119.054  131.213  139.883  108.199  126.374  123.956   82.121  127.209  105.846   98.376  138.557
FADC250_SLOT 14
FADC250_ALLCH_PED   95.461   99.540  129.510  101.890  111.947  112.819  169.327  142.840  129.310   93.775  126.630  110.635  132.805  121.860  112.645  111.606
FADC250_SLOT 15
FADC250_ALLCH_PED  109.201  149.018  106.635  187.803  141.588  149.605  144.536  150.305  114.300  163.917  106.008  130.857  111.634  131.196  143.655  120.608
FADC250_SLOT 16
FADC250_ALLCH_PED  113.386  142.472  116.495  135.983  153.423   82.443  112.938  113.090   78.803  109.074   92.521  128.821  130.957  106.597  105.168  116.500
FADC250_SLOT 17
FADC250_ALLCH_PED   94.626   95.036  125.879  118.829  138.773   93.571  123.031  120.369  118.505   84.665  134.350   97.375   90.706   95.782   69.468  105.045
FADC250_SLOT 18
FADC250_ALLCH_PED  104.329  124.246  140.209   89.891  140.779  106.678  130.400  130.337  130.739  114.644  118.064  133.563   87.667  161.648  135.789  138.765
FADC250_SLOT 19
FADC250_ALLCH_PED  111.399  129.651  128.391   53.716   90.392  144.033  128.414  135.068  124.950  120.667  143.818  119.499  133.300  105.484  120.432  135.292
FADC250_SLOT 20
FADC250_ALLCH_PED  111.938   90.307  105.903  126.770   79.175  114.773  105.299   85.517  124.993   82.770  105.557   95.106  105.626  105.244  126.978  179.571

FADC250_CRATE end
FADC250_CRATE  hps2
FADC250_SLOT all
FADC250_DAC 3280

FADC250_SLOT 3
FADC250_ALLCH_PED  139.166  110.889   91.392  132.814  121.504   87.053  158.746  100.759  133.813  138.638  115.969  143.563  136.807  118.626  133.356  153.517
FADC250_SLOT 4
FADC250_ALLCH_PED  138.927  113.820  133.534  117.802  103.571  170.745  161.386  139.630  148.254  124.244  147.748  127.262  150.272  137.769  147.515  122.597
FADC250_SLOT 5
FADC250_ALLCH_PED   98.681   77.247   98.556  126.494  128.116  111.096  108.279  145.626  124.899  129.216  102.052  141.069  128.744  104.690  117.561  119.008
FADC250_SLOT 6
FADC250_ALLCH_PED   95.912  109.166  121.499  111.865  141.994  115.077   89.159   94.456  118.026  163.562  121.348  131.790   98.146  152.966  105.533  123.597
FADC250_SLOT 7
FADC250_ALLCH_PED  177.948  108.727  110.787  127.239  133.310  146.419  129.480  118.250  148.562  134.259  123.521  111.630  123.018  138.794  126.490  144.372
FADC250_SLOT 8
FADC250_ALLCH_PED  116.938  124.736   89.385   98.977  104.051   84.086  121.996  136.287   85.666  154.260  113.158   79.169  107.070   91.543   81.721   93.894
FADC250_SLOT 9
FADC250_ALLCH_PED  123.874  183.753  160.321  156.805  120.675  104.493  114.528  119.654  111.103  173.351  149.131  115.941  136.115  138.463  141.549  165.825
FADC250_SLOT 14
FADC250_ALLCH_PED  153.340  149.794  115.861  103.054  123.223  140.950  126.668  113.968  158.431  152.064  124.184  140.101  107.684  149.994   92.476  129.802
FADC250_SLOT 15
FADC250_ALLCH_PED   99.223  131.148   92.159   88.414  109.768  124.003  122.772  122.069  113.216  115.007  123.599   84.000  102.845  118.178  160.159   79.660
FADC250_SLOT 16
FADC250_ALLCH_PED  109.524  110.629   94.336   92.866  102.340  121.054  107.246  103.479  122.703  100.737  155.389  116.052  118.637  140.545   90.429   98.477
FADC250_SLOT 17
FADC250_ALLCH_PED  116.227  129.645  113.626  104.615  111.471  124.581  117.079  111.748  127.406  117.529  118.432  113.616  114.975  107.594  160.962  120.493
FADC250_SLOT 18
FADC250_ALLCH_PED  141.408  128.880  115.696  143.570  139.023  140.844  143.877  105.680  103.111  109.342  142.714  180.720  140.481  117.300  129.039  157.926
FADC250_SLOT 19
FADC250_ALLCH_PED  118.866  136.080  144.551  102.808   93.338  140.713   89.677   91.003   94.514  119.566  113.339   98.031  130.888  142.480  102.244  143.587
FADC250_SLOT 20
FADC250_ALLCH_PED  115.415  111.560  123.615  113.795   91.320  110.644  114.959   73.376  115.812  115.272   92.643   85.412  127.002  145.878  167.641  120.880

FADC250_CRATE end

