xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/sequenceDetector/sequenceDetector.syr" 
