OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/bugrakurgn/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.05.04_12.49.18/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 100000 100000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     897
Number of terminals:      29
Number of snets:          2
Number of nets:           225

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 139.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 9490.
[INFO DRT-0033] mcon shape region query size = 5352.
[INFO DRT-0033] met1 shape region query size = 1979.
[INFO DRT-0033] via shape region query size = 580.
[INFO DRT-0033] met2 shape region query size = 351.
[INFO DRT-0033] via2 shape region query size = 464.
[INFO DRT-0033] met3 shape region query size = 372.
[INFO DRT-0033] via3 shape region query size = 464.
[INFO DRT-0033] met4 shape region query size = 156.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 443 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 121 unique inst patterns.
[INFO DRT-0084]   Complete 176 groups.
#scanned instances     = 897
#unique  instances     = 139
#stdCellGenAp          = 3367
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 2696
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 720
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 116.25 (MB), peak = 116.25 (MB)

Number of guides:     2600

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 14 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 708.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 711.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 497.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 128.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 30.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1235 vertical wires in 1 frboxes and 839 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 236 vertical wires in 1 frboxes and 285 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.14 (MB), peak = 121.14 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 121.14 (MB), peak = 121.14 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 127.43 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:03, memory = 133.50 (MB).
    Completing 30% with 108 violations.
    elapsed time = 00:00:04, memory = 134.04 (MB).
    Completing 40% with 139 violations.
    elapsed time = 00:00:08, memory = 136.11 (MB).
[INFO DRT-0199]   Number of violations = 268.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       22     29     14      0
Recheck             35     18     10      2
Short               99     38      1      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 483.12 (MB), peak = 483.12 (MB)
Total wire length = 17892 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7225 um.
Total wire length on LAYER met2 = 7033 um.
Total wire length on LAYER met3 = 2517 um.
Total wire length on LAYER met4 = 1115 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2094.
Up-via summary (total 2094):

-----------------------
 FR_MASTERSLICE       0
            li1     720
           met1    1103
           met2     202
           met3      69
           met4       0
-----------------------
                   2094


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 268 violations.
    elapsed time = 00:00:00, memory = 485.96 (MB).
    Completing 20% with 268 violations.
    elapsed time = 00:00:00, memory = 485.96 (MB).
    Completing 30% with 268 violations.
    elapsed time = 00:00:00, memory = 486.99 (MB).
    Completing 40% with 268 violations.
    elapsed time = 00:00:00, memory = 486.99 (MB).
    Completing 50% with 264 violations.
    elapsed time = 00:00:00, memory = 492.66 (MB).
    Completing 60% with 264 violations.
    elapsed time = 00:00:00, memory = 492.66 (MB).
    Completing 70% with 225 violations.
    elapsed time = 00:00:00, memory = 492.66 (MB).
    Completing 80% with 225 violations.
    elapsed time = 00:00:01, memory = 492.66 (MB).
    Completing 90% with 212 violations.
    elapsed time = 00:00:07, memory = 492.66 (MB).
    Completing 100% with 135 violations.
    elapsed time = 00:00:07, memory = 492.66 (MB).
[INFO DRT-0199]   Number of violations = 135.
Viol/Layer        met1   met2   met3
Metal Spacing       13     13      8
Short               98      3      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 492.66 (MB), peak = 492.66 (MB)
Total wire length = 17756 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7149 um.
Total wire length on LAYER met2 = 6884 um.
Total wire length on LAYER met3 = 2522 um.
Total wire length on LAYER met4 = 1199 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2033.
Up-via summary (total 2033):

-----------------------
 FR_MASTERSLICE       0
            li1     720
           met1    1051
           met2     194
           met3      68
           met4       0
-----------------------
                   2033


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:00, memory = 492.66 (MB).
    Completing 20% with 135 violations.
    elapsed time = 00:00:00, memory = 492.66 (MB).
    Completing 30% with 135 violations.
    elapsed time = 00:00:00, memory = 495.50 (MB).
    Completing 40% with 135 violations.
    elapsed time = 00:00:00, memory = 497.30 (MB).
    Completing 50% with 144 violations.
    elapsed time = 00:00:00, memory = 500.59 (MB).
    Completing 60% with 144 violations.
    elapsed time = 00:00:01, memory = 503.68 (MB).
    Completing 70% with 118 violations.
    elapsed time = 00:00:01, memory = 503.68 (MB).
    Completing 80% with 118 violations.
    elapsed time = 00:00:02, memory = 504.20 (MB).
    Completing 90% with 99 violations.
    elapsed time = 00:00:05, memory = 519.85 (MB).
    Completing 100% with 101 violations.
    elapsed time = 00:00:05, memory = 519.85 (MB).
[INFO DRT-0199]   Number of violations = 101.
Viol/Layer        met1   met2   met3
Metal Spacing        9      8      2
Short               65     16      1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 519.85 (MB), peak = 519.85 (MB)
Total wire length = 17740 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7168 um.
Total wire length on LAYER met2 = 6944 um.
Total wire length on LAYER met3 = 2487 um.
Total wire length on LAYER met4 = 1139 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2070.
Up-via summary (total 2070):

-----------------------
 FR_MASTERSLICE       0
            li1     720
           met1    1086
           met2     202
           met3      62
           met4       0
-----------------------
                   2070


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 101 violations.
    elapsed time = 00:00:09, memory = 519.85 (MB).
    Completing 20% with 101 violations.
    elapsed time = 00:00:10, memory = 519.85 (MB).
    Completing 30% with 76 violations.
    elapsed time = 00:00:11, memory = 519.85 (MB).
    Completing 40% with 55 violations.
    elapsed time = 00:00:12, memory = 519.85 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1   met2
Metal Spacing        1      3
Short               11      1
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:12, memory = 519.85 (MB), peak = 519.85 (MB)
Total wire length = 17731 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7013 um.
Total wire length on LAYER met2 = 6932 um.
Total wire length on LAYER met3 = 2629 um.
Total wire length on LAYER met4 = 1156 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2124.
Up-via summary (total 2124):

-----------------------
 FR_MASTERSLICE       0
            li1     720
           met1    1104
           met2     230
           met3      70
           met4       0
-----------------------
                   2124


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 519.85 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 519.85 (MB), peak = 519.85 (MB)
Total wire length = 17735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6931 um.
Total wire length on LAYER met2 = 6923 um.
Total wire length on LAYER met3 = 2717 um.
Total wire length on LAYER met4 = 1163 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2136.
Up-via summary (total 2136):

-----------------------
 FR_MASTERSLICE       0
            li1     720
           met1    1102
           met2     242
           met3      72
           met4       0
-----------------------
                   2136


[INFO DRT-0198] Complete detail routing.
Total wire length = 17735 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6931 um.
Total wire length on LAYER met2 = 6923 um.
Total wire length on LAYER met3 = 2717 um.
Total wire length on LAYER met4 = 1163 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2136.
Up-via summary (total 2136):

-----------------------
 FR_MASTERSLICE       0
            li1     720
           met1    1102
           met2     242
           met3      72
           met4       0
-----------------------
                   2136


[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:36, memory = 519.85 (MB), peak = 519.85 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.05.04_12.49.18/results/routing/alu.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.05.04_12.49.18/results/routing/alu.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.05.04_12.49.18/results/routing/alu.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.05.04_12.49.18/results/routing/alu.def'…
