Version 3.2 HI-TECH Software Intermediate Code
"43 main.c
[s S268 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `ui 1 `ui 1 `i 1 `i 1 `l 1 `f 1 `f 1 `f 1 `f 1 `f 1 `f 1 ]
[n S268 _data ID ADDRESS START_STOP IOWPU MODE SAVE RESET GEAR_RATIO DIAMETER RPM SPEED DISTANCE RPM_PID_KP RPM_PID_KD RPM_PID_KI ATS_PID_KP ATS_PID_KD ATS_PID_KI ]
"41
[u S267 `S268 1 `uc -> 0 `x ]
[n S267 _I2C_buffer data byte ]
"355 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic12f1840.h
[s S31 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S31 . IOCIF INTF TMR0IF IOCIE INTE TMR0IE PEIE GIE ]
"365
[s S32 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S32 . . T0IF . T0IE ]
"354
[u S30 `S31 1 `S32 1 ]
[n S30 . . . ]
"372
[v _INTCONbits `VS30 ~T0 @X0 0 e@11 ]
"4242
[s S229 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S229 . IOCAF0 IOCAF1 IOCAF2 IOCAF3 IOCAF4 IOCAF5 ]
"4250
[s S230 :6 `uc 1 ]
[n S230 . IOCAF ]
"4241
[u S228 `S229 1 `S230 1 ]
[n S228 . . . ]
"4254
[v _IOCAFbits `VS228 ~T0 @X0 0 e@915 ]
"1736
[s S98 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S98 . LATA0 LATA1 LATA2 . LATA4 LATA5 ]
"1735
[u S97 `S98 1 ]
[n S97 . . ]
"1745
[v _LATAbits `VS97 ~T0 @X0 0 e@268 ]
"483
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . TMR1IF TMR2IF CCP1IF SSP1IF TXIF RCIF ADIF TMR1GIF ]
"482
[u S35 `S36 1 ]
[n S35 . . ]
"494
[v _PIR1bits `VS35 ~T0 @X0 0 e@17 ]
"652
[s S46 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S46 . TMR1ON . nT1SYNC T1OSCEN T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
"662
[s S47 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S47 . . T1CKPS TMR1CS ]
"651
[u S45 `S46 1 `S47 1 ]
[n S45 . . . ]
"668
[v _T1CONbits `VS45 ~T0 @X0 0 e@24 ]
"1056
[s S67 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S67 . TMR1IE TMR2IE CCP1IE SSP1IE TXIE RCIE ADIE TMR1GIE ]
"1055
[u S66 `S67 1 ]
[n S66 . . ]
"1067
[v _PIE1bits `VS66 ~T0 @X0 0 e@145 ]
"3166
[s S184 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S184 . BF UA R_nW S P D_nA CKE SMP ]
"3165
[u S183 `S184 1 ]
[n S183 . . ]
"3177
[v _SSP1STATbits `VS183 ~T0 @X0 0 e@532 ]
"3041
[v _SSP1BUF `Vuc ~T0 @X0 0 e@529 ]
"3292
[s S188 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S188 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
"3302
[s S189 :4 `uc 1 ]
[n S189 . SSPM ]
"3291
[u S187 `S188 1 `S189 1 ]
[n S187 . . . ]
"3306
[v _SSP1CON1bits `VS187 ~T0 @X0 0 e@533 ]
"545
[s S38 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . . BCL1IF EEIF C1IF . OSFIF ]
"544
[u S37 `S38 1 ]
[n S37 . . ]
"554
[v _PIR2bits `VS37 ~T0 @X0 0 e@18 ]
"815
[v _PR2 `Vuc ~T0 @X0 0 e@27 ]
"3772
[v _CCP1CON `Vuc ~T0 @X0 0 e@659 ]
"3732
[v _CCPR1L `Vuc ~T0 @X0 0 e@657 ]
"835
[v _T2CON `Vuc ~T0 @X0 0 e@28 ]
[v F2241 `(v ~T0 @X0 1 tf1`ul ]
"152 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic.h
[v __delay `JF2241 ~T0 @X0 0 e ]
[p i __delay ]
[p mainexit ]
"1403 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic12f1840.h
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"1000
[v _TRISA `Vuc ~T0 @X0 0 e@140 ]
"2393
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
"2983
[v _WPUA `Vuc ~T0 @X0 0 e@524 ]
"1158
[s S71 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S71 . PS0 PS1 PS2 PSA TMR0SE TMR0CS INTEDG nWPUEN ]
"1168
[s S72 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S72 . PS . T0SE T0CS ]
"1157
[u S70 `S71 1 `S72 1 ]
[n S70 . . . ]
"1175
[v _OPTION_REGbits `VS70 ~T0 @X0 0 e@149 ]
"2262
[s S123 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S123 . CCP1SEL P1BSEL TXCKSEL T1GSEL . SSSEL SDOSEL RXDTSEL ]
"2272
[s S124 :5 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S124 . . SS1SEL SDO1SEL ]
"2261
[u S122 `S123 1 `S124 1 ]
[n S122 . . . ]
"2278
[v _APFCONbits `VS122 ~T0 @X0 0 e@285 ]
"3155
[v _SSP1STAT `Vuc ~T0 @X0 0 e@532 ]
"3277
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@533 ]
"3492
[s S197 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S197 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"3491
[u S196 `S197 1 ]
[n S196 . . ]
"3503
[v _SSP1CON2bits `VS196 ~T0 @X0 0 e@534 ]
"3614
[s S201 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S201 . DHEN AHEN SBCDE SDAHT BOEN SCIE PCIE ACKTIM ]
"3613
[u S200 `S201 1 ]
[n S200 . . ]
"3625
[v _SSP1CON3bits `VS200 ~T0 @X0 0 e@535 ]
"3079
[v _SSP1ADD `Vuc ~T0 @X0 0 e@530 ]
"1118
[s S69 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S69 . . BCL1IE EEIE C1IE . OSFIE ]
"1117
[u S68 `S69 1 ]
[n S68 . . ]
"1127
[v _PIE2bits `VS68 ~T0 @X0 0 e@146 ]
"4184
[s S226 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S226 . IOCAN0 IOCAN1 IOCAN2 IOCAN3 IOCAN4 IOCAN5 ]
"4192
[s S227 :6 `uc 1 ]
[n S227 . IOCAN ]
"4183
[u S225 `S226 1 `S227 1 ]
[n S225 . . . ]
"4196
[v _IOCANbits `VS225 ~T0 @X0 0 e@914 ]
"349
[v _INTCON `Vuc ~T0 @X0 0 e@11 ]
"646
[v _T1CON `Vuc ~T0 @X0 0 e@24 ]
"10 main.c
[p x FOSC=INTOSC ]
"11
[p x WDTE=OFF ]
"12
[p x PWRTE=ON ]
"13
[p x MCLRE=ON ]
"14
[p x CP=OFF ]
"15
[p x CPD=OFF ]
"16
[p x BOREN=ON ]
"17
[p x CLKOUTEN=OFF ]
"18
[p x IESO=OFF ]
"19
[p x FCMEN=OFF ]
"22
[p x WRT=OFF ]
"23
[p x PLLEN=ON ]
"24
[p x STVREN=ON ]
"25
[p x BORV=LO ]
"26
[p x LVP=OFF ]
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;pic12f1840.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.43\include\pic12f1840.h
[; ;pic12f1840.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic12f1840.h: 55: typedef union {
[; ;pic12f1840.h: 56: struct {
[; ;pic12f1840.h: 57: unsigned INDF0 :8;
[; ;pic12f1840.h: 58: };
[; ;pic12f1840.h: 59: } INDF0bits_t;
[; ;pic12f1840.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic12f1840.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic12f1840.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic12f1840.h: 75: typedef union {
[; ;pic12f1840.h: 76: struct {
[; ;pic12f1840.h: 77: unsigned INDF1 :8;
[; ;pic12f1840.h: 78: };
[; ;pic12f1840.h: 79: } INDF1bits_t;
[; ;pic12f1840.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic12f1840.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic12f1840.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic12f1840.h: 95: typedef union {
[; ;pic12f1840.h: 96: struct {
[; ;pic12f1840.h: 97: unsigned PCL :8;
[; ;pic12f1840.h: 98: };
[; ;pic12f1840.h: 99: } PCLbits_t;
[; ;pic12f1840.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic12f1840.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic12f1840.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic12f1840.h: 115: typedef union {
[; ;pic12f1840.h: 116: struct {
[; ;pic12f1840.h: 117: unsigned C :1;
[; ;pic12f1840.h: 118: unsigned DC :1;
[; ;pic12f1840.h: 119: unsigned Z :1;
[; ;pic12f1840.h: 120: unsigned nPD :1;
[; ;pic12f1840.h: 121: unsigned nTO :1;
[; ;pic12f1840.h: 122: };
[; ;pic12f1840.h: 123: struct {
[; ;pic12f1840.h: 124: unsigned CARRY :1;
[; ;pic12f1840.h: 125: unsigned :1;
[; ;pic12f1840.h: 126: unsigned ZERO :1;
[; ;pic12f1840.h: 127: };
[; ;pic12f1840.h: 128: } STATUSbits_t;
[; ;pic12f1840.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic12f1840.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic12f1840.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic12f1840.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic12f1840.h: 178: typedef union {
[; ;pic12f1840.h: 179: struct {
[; ;pic12f1840.h: 180: unsigned FSR0L :8;
[; ;pic12f1840.h: 181: };
[; ;pic12f1840.h: 182: } FSR0Lbits_t;
[; ;pic12f1840.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic12f1840.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic12f1840.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic12f1840.h: 198: typedef union {
[; ;pic12f1840.h: 199: struct {
[; ;pic12f1840.h: 200: unsigned FSR0H :8;
[; ;pic12f1840.h: 201: };
[; ;pic12f1840.h: 202: } FSR0Hbits_t;
[; ;pic12f1840.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic12f1840.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic12f1840.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic12f1840.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic12f1840.h: 222: typedef union {
[; ;pic12f1840.h: 223: struct {
[; ;pic12f1840.h: 224: unsigned FSR1L :8;
[; ;pic12f1840.h: 225: };
[; ;pic12f1840.h: 226: } FSR1Lbits_t;
[; ;pic12f1840.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic12f1840.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic12f1840.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic12f1840.h: 242: typedef union {
[; ;pic12f1840.h: 243: struct {
[; ;pic12f1840.h: 244: unsigned FSR1H :8;
[; ;pic12f1840.h: 245: };
[; ;pic12f1840.h: 246: } FSR1Hbits_t;
[; ;pic12f1840.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic12f1840.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic12f1840.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic12f1840.h: 262: typedef union {
[; ;pic12f1840.h: 263: struct {
[; ;pic12f1840.h: 264: unsigned BSR0 :1;
[; ;pic12f1840.h: 265: unsigned BSR1 :1;
[; ;pic12f1840.h: 266: unsigned BSR2 :1;
[; ;pic12f1840.h: 267: unsigned BSR3 :1;
[; ;pic12f1840.h: 268: unsigned BSR4 :1;
[; ;pic12f1840.h: 269: };
[; ;pic12f1840.h: 270: struct {
[; ;pic12f1840.h: 271: unsigned BSR :5;
[; ;pic12f1840.h: 272: };
[; ;pic12f1840.h: 273: } BSRbits_t;
[; ;pic12f1840.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic12f1840.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic12f1840.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic12f1840.h: 314: typedef union {
[; ;pic12f1840.h: 315: struct {
[; ;pic12f1840.h: 316: unsigned WREG0 :8;
[; ;pic12f1840.h: 317: };
[; ;pic12f1840.h: 318: } WREGbits_t;
[; ;pic12f1840.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic12f1840.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic12f1840.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic12f1840.h: 334: typedef union {
[; ;pic12f1840.h: 335: struct {
[; ;pic12f1840.h: 336: unsigned PCLATH :7;
[; ;pic12f1840.h: 337: };
[; ;pic12f1840.h: 338: } PCLATHbits_t;
[; ;pic12f1840.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic12f1840.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic12f1840.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic12f1840.h: 354: typedef union {
[; ;pic12f1840.h: 355: struct {
[; ;pic12f1840.h: 356: unsigned IOCIF :1;
[; ;pic12f1840.h: 357: unsigned INTF :1;
[; ;pic12f1840.h: 358: unsigned TMR0IF :1;
[; ;pic12f1840.h: 359: unsigned IOCIE :1;
[; ;pic12f1840.h: 360: unsigned INTE :1;
[; ;pic12f1840.h: 361: unsigned TMR0IE :1;
[; ;pic12f1840.h: 362: unsigned PEIE :1;
[; ;pic12f1840.h: 363: unsigned GIE :1;
[; ;pic12f1840.h: 364: };
[; ;pic12f1840.h: 365: struct {
[; ;pic12f1840.h: 366: unsigned :2;
[; ;pic12f1840.h: 367: unsigned T0IF :1;
[; ;pic12f1840.h: 368: unsigned :2;
[; ;pic12f1840.h: 369: unsigned T0IE :1;
[; ;pic12f1840.h: 370: };
[; ;pic12f1840.h: 371: } INTCONbits_t;
[; ;pic12f1840.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic12f1840.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic12f1840.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic12f1840.h: 432: typedef union {
[; ;pic12f1840.h: 433: struct {
[; ;pic12f1840.h: 434: unsigned RA0 :1;
[; ;pic12f1840.h: 435: unsigned RA1 :1;
[; ;pic12f1840.h: 436: unsigned RA2 :1;
[; ;pic12f1840.h: 437: unsigned RA3 :1;
[; ;pic12f1840.h: 438: unsigned RA4 :1;
[; ;pic12f1840.h: 439: unsigned RA5 :1;
[; ;pic12f1840.h: 440: };
[; ;pic12f1840.h: 441: } PORTAbits_t;
[; ;pic12f1840.h: 442: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic12f1840.h: 477: extern volatile unsigned char PIR1 @ 0x011;
"479
[; ;pic12f1840.h: 479: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic12f1840.h: 482: typedef union {
[; ;pic12f1840.h: 483: struct {
[; ;pic12f1840.h: 484: unsigned TMR1IF :1;
[; ;pic12f1840.h: 485: unsigned TMR2IF :1;
[; ;pic12f1840.h: 486: unsigned CCP1IF :1;
[; ;pic12f1840.h: 487: unsigned SSP1IF :1;
[; ;pic12f1840.h: 488: unsigned TXIF :1;
[; ;pic12f1840.h: 489: unsigned RCIF :1;
[; ;pic12f1840.h: 490: unsigned ADIF :1;
[; ;pic12f1840.h: 491: unsigned TMR1GIF :1;
[; ;pic12f1840.h: 492: };
[; ;pic12f1840.h: 493: } PIR1bits_t;
[; ;pic12f1840.h: 494: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic12f1840.h: 539: extern volatile unsigned char PIR2 @ 0x012;
"541
[; ;pic12f1840.h: 541: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic12f1840.h: 544: typedef union {
[; ;pic12f1840.h: 545: struct {
[; ;pic12f1840.h: 546: unsigned :3;
[; ;pic12f1840.h: 547: unsigned BCL1IF :1;
[; ;pic12f1840.h: 548: unsigned EEIF :1;
[; ;pic12f1840.h: 549: unsigned C1IF :1;
[; ;pic12f1840.h: 550: unsigned :1;
[; ;pic12f1840.h: 551: unsigned OSFIF :1;
[; ;pic12f1840.h: 552: };
[; ;pic12f1840.h: 553: } PIR2bits_t;
[; ;pic12f1840.h: 554: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic12f1840.h: 579: extern volatile unsigned char TMR0 @ 0x015;
"581
[; ;pic12f1840.h: 581: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic12f1840.h: 584: typedef union {
[; ;pic12f1840.h: 585: struct {
[; ;pic12f1840.h: 586: unsigned TMR0 :8;
[; ;pic12f1840.h: 587: };
[; ;pic12f1840.h: 588: } TMR0bits_t;
[; ;pic12f1840.h: 589: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic12f1840.h: 599: extern volatile unsigned short TMR1 @ 0x016;
"601
[; ;pic12f1840.h: 601: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic12f1840.h: 606: extern volatile unsigned char TMR1L @ 0x016;
"608
[; ;pic12f1840.h: 608: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic12f1840.h: 611: typedef union {
[; ;pic12f1840.h: 612: struct {
[; ;pic12f1840.h: 613: unsigned TMR1L :8;
[; ;pic12f1840.h: 614: };
[; ;pic12f1840.h: 615: } TMR1Lbits_t;
[; ;pic12f1840.h: 616: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic12f1840.h: 626: extern volatile unsigned char TMR1H @ 0x017;
"628
[; ;pic12f1840.h: 628: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic12f1840.h: 631: typedef union {
[; ;pic12f1840.h: 632: struct {
[; ;pic12f1840.h: 633: unsigned TMR1H :8;
[; ;pic12f1840.h: 634: };
[; ;pic12f1840.h: 635: } TMR1Hbits_t;
[; ;pic12f1840.h: 636: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic12f1840.h: 646: extern volatile unsigned char T1CON @ 0x018;
"648
[; ;pic12f1840.h: 648: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic12f1840.h: 651: typedef union {
[; ;pic12f1840.h: 652: struct {
[; ;pic12f1840.h: 653: unsigned TMR1ON :1;
[; ;pic12f1840.h: 654: unsigned :1;
[; ;pic12f1840.h: 655: unsigned nT1SYNC :1;
[; ;pic12f1840.h: 656: unsigned T1OSCEN :1;
[; ;pic12f1840.h: 657: unsigned T1CKPS0 :1;
[; ;pic12f1840.h: 658: unsigned T1CKPS1 :1;
[; ;pic12f1840.h: 659: unsigned TMR1CS0 :1;
[; ;pic12f1840.h: 660: unsigned TMR1CS1 :1;
[; ;pic12f1840.h: 661: };
[; ;pic12f1840.h: 662: struct {
[; ;pic12f1840.h: 663: unsigned :4;
[; ;pic12f1840.h: 664: unsigned T1CKPS :2;
[; ;pic12f1840.h: 665: unsigned TMR1CS :2;
[; ;pic12f1840.h: 666: };
[; ;pic12f1840.h: 667: } T1CONbits_t;
[; ;pic12f1840.h: 668: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic12f1840.h: 718: extern volatile unsigned char T1GCON @ 0x019;
"720
[; ;pic12f1840.h: 720: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic12f1840.h: 723: typedef union {
[; ;pic12f1840.h: 724: struct {
[; ;pic12f1840.h: 725: unsigned T1GSS0 :1;
[; ;pic12f1840.h: 726: unsigned T1GSS1 :1;
[; ;pic12f1840.h: 727: unsigned T1GVAL :1;
[; ;pic12f1840.h: 728: unsigned T1GGO_nDONE :1;
[; ;pic12f1840.h: 729: unsigned T1GSPM :1;
[; ;pic12f1840.h: 730: unsigned T1GTM :1;
[; ;pic12f1840.h: 731: unsigned T1GPOL :1;
[; ;pic12f1840.h: 732: unsigned TMR1GE :1;
[; ;pic12f1840.h: 733: };
[; ;pic12f1840.h: 734: struct {
[; ;pic12f1840.h: 735: unsigned T1GSS :2;
[; ;pic12f1840.h: 736: unsigned :1;
[; ;pic12f1840.h: 737: unsigned T1GGO :1;
[; ;pic12f1840.h: 738: };
[; ;pic12f1840.h: 739: } T1GCONbits_t;
[; ;pic12f1840.h: 740: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic12f1840.h: 795: extern volatile unsigned char TMR2 @ 0x01A;
"797
[; ;pic12f1840.h: 797: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic12f1840.h: 800: typedef union {
[; ;pic12f1840.h: 801: struct {
[; ;pic12f1840.h: 802: unsigned TMR2 :8;
[; ;pic12f1840.h: 803: };
[; ;pic12f1840.h: 804: } TMR2bits_t;
[; ;pic12f1840.h: 805: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic12f1840.h: 815: extern volatile unsigned char PR2 @ 0x01B;
"817
[; ;pic12f1840.h: 817: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic12f1840.h: 820: typedef union {
[; ;pic12f1840.h: 821: struct {
[; ;pic12f1840.h: 822: unsigned PR2 :8;
[; ;pic12f1840.h: 823: };
[; ;pic12f1840.h: 824: } PR2bits_t;
[; ;pic12f1840.h: 825: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic12f1840.h: 835: extern volatile unsigned char T2CON @ 0x01C;
"837
[; ;pic12f1840.h: 837: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic12f1840.h: 840: typedef union {
[; ;pic12f1840.h: 841: struct {
[; ;pic12f1840.h: 842: unsigned T2CKPS0 :1;
[; ;pic12f1840.h: 843: unsigned T2CKPS1 :1;
[; ;pic12f1840.h: 844: unsigned TMR2ON :1;
[; ;pic12f1840.h: 845: unsigned T2OUTPS0 :1;
[; ;pic12f1840.h: 846: unsigned T2OUTPS1 :1;
[; ;pic12f1840.h: 847: unsigned T2OUTPS2 :1;
[; ;pic12f1840.h: 848: unsigned T2OUTPS3 :1;
[; ;pic12f1840.h: 849: };
[; ;pic12f1840.h: 850: struct {
[; ;pic12f1840.h: 851: unsigned T2CKPS :2;
[; ;pic12f1840.h: 852: unsigned :1;
[; ;pic12f1840.h: 853: unsigned T2OUTPS :4;
[; ;pic12f1840.h: 854: };
[; ;pic12f1840.h: 855: } T2CONbits_t;
[; ;pic12f1840.h: 856: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic12f1840.h: 906: extern volatile unsigned char CPSCON0 @ 0x01E;
"908
[; ;pic12f1840.h: 908: asm("CPSCON0 equ 01Eh");
[; <" CPSCON0 equ 01Eh ;# ">
[; ;pic12f1840.h: 911: typedef union {
[; ;pic12f1840.h: 912: struct {
[; ;pic12f1840.h: 913: unsigned T0XCS :1;
[; ;pic12f1840.h: 914: unsigned CPSOUT :1;
[; ;pic12f1840.h: 915: unsigned CPSRNG0 :1;
[; ;pic12f1840.h: 916: unsigned CPSRNG1 :1;
[; ;pic12f1840.h: 917: unsigned :2;
[; ;pic12f1840.h: 918: unsigned CPSRM :1;
[; ;pic12f1840.h: 919: unsigned CPSON :1;
[; ;pic12f1840.h: 920: };
[; ;pic12f1840.h: 921: struct {
[; ;pic12f1840.h: 922: unsigned :2;
[; ;pic12f1840.h: 923: unsigned CPSRNG :2;
[; ;pic12f1840.h: 924: };
[; ;pic12f1840.h: 925: } CPSCON0bits_t;
[; ;pic12f1840.h: 926: extern volatile CPSCON0bits_t CPSCON0bits @ 0x01E;
[; ;pic12f1840.h: 966: extern volatile unsigned char CPSCON1 @ 0x01F;
"968
[; ;pic12f1840.h: 968: asm("CPSCON1 equ 01Fh");
[; <" CPSCON1 equ 01Fh ;# ">
[; ;pic12f1840.h: 971: typedef union {
[; ;pic12f1840.h: 972: struct {
[; ;pic12f1840.h: 973: unsigned CPSCH0 :1;
[; ;pic12f1840.h: 974: unsigned CPSCH1 :1;
[; ;pic12f1840.h: 975: };
[; ;pic12f1840.h: 976: struct {
[; ;pic12f1840.h: 977: unsigned CPSCH :2;
[; ;pic12f1840.h: 978: };
[; ;pic12f1840.h: 979: } CPSCON1bits_t;
[; ;pic12f1840.h: 980: extern volatile CPSCON1bits_t CPSCON1bits @ 0x01F;
[; ;pic12f1840.h: 1000: extern volatile unsigned char TRISA @ 0x08C;
"1002
[; ;pic12f1840.h: 1002: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic12f1840.h: 1005: typedef union {
[; ;pic12f1840.h: 1006: struct {
[; ;pic12f1840.h: 1007: unsigned TRISA0 :1;
[; ;pic12f1840.h: 1008: unsigned TRISA1 :1;
[; ;pic12f1840.h: 1009: unsigned TRISA2 :1;
[; ;pic12f1840.h: 1010: unsigned TRISA3 :1;
[; ;pic12f1840.h: 1011: unsigned TRISA4 :1;
[; ;pic12f1840.h: 1012: unsigned TRISA5 :1;
[; ;pic12f1840.h: 1013: };
[; ;pic12f1840.h: 1014: } TRISAbits_t;
[; ;pic12f1840.h: 1015: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic12f1840.h: 1050: extern volatile unsigned char PIE1 @ 0x091;
"1052
[; ;pic12f1840.h: 1052: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic12f1840.h: 1055: typedef union {
[; ;pic12f1840.h: 1056: struct {
[; ;pic12f1840.h: 1057: unsigned TMR1IE :1;
[; ;pic12f1840.h: 1058: unsigned TMR2IE :1;
[; ;pic12f1840.h: 1059: unsigned CCP1IE :1;
[; ;pic12f1840.h: 1060: unsigned SSP1IE :1;
[; ;pic12f1840.h: 1061: unsigned TXIE :1;
[; ;pic12f1840.h: 1062: unsigned RCIE :1;
[; ;pic12f1840.h: 1063: unsigned ADIE :1;
[; ;pic12f1840.h: 1064: unsigned TMR1GIE :1;
[; ;pic12f1840.h: 1065: };
[; ;pic12f1840.h: 1066: } PIE1bits_t;
[; ;pic12f1840.h: 1067: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic12f1840.h: 1112: extern volatile unsigned char PIE2 @ 0x092;
"1114
[; ;pic12f1840.h: 1114: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic12f1840.h: 1117: typedef union {
[; ;pic12f1840.h: 1118: struct {
[; ;pic12f1840.h: 1119: unsigned :3;
[; ;pic12f1840.h: 1120: unsigned BCL1IE :1;
[; ;pic12f1840.h: 1121: unsigned EEIE :1;
[; ;pic12f1840.h: 1122: unsigned C1IE :1;
[; ;pic12f1840.h: 1123: unsigned :1;
[; ;pic12f1840.h: 1124: unsigned OSFIE :1;
[; ;pic12f1840.h: 1125: };
[; ;pic12f1840.h: 1126: } PIE2bits_t;
[; ;pic12f1840.h: 1127: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic12f1840.h: 1152: extern volatile unsigned char OPTION_REG @ 0x095;
"1154
[; ;pic12f1840.h: 1154: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic12f1840.h: 1157: typedef union {
[; ;pic12f1840.h: 1158: struct {
[; ;pic12f1840.h: 1159: unsigned PS0 :1;
[; ;pic12f1840.h: 1160: unsigned PS1 :1;
[; ;pic12f1840.h: 1161: unsigned PS2 :1;
[; ;pic12f1840.h: 1162: unsigned PSA :1;
[; ;pic12f1840.h: 1163: unsigned TMR0SE :1;
[; ;pic12f1840.h: 1164: unsigned TMR0CS :1;
[; ;pic12f1840.h: 1165: unsigned INTEDG :1;
[; ;pic12f1840.h: 1166: unsigned nWPUEN :1;
[; ;pic12f1840.h: 1167: };
[; ;pic12f1840.h: 1168: struct {
[; ;pic12f1840.h: 1169: unsigned PS :3;
[; ;pic12f1840.h: 1170: unsigned :1;
[; ;pic12f1840.h: 1171: unsigned T0SE :1;
[; ;pic12f1840.h: 1172: unsigned T0CS :1;
[; ;pic12f1840.h: 1173: };
[; ;pic12f1840.h: 1174: } OPTION_REGbits_t;
[; ;pic12f1840.h: 1175: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic12f1840.h: 1235: extern volatile unsigned char PCON @ 0x096;
"1237
[; ;pic12f1840.h: 1237: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic12f1840.h: 1240: typedef union {
[; ;pic12f1840.h: 1241: struct {
[; ;pic12f1840.h: 1242: unsigned nBOR :1;
[; ;pic12f1840.h: 1243: unsigned nPOR :1;
[; ;pic12f1840.h: 1244: unsigned nRI :1;
[; ;pic12f1840.h: 1245: unsigned nRMCLR :1;
[; ;pic12f1840.h: 1246: unsigned :2;
[; ;pic12f1840.h: 1247: unsigned STKUNF :1;
[; ;pic12f1840.h: 1248: unsigned STKOVF :1;
[; ;pic12f1840.h: 1249: };
[; ;pic12f1840.h: 1250: } PCONbits_t;
[; ;pic12f1840.h: 1251: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic12f1840.h: 1286: extern volatile unsigned char WDTCON @ 0x097;
"1288
[; ;pic12f1840.h: 1288: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic12f1840.h: 1291: typedef union {
[; ;pic12f1840.h: 1292: struct {
[; ;pic12f1840.h: 1293: unsigned SWDTEN :1;
[; ;pic12f1840.h: 1294: unsigned WDTPS0 :1;
[; ;pic12f1840.h: 1295: unsigned WDTPS1 :1;
[; ;pic12f1840.h: 1296: unsigned WDTPS2 :1;
[; ;pic12f1840.h: 1297: unsigned WDTPS3 :1;
[; ;pic12f1840.h: 1298: unsigned WDTPS4 :1;
[; ;pic12f1840.h: 1299: };
[; ;pic12f1840.h: 1300: struct {
[; ;pic12f1840.h: 1301: unsigned :1;
[; ;pic12f1840.h: 1302: unsigned WDTPS :5;
[; ;pic12f1840.h: 1303: };
[; ;pic12f1840.h: 1304: } WDTCONbits_t;
[; ;pic12f1840.h: 1305: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic12f1840.h: 1345: extern volatile unsigned char OSCTUNE @ 0x098;
"1347
[; ;pic12f1840.h: 1347: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic12f1840.h: 1350: typedef union {
[; ;pic12f1840.h: 1351: struct {
[; ;pic12f1840.h: 1352: unsigned TUN0 :1;
[; ;pic12f1840.h: 1353: unsigned TUN1 :1;
[; ;pic12f1840.h: 1354: unsigned TUN2 :1;
[; ;pic12f1840.h: 1355: unsigned TUN3 :1;
[; ;pic12f1840.h: 1356: unsigned TUN4 :1;
[; ;pic12f1840.h: 1357: unsigned TUN5 :1;
[; ;pic12f1840.h: 1358: };
[; ;pic12f1840.h: 1359: struct {
[; ;pic12f1840.h: 1360: unsigned TUN :6;
[; ;pic12f1840.h: 1361: };
[; ;pic12f1840.h: 1362: } OSCTUNEbits_t;
[; ;pic12f1840.h: 1363: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic12f1840.h: 1403: extern volatile unsigned char OSCCON @ 0x099;
"1405
[; ;pic12f1840.h: 1405: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic12f1840.h: 1408: typedef union {
[; ;pic12f1840.h: 1409: struct {
[; ;pic12f1840.h: 1410: unsigned SCS0 :1;
[; ;pic12f1840.h: 1411: unsigned SCS1 :1;
[; ;pic12f1840.h: 1412: unsigned :1;
[; ;pic12f1840.h: 1413: unsigned IRCF0 :1;
[; ;pic12f1840.h: 1414: unsigned IRCF1 :1;
[; ;pic12f1840.h: 1415: unsigned IRCF2 :1;
[; ;pic12f1840.h: 1416: unsigned IRCF3 :1;
[; ;pic12f1840.h: 1417: unsigned SPLLEN :1;
[; ;pic12f1840.h: 1418: };
[; ;pic12f1840.h: 1419: struct {
[; ;pic12f1840.h: 1420: unsigned SCS :2;
[; ;pic12f1840.h: 1421: unsigned :1;
[; ;pic12f1840.h: 1422: unsigned IRCF :4;
[; ;pic12f1840.h: 1423: };
[; ;pic12f1840.h: 1424: } OSCCONbits_t;
[; ;pic12f1840.h: 1425: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic12f1840.h: 1475: extern volatile unsigned char OSCSTAT @ 0x09A;
"1477
[; ;pic12f1840.h: 1477: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic12f1840.h: 1480: typedef union {
[; ;pic12f1840.h: 1481: struct {
[; ;pic12f1840.h: 1482: unsigned HFIOFS :1;
[; ;pic12f1840.h: 1483: unsigned LFIOFR :1;
[; ;pic12f1840.h: 1484: unsigned MFIOFR :1;
[; ;pic12f1840.h: 1485: unsigned HFIOFL :1;
[; ;pic12f1840.h: 1486: unsigned HFIOFR :1;
[; ;pic12f1840.h: 1487: unsigned OSTS :1;
[; ;pic12f1840.h: 1488: unsigned PLLR :1;
[; ;pic12f1840.h: 1489: unsigned T1OSCR :1;
[; ;pic12f1840.h: 1490: };
[; ;pic12f1840.h: 1491: } OSCSTATbits_t;
[; ;pic12f1840.h: 1492: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic12f1840.h: 1537: extern volatile unsigned short ADRES @ 0x09B;
"1539
[; ;pic12f1840.h: 1539: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic12f1840.h: 1544: extern volatile unsigned char ADRESL @ 0x09B;
"1546
[; ;pic12f1840.h: 1546: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic12f1840.h: 1549: typedef union {
[; ;pic12f1840.h: 1550: struct {
[; ;pic12f1840.h: 1551: unsigned ADRESL :8;
[; ;pic12f1840.h: 1552: };
[; ;pic12f1840.h: 1553: } ADRESLbits_t;
[; ;pic12f1840.h: 1554: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic12f1840.h: 1564: extern volatile unsigned char ADRESH @ 0x09C;
"1566
[; ;pic12f1840.h: 1566: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic12f1840.h: 1569: typedef union {
[; ;pic12f1840.h: 1570: struct {
[; ;pic12f1840.h: 1571: unsigned ADRESH :8;
[; ;pic12f1840.h: 1572: };
[; ;pic12f1840.h: 1573: } ADRESHbits_t;
[; ;pic12f1840.h: 1574: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic12f1840.h: 1584: extern volatile unsigned char ADCON0 @ 0x09D;
"1586
[; ;pic12f1840.h: 1586: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic12f1840.h: 1589: typedef union {
[; ;pic12f1840.h: 1590: struct {
[; ;pic12f1840.h: 1591: unsigned ADON :1;
[; ;pic12f1840.h: 1592: unsigned GO_nDONE :1;
[; ;pic12f1840.h: 1593: unsigned CHS0 :1;
[; ;pic12f1840.h: 1594: unsigned CHS1 :1;
[; ;pic12f1840.h: 1595: unsigned CHS2 :1;
[; ;pic12f1840.h: 1596: unsigned CHS3 :1;
[; ;pic12f1840.h: 1597: unsigned CHS4 :1;
[; ;pic12f1840.h: 1598: };
[; ;pic12f1840.h: 1599: struct {
[; ;pic12f1840.h: 1600: unsigned :1;
[; ;pic12f1840.h: 1601: unsigned ADGO :1;
[; ;pic12f1840.h: 1602: unsigned CHS :5;
[; ;pic12f1840.h: 1603: };
[; ;pic12f1840.h: 1604: struct {
[; ;pic12f1840.h: 1605: unsigned :1;
[; ;pic12f1840.h: 1606: unsigned GO :1;
[; ;pic12f1840.h: 1607: };
[; ;pic12f1840.h: 1608: } ADCON0bits_t;
[; ;pic12f1840.h: 1609: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic12f1840.h: 1664: extern volatile unsigned char ADCON1 @ 0x09E;
"1666
[; ;pic12f1840.h: 1666: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic12f1840.h: 1669: typedef union {
[; ;pic12f1840.h: 1670: struct {
[; ;pic12f1840.h: 1671: unsigned ADPREF0 :1;
[; ;pic12f1840.h: 1672: unsigned ADPREF1 :1;
[; ;pic12f1840.h: 1673: unsigned :2;
[; ;pic12f1840.h: 1674: unsigned ADCS0 :1;
[; ;pic12f1840.h: 1675: unsigned ADCS1 :1;
[; ;pic12f1840.h: 1676: unsigned ADCS2 :1;
[; ;pic12f1840.h: 1677: unsigned ADFM :1;
[; ;pic12f1840.h: 1678: };
[; ;pic12f1840.h: 1679: struct {
[; ;pic12f1840.h: 1680: unsigned ADPREF :2;
[; ;pic12f1840.h: 1681: unsigned :2;
[; ;pic12f1840.h: 1682: unsigned ADCS :3;
[; ;pic12f1840.h: 1683: };
[; ;pic12f1840.h: 1684: } ADCON1bits_t;
[; ;pic12f1840.h: 1685: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic12f1840.h: 1730: extern volatile unsigned char LATA @ 0x10C;
"1732
[; ;pic12f1840.h: 1732: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic12f1840.h: 1735: typedef union {
[; ;pic12f1840.h: 1736: struct {
[; ;pic12f1840.h: 1737: unsigned LATA0 :1;
[; ;pic12f1840.h: 1738: unsigned LATA1 :1;
[; ;pic12f1840.h: 1739: unsigned LATA2 :1;
[; ;pic12f1840.h: 1740: unsigned :1;
[; ;pic12f1840.h: 1741: unsigned LATA4 :1;
[; ;pic12f1840.h: 1742: unsigned LATA5 :1;
[; ;pic12f1840.h: 1743: };
[; ;pic12f1840.h: 1744: } LATAbits_t;
[; ;pic12f1840.h: 1745: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic12f1840.h: 1775: extern volatile unsigned char CM1CON0 @ 0x111;
"1777
[; ;pic12f1840.h: 1777: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic12f1840.h: 1780: typedef union {
[; ;pic12f1840.h: 1781: struct {
[; ;pic12f1840.h: 1782: unsigned C1SYNC :1;
[; ;pic12f1840.h: 1783: unsigned C1HYS :1;
[; ;pic12f1840.h: 1784: unsigned C1SP :1;
[; ;pic12f1840.h: 1785: unsigned :1;
[; ;pic12f1840.h: 1786: unsigned C1POL :1;
[; ;pic12f1840.h: 1787: unsigned C1OE :1;
[; ;pic12f1840.h: 1788: unsigned C1OUT :1;
[; ;pic12f1840.h: 1789: unsigned C1ON :1;
[; ;pic12f1840.h: 1790: };
[; ;pic12f1840.h: 1791: } CM1CON0bits_t;
[; ;pic12f1840.h: 1792: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic12f1840.h: 1832: extern volatile unsigned char CM1CON1 @ 0x112;
"1834
[; ;pic12f1840.h: 1834: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic12f1840.h: 1837: typedef union {
[; ;pic12f1840.h: 1838: struct {
[; ;pic12f1840.h: 1839: unsigned C1NCH :1;
[; ;pic12f1840.h: 1840: unsigned :3;
[; ;pic12f1840.h: 1841: unsigned C1PCH0 :1;
[; ;pic12f1840.h: 1842: unsigned C1PCH1 :1;
[; ;pic12f1840.h: 1843: unsigned C1INTN :1;
[; ;pic12f1840.h: 1844: unsigned C1INTP :1;
[; ;pic12f1840.h: 1845: };
[; ;pic12f1840.h: 1846: struct {
[; ;pic12f1840.h: 1847: unsigned C1NCH0 :1;
[; ;pic12f1840.h: 1848: unsigned :3;
[; ;pic12f1840.h: 1849: unsigned C1PCH :2;
[; ;pic12f1840.h: 1850: };
[; ;pic12f1840.h: 1851: } CM1CON1bits_t;
[; ;pic12f1840.h: 1852: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic12f1840.h: 1892: extern volatile unsigned char CMOUT @ 0x115;
"1894
[; ;pic12f1840.h: 1894: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic12f1840.h: 1897: typedef union {
[; ;pic12f1840.h: 1898: struct {
[; ;pic12f1840.h: 1899: unsigned MC1OUT :1;
[; ;pic12f1840.h: 1900: };
[; ;pic12f1840.h: 1901: } CMOUTbits_t;
[; ;pic12f1840.h: 1902: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic12f1840.h: 1912: extern volatile unsigned char BORCON @ 0x116;
"1914
[; ;pic12f1840.h: 1914: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic12f1840.h: 1917: typedef union {
[; ;pic12f1840.h: 1918: struct {
[; ;pic12f1840.h: 1919: unsigned BORRDY :1;
[; ;pic12f1840.h: 1920: unsigned :5;
[; ;pic12f1840.h: 1921: unsigned BORFS :1;
[; ;pic12f1840.h: 1922: unsigned SBOREN :1;
[; ;pic12f1840.h: 1923: };
[; ;pic12f1840.h: 1924: } BORCONbits_t;
[; ;pic12f1840.h: 1925: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic12f1840.h: 1945: extern volatile unsigned char FVRCON @ 0x117;
"1947
[; ;pic12f1840.h: 1947: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic12f1840.h: 1950: typedef union {
[; ;pic12f1840.h: 1951: struct {
[; ;pic12f1840.h: 1952: unsigned ADFVR0 :1;
[; ;pic12f1840.h: 1953: unsigned ADFVR1 :1;
[; ;pic12f1840.h: 1954: unsigned CDAFVR0 :1;
[; ;pic12f1840.h: 1955: unsigned CDAFVR1 :1;
[; ;pic12f1840.h: 1956: unsigned TSRNG :1;
[; ;pic12f1840.h: 1957: unsigned TSEN :1;
[; ;pic12f1840.h: 1958: unsigned FVRRDY :1;
[; ;pic12f1840.h: 1959: unsigned FVREN :1;
[; ;pic12f1840.h: 1960: };
[; ;pic12f1840.h: 1961: struct {
[; ;pic12f1840.h: 1962: unsigned ADFVR :2;
[; ;pic12f1840.h: 1963: unsigned CDAFVR :2;
[; ;pic12f1840.h: 1964: };
[; ;pic12f1840.h: 1965: } FVRCONbits_t;
[; ;pic12f1840.h: 1966: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic12f1840.h: 2021: extern volatile unsigned char DACCON0 @ 0x118;
"2023
[; ;pic12f1840.h: 2023: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic12f1840.h: 2026: typedef union {
[; ;pic12f1840.h: 2027: struct {
[; ;pic12f1840.h: 2028: unsigned :2;
[; ;pic12f1840.h: 2029: unsigned DACPSS0 :1;
[; ;pic12f1840.h: 2030: unsigned DACPSS1 :1;
[; ;pic12f1840.h: 2031: unsigned :1;
[; ;pic12f1840.h: 2032: unsigned DACOE :1;
[; ;pic12f1840.h: 2033: unsigned DACLPS :1;
[; ;pic12f1840.h: 2034: unsigned DACEN :1;
[; ;pic12f1840.h: 2035: };
[; ;pic12f1840.h: 2036: struct {
[; ;pic12f1840.h: 2037: unsigned :2;
[; ;pic12f1840.h: 2038: unsigned DACPSS :2;
[; ;pic12f1840.h: 2039: };
[; ;pic12f1840.h: 2040: } DACCON0bits_t;
[; ;pic12f1840.h: 2041: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic12f1840.h: 2076: extern volatile unsigned char DACCON1 @ 0x119;
"2078
[; ;pic12f1840.h: 2078: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic12f1840.h: 2081: typedef union {
[; ;pic12f1840.h: 2082: struct {
[; ;pic12f1840.h: 2083: unsigned DACR0 :1;
[; ;pic12f1840.h: 2084: unsigned DACR1 :1;
[; ;pic12f1840.h: 2085: unsigned DACR2 :1;
[; ;pic12f1840.h: 2086: unsigned DACR3 :1;
[; ;pic12f1840.h: 2087: unsigned DACR4 :1;
[; ;pic12f1840.h: 2088: };
[; ;pic12f1840.h: 2089: struct {
[; ;pic12f1840.h: 2090: unsigned DACR :5;
[; ;pic12f1840.h: 2091: };
[; ;pic12f1840.h: 2092: } DACCON1bits_t;
[; ;pic12f1840.h: 2093: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic12f1840.h: 2128: extern volatile unsigned char SRCON0 @ 0x11A;
"2130
[; ;pic12f1840.h: 2130: asm("SRCON0 equ 011Ah");
[; <" SRCON0 equ 011Ah ;# ">
[; ;pic12f1840.h: 2133: typedef union {
[; ;pic12f1840.h: 2134: struct {
[; ;pic12f1840.h: 2135: unsigned SRPR :1;
[; ;pic12f1840.h: 2136: unsigned SRPS :1;
[; ;pic12f1840.h: 2137: unsigned SRNQEN :1;
[; ;pic12f1840.h: 2138: unsigned SRQEN :1;
[; ;pic12f1840.h: 2139: unsigned SRCLK0 :1;
[; ;pic12f1840.h: 2140: unsigned SRCLK1 :1;
[; ;pic12f1840.h: 2141: unsigned SRCLK2 :1;
[; ;pic12f1840.h: 2142: unsigned SRLEN :1;
[; ;pic12f1840.h: 2143: };
[; ;pic12f1840.h: 2144: struct {
[; ;pic12f1840.h: 2145: unsigned :4;
[; ;pic12f1840.h: 2146: unsigned SRCLK :3;
[; ;pic12f1840.h: 2147: };
[; ;pic12f1840.h: 2148: } SRCON0bits_t;
[; ;pic12f1840.h: 2149: extern volatile SRCON0bits_t SRCON0bits @ 0x11A;
[; ;pic12f1840.h: 2199: extern volatile unsigned char SRCON1 @ 0x11B;
"2201
[; ;pic12f1840.h: 2201: asm("SRCON1 equ 011Bh");
[; <" SRCON1 equ 011Bh ;# ">
[; ;pic12f1840.h: 2204: typedef union {
[; ;pic12f1840.h: 2205: struct {
[; ;pic12f1840.h: 2206: unsigned SRRC1E :1;
[; ;pic12f1840.h: 2207: unsigned :1;
[; ;pic12f1840.h: 2208: unsigned SRRCKE :1;
[; ;pic12f1840.h: 2209: unsigned SRRPE :1;
[; ;pic12f1840.h: 2210: unsigned SRSC1E :1;
[; ;pic12f1840.h: 2211: unsigned :1;
[; ;pic12f1840.h: 2212: unsigned SRSCKE :1;
[; ;pic12f1840.h: 2213: unsigned SRSPE :1;
[; ;pic12f1840.h: 2214: };
[; ;pic12f1840.h: 2215: } SRCON1bits_t;
[; ;pic12f1840.h: 2216: extern volatile SRCON1bits_t SRCON1bits @ 0x11B;
[; ;pic12f1840.h: 2251: extern volatile unsigned char APFCON @ 0x11D;
"2253
[; ;pic12f1840.h: 2253: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic12f1840.h: 2256: extern volatile unsigned char APFCON0 @ 0x11D;
"2258
[; ;pic12f1840.h: 2258: asm("APFCON0 equ 011Dh");
[; <" APFCON0 equ 011Dh ;# ">
[; ;pic12f1840.h: 2261: typedef union {
[; ;pic12f1840.h: 2262: struct {
[; ;pic12f1840.h: 2263: unsigned CCP1SEL :1;
[; ;pic12f1840.h: 2264: unsigned P1BSEL :1;
[; ;pic12f1840.h: 2265: unsigned TXCKSEL :1;
[; ;pic12f1840.h: 2266: unsigned T1GSEL :1;
[; ;pic12f1840.h: 2267: unsigned :1;
[; ;pic12f1840.h: 2268: unsigned SSSEL :1;
[; ;pic12f1840.h: 2269: unsigned SDOSEL :1;
[; ;pic12f1840.h: 2270: unsigned RXDTSEL :1;
[; ;pic12f1840.h: 2271: };
[; ;pic12f1840.h: 2272: struct {
[; ;pic12f1840.h: 2273: unsigned :5;
[; ;pic12f1840.h: 2274: unsigned SS1SEL :1;
[; ;pic12f1840.h: 2275: unsigned SDO1SEL :1;
[; ;pic12f1840.h: 2276: };
[; ;pic12f1840.h: 2277: } APFCONbits_t;
[; ;pic12f1840.h: 2278: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic12f1840.h: 2326: typedef union {
[; ;pic12f1840.h: 2327: struct {
[; ;pic12f1840.h: 2328: unsigned CCP1SEL :1;
[; ;pic12f1840.h: 2329: unsigned P1BSEL :1;
[; ;pic12f1840.h: 2330: unsigned TXCKSEL :1;
[; ;pic12f1840.h: 2331: unsigned T1GSEL :1;
[; ;pic12f1840.h: 2332: unsigned :1;
[; ;pic12f1840.h: 2333: unsigned SSSEL :1;
[; ;pic12f1840.h: 2334: unsigned SDOSEL :1;
[; ;pic12f1840.h: 2335: unsigned RXDTSEL :1;
[; ;pic12f1840.h: 2336: };
[; ;pic12f1840.h: 2337: struct {
[; ;pic12f1840.h: 2338: unsigned :5;
[; ;pic12f1840.h: 2339: unsigned SS1SEL :1;
[; ;pic12f1840.h: 2340: unsigned SDO1SEL :1;
[; ;pic12f1840.h: 2341: };
[; ;pic12f1840.h: 2342: } APFCON0bits_t;
[; ;pic12f1840.h: 2343: extern volatile APFCON0bits_t APFCON0bits @ 0x11D;
[; ;pic12f1840.h: 2393: extern volatile unsigned char ANSELA @ 0x18C;
"2395
[; ;pic12f1840.h: 2395: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic12f1840.h: 2398: typedef union {
[; ;pic12f1840.h: 2399: struct {
[; ;pic12f1840.h: 2400: unsigned ANSA0 :1;
[; ;pic12f1840.h: 2401: unsigned ANSA1 :1;
[; ;pic12f1840.h: 2402: unsigned ANSA2 :1;
[; ;pic12f1840.h: 2403: unsigned :1;
[; ;pic12f1840.h: 2404: unsigned ANSA4 :1;
[; ;pic12f1840.h: 2405: };
[; ;pic12f1840.h: 2406: struct {
[; ;pic12f1840.h: 2407: unsigned ANSELA :5;
[; ;pic12f1840.h: 2408: };
[; ;pic12f1840.h: 2409: } ANSELAbits_t;
[; ;pic12f1840.h: 2410: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic12f1840.h: 2440: extern volatile unsigned short EEADR @ 0x191;
"2442
[; ;pic12f1840.h: 2442: asm("EEADR equ 0191h");
[; <" EEADR equ 0191h ;# ">
[; ;pic12f1840.h: 2447: extern volatile unsigned char EEADRL @ 0x191;
"2449
[; ;pic12f1840.h: 2449: asm("EEADRL equ 0191h");
[; <" EEADRL equ 0191h ;# ">
[; ;pic12f1840.h: 2452: typedef union {
[; ;pic12f1840.h: 2453: struct {
[; ;pic12f1840.h: 2454: unsigned EEADRL :8;
[; ;pic12f1840.h: 2455: };
[; ;pic12f1840.h: 2456: } EEADRLbits_t;
[; ;pic12f1840.h: 2457: extern volatile EEADRLbits_t EEADRLbits @ 0x191;
[; ;pic12f1840.h: 2467: extern volatile unsigned char EEADRH @ 0x192;
"2469
[; ;pic12f1840.h: 2469: asm("EEADRH equ 0192h");
[; <" EEADRH equ 0192h ;# ">
[; ;pic12f1840.h: 2472: typedef union {
[; ;pic12f1840.h: 2473: struct {
[; ;pic12f1840.h: 2474: unsigned EEADRH :7;
[; ;pic12f1840.h: 2475: };
[; ;pic12f1840.h: 2476: } EEADRHbits_t;
[; ;pic12f1840.h: 2477: extern volatile EEADRHbits_t EEADRHbits @ 0x192;
[; ;pic12f1840.h: 2487: extern volatile unsigned short EEDAT @ 0x193;
"2489
[; ;pic12f1840.h: 2489: asm("EEDAT equ 0193h");
[; <" EEDAT equ 0193h ;# ">
[; ;pic12f1840.h: 2494: extern volatile unsigned char EEDATL @ 0x193;
"2496
[; ;pic12f1840.h: 2496: asm("EEDATL equ 0193h");
[; <" EEDATL equ 0193h ;# ">
[; ;pic12f1840.h: 2499: extern volatile unsigned char EEDATA @ 0x193;
"2501
[; ;pic12f1840.h: 2501: asm("EEDATA equ 0193h");
[; <" EEDATA equ 0193h ;# ">
[; ;pic12f1840.h: 2504: typedef union {
[; ;pic12f1840.h: 2505: struct {
[; ;pic12f1840.h: 2506: unsigned EEDATL :8;
[; ;pic12f1840.h: 2507: };
[; ;pic12f1840.h: 2508: } EEDATLbits_t;
[; ;pic12f1840.h: 2509: extern volatile EEDATLbits_t EEDATLbits @ 0x193;
[; ;pic12f1840.h: 2517: typedef union {
[; ;pic12f1840.h: 2518: struct {
[; ;pic12f1840.h: 2519: unsigned EEDATL :8;
[; ;pic12f1840.h: 2520: };
[; ;pic12f1840.h: 2521: } EEDATAbits_t;
[; ;pic12f1840.h: 2522: extern volatile EEDATAbits_t EEDATAbits @ 0x193;
[; ;pic12f1840.h: 2532: extern volatile unsigned char EEDATH @ 0x194;
"2534
[; ;pic12f1840.h: 2534: asm("EEDATH equ 0194h");
[; <" EEDATH equ 0194h ;# ">
[; ;pic12f1840.h: 2537: typedef union {
[; ;pic12f1840.h: 2538: struct {
[; ;pic12f1840.h: 2539: unsigned EEDATH :6;
[; ;pic12f1840.h: 2540: };
[; ;pic12f1840.h: 2541: } EEDATHbits_t;
[; ;pic12f1840.h: 2542: extern volatile EEDATHbits_t EEDATHbits @ 0x194;
[; ;pic12f1840.h: 2552: extern volatile unsigned char EECON1 @ 0x195;
"2554
[; ;pic12f1840.h: 2554: asm("EECON1 equ 0195h");
[; <" EECON1 equ 0195h ;# ">
[; ;pic12f1840.h: 2557: typedef union {
[; ;pic12f1840.h: 2558: struct {
[; ;pic12f1840.h: 2559: unsigned RD :1;
[; ;pic12f1840.h: 2560: unsigned WR :1;
[; ;pic12f1840.h: 2561: unsigned WREN :1;
[; ;pic12f1840.h: 2562: unsigned WRERR :1;
[; ;pic12f1840.h: 2563: unsigned FREE :1;
[; ;pic12f1840.h: 2564: unsigned LWLO :1;
[; ;pic12f1840.h: 2565: unsigned CFGS :1;
[; ;pic12f1840.h: 2566: unsigned EEPGD :1;
[; ;pic12f1840.h: 2567: };
[; ;pic12f1840.h: 2568: } EECON1bits_t;
[; ;pic12f1840.h: 2569: extern volatile EECON1bits_t EECON1bits @ 0x195;
[; ;pic12f1840.h: 2614: extern volatile unsigned char EECON2 @ 0x196;
"2616
[; ;pic12f1840.h: 2616: asm("EECON2 equ 0196h");
[; <" EECON2 equ 0196h ;# ">
[; ;pic12f1840.h: 2619: typedef union {
[; ;pic12f1840.h: 2620: struct {
[; ;pic12f1840.h: 2621: unsigned EECON2 :8;
[; ;pic12f1840.h: 2622: };
[; ;pic12f1840.h: 2623: } EECON2bits_t;
[; ;pic12f1840.h: 2624: extern volatile EECON2bits_t EECON2bits @ 0x196;
[; ;pic12f1840.h: 2634: extern volatile unsigned char VREGCON @ 0x197;
"2636
[; ;pic12f1840.h: 2636: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic12f1840.h: 2639: typedef union {
[; ;pic12f1840.h: 2640: struct {
[; ;pic12f1840.h: 2641: unsigned VREGPM0 :1;
[; ;pic12f1840.h: 2642: unsigned VREGPM1 :1;
[; ;pic12f1840.h: 2643: };
[; ;pic12f1840.h: 2644: struct {
[; ;pic12f1840.h: 2645: unsigned VREGPM :2;
[; ;pic12f1840.h: 2646: };
[; ;pic12f1840.h: 2647: } VREGCONbits_t;
[; ;pic12f1840.h: 2648: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic12f1840.h: 2668: extern volatile unsigned char RCREG @ 0x199;
"2670
[; ;pic12f1840.h: 2670: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic12f1840.h: 2673: typedef union {
[; ;pic12f1840.h: 2674: struct {
[; ;pic12f1840.h: 2675: unsigned RCREG :8;
[; ;pic12f1840.h: 2676: };
[; ;pic12f1840.h: 2677: } RCREGbits_t;
[; ;pic12f1840.h: 2678: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic12f1840.h: 2688: extern volatile unsigned char TXREG @ 0x19A;
"2690
[; ;pic12f1840.h: 2690: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic12f1840.h: 2693: typedef union {
[; ;pic12f1840.h: 2694: struct {
[; ;pic12f1840.h: 2695: unsigned TXREG :8;
[; ;pic12f1840.h: 2696: };
[; ;pic12f1840.h: 2697: } TXREGbits_t;
[; ;pic12f1840.h: 2698: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic12f1840.h: 2708: extern volatile unsigned short SP1BRG @ 0x19B;
"2710
[; ;pic12f1840.h: 2710: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic12f1840.h: 2715: extern volatile unsigned char SP1BRGL @ 0x19B;
"2717
[; ;pic12f1840.h: 2717: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic12f1840.h: 2720: extern volatile unsigned char SPBRG @ 0x19B;
"2722
[; ;pic12f1840.h: 2722: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic12f1840.h: 2724: extern volatile unsigned char SPBRGL @ 0x19B;
"2726
[; ;pic12f1840.h: 2726: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic12f1840.h: 2729: typedef union {
[; ;pic12f1840.h: 2730: struct {
[; ;pic12f1840.h: 2731: unsigned SPBRGL :8;
[; ;pic12f1840.h: 2732: };
[; ;pic12f1840.h: 2733: } SP1BRGLbits_t;
[; ;pic12f1840.h: 2734: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic12f1840.h: 2742: typedef union {
[; ;pic12f1840.h: 2743: struct {
[; ;pic12f1840.h: 2744: unsigned SPBRGL :8;
[; ;pic12f1840.h: 2745: };
[; ;pic12f1840.h: 2746: } SPBRGbits_t;
[; ;pic12f1840.h: 2747: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic12f1840.h: 2754: typedef union {
[; ;pic12f1840.h: 2755: struct {
[; ;pic12f1840.h: 2756: unsigned SPBRGL :8;
[; ;pic12f1840.h: 2757: };
[; ;pic12f1840.h: 2758: } SPBRGLbits_t;
[; ;pic12f1840.h: 2759: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic12f1840.h: 2769: extern volatile unsigned char SP1BRGH @ 0x19C;
"2771
[; ;pic12f1840.h: 2771: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic12f1840.h: 2774: extern volatile unsigned char SPBRGH @ 0x19C;
"2776
[; ;pic12f1840.h: 2776: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic12f1840.h: 2779: typedef union {
[; ;pic12f1840.h: 2780: struct {
[; ;pic12f1840.h: 2781: unsigned SPBRGH :8;
[; ;pic12f1840.h: 2782: };
[; ;pic12f1840.h: 2783: } SP1BRGHbits_t;
[; ;pic12f1840.h: 2784: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic12f1840.h: 2792: typedef union {
[; ;pic12f1840.h: 2793: struct {
[; ;pic12f1840.h: 2794: unsigned SPBRGH :8;
[; ;pic12f1840.h: 2795: };
[; ;pic12f1840.h: 2796: } SPBRGHbits_t;
[; ;pic12f1840.h: 2797: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic12f1840.h: 2807: extern volatile unsigned char RCSTA @ 0x19D;
"2809
[; ;pic12f1840.h: 2809: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic12f1840.h: 2812: typedef union {
[; ;pic12f1840.h: 2813: struct {
[; ;pic12f1840.h: 2814: unsigned RX9D :1;
[; ;pic12f1840.h: 2815: unsigned OERR :1;
[; ;pic12f1840.h: 2816: unsigned FERR :1;
[; ;pic12f1840.h: 2817: unsigned ADDEN :1;
[; ;pic12f1840.h: 2818: unsigned CREN :1;
[; ;pic12f1840.h: 2819: unsigned SREN :1;
[; ;pic12f1840.h: 2820: unsigned RX9 :1;
[; ;pic12f1840.h: 2821: unsigned SPEN :1;
[; ;pic12f1840.h: 2822: };
[; ;pic12f1840.h: 2823: } RCSTAbits_t;
[; ;pic12f1840.h: 2824: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic12f1840.h: 2869: extern volatile unsigned char TXSTA @ 0x19E;
"2871
[; ;pic12f1840.h: 2871: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic12f1840.h: 2874: typedef union {
[; ;pic12f1840.h: 2875: struct {
[; ;pic12f1840.h: 2876: unsigned TX9D :1;
[; ;pic12f1840.h: 2877: unsigned TRMT :1;
[; ;pic12f1840.h: 2878: unsigned BRGH :1;
[; ;pic12f1840.h: 2879: unsigned SENDB :1;
[; ;pic12f1840.h: 2880: unsigned SYNC :1;
[; ;pic12f1840.h: 2881: unsigned TXEN :1;
[; ;pic12f1840.h: 2882: unsigned TX9 :1;
[; ;pic12f1840.h: 2883: unsigned CSRC :1;
[; ;pic12f1840.h: 2884: };
[; ;pic12f1840.h: 2885: } TXSTAbits_t;
[; ;pic12f1840.h: 2886: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic12f1840.h: 2931: extern volatile unsigned char BAUDCON @ 0x19F;
"2933
[; ;pic12f1840.h: 2933: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic12f1840.h: 2936: typedef union {
[; ;pic12f1840.h: 2937: struct {
[; ;pic12f1840.h: 2938: unsigned ABDEN :1;
[; ;pic12f1840.h: 2939: unsigned WUE :1;
[; ;pic12f1840.h: 2940: unsigned :1;
[; ;pic12f1840.h: 2941: unsigned BRG16 :1;
[; ;pic12f1840.h: 2942: unsigned SCKP :1;
[; ;pic12f1840.h: 2943: unsigned :1;
[; ;pic12f1840.h: 2944: unsigned RCIDL :1;
[; ;pic12f1840.h: 2945: unsigned ABDOVF :1;
[; ;pic12f1840.h: 2946: };
[; ;pic12f1840.h: 2947: } BAUDCONbits_t;
[; ;pic12f1840.h: 2948: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic12f1840.h: 2983: extern volatile unsigned char WPUA @ 0x20C;
"2985
[; ;pic12f1840.h: 2985: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic12f1840.h: 2988: typedef union {
[; ;pic12f1840.h: 2989: struct {
[; ;pic12f1840.h: 2990: unsigned WPUA0 :1;
[; ;pic12f1840.h: 2991: unsigned WPUA1 :1;
[; ;pic12f1840.h: 2992: unsigned WPUA2 :1;
[; ;pic12f1840.h: 2993: unsigned WPUA3 :1;
[; ;pic12f1840.h: 2994: unsigned WPUA4 :1;
[; ;pic12f1840.h: 2995: unsigned WPUA5 :1;
[; ;pic12f1840.h: 2996: };
[; ;pic12f1840.h: 2997: struct {
[; ;pic12f1840.h: 2998: unsigned WPUA :6;
[; ;pic12f1840.h: 2999: };
[; ;pic12f1840.h: 3000: } WPUAbits_t;
[; ;pic12f1840.h: 3001: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic12f1840.h: 3041: extern volatile unsigned char SSP1BUF @ 0x211;
"3043
[; ;pic12f1840.h: 3043: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic12f1840.h: 3046: extern volatile unsigned char SSPBUF @ 0x211;
"3048
[; ;pic12f1840.h: 3048: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic12f1840.h: 3051: typedef union {
[; ;pic12f1840.h: 3052: struct {
[; ;pic12f1840.h: 3053: unsigned SSPBUF :8;
[; ;pic12f1840.h: 3054: };
[; ;pic12f1840.h: 3055: } SSP1BUFbits_t;
[; ;pic12f1840.h: 3056: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic12f1840.h: 3064: typedef union {
[; ;pic12f1840.h: 3065: struct {
[; ;pic12f1840.h: 3066: unsigned SSPBUF :8;
[; ;pic12f1840.h: 3067: };
[; ;pic12f1840.h: 3068: } SSPBUFbits_t;
[; ;pic12f1840.h: 3069: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic12f1840.h: 3079: extern volatile unsigned char SSP1ADD @ 0x212;
"3081
[; ;pic12f1840.h: 3081: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic12f1840.h: 3084: extern volatile unsigned char SSPADD @ 0x212;
"3086
[; ;pic12f1840.h: 3086: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic12f1840.h: 3089: typedef union {
[; ;pic12f1840.h: 3090: struct {
[; ;pic12f1840.h: 3091: unsigned SSPADD :8;
[; ;pic12f1840.h: 3092: };
[; ;pic12f1840.h: 3093: } SSP1ADDbits_t;
[; ;pic12f1840.h: 3094: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic12f1840.h: 3102: typedef union {
[; ;pic12f1840.h: 3103: struct {
[; ;pic12f1840.h: 3104: unsigned SSPADD :8;
[; ;pic12f1840.h: 3105: };
[; ;pic12f1840.h: 3106: } SSPADDbits_t;
[; ;pic12f1840.h: 3107: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic12f1840.h: 3117: extern volatile unsigned char SSP1MSK @ 0x213;
"3119
[; ;pic12f1840.h: 3119: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic12f1840.h: 3122: extern volatile unsigned char SSPMSK @ 0x213;
"3124
[; ;pic12f1840.h: 3124: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic12f1840.h: 3127: typedef union {
[; ;pic12f1840.h: 3128: struct {
[; ;pic12f1840.h: 3129: unsigned SSPMSK :8;
[; ;pic12f1840.h: 3130: };
[; ;pic12f1840.h: 3131: } SSP1MSKbits_t;
[; ;pic12f1840.h: 3132: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic12f1840.h: 3140: typedef union {
[; ;pic12f1840.h: 3141: struct {
[; ;pic12f1840.h: 3142: unsigned SSPMSK :8;
[; ;pic12f1840.h: 3143: };
[; ;pic12f1840.h: 3144: } SSPMSKbits_t;
[; ;pic12f1840.h: 3145: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic12f1840.h: 3155: extern volatile unsigned char SSP1STAT @ 0x214;
"3157
[; ;pic12f1840.h: 3157: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic12f1840.h: 3160: extern volatile unsigned char SSPSTAT @ 0x214;
"3162
[; ;pic12f1840.h: 3162: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic12f1840.h: 3165: typedef union {
[; ;pic12f1840.h: 3166: struct {
[; ;pic12f1840.h: 3167: unsigned BF :1;
[; ;pic12f1840.h: 3168: unsigned UA :1;
[; ;pic12f1840.h: 3169: unsigned R_nW :1;
[; ;pic12f1840.h: 3170: unsigned S :1;
[; ;pic12f1840.h: 3171: unsigned P :1;
[; ;pic12f1840.h: 3172: unsigned D_nA :1;
[; ;pic12f1840.h: 3173: unsigned CKE :1;
[; ;pic12f1840.h: 3174: unsigned SMP :1;
[; ;pic12f1840.h: 3175: };
[; ;pic12f1840.h: 3176: } SSP1STATbits_t;
[; ;pic12f1840.h: 3177: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic12f1840.h: 3220: typedef union {
[; ;pic12f1840.h: 3221: struct {
[; ;pic12f1840.h: 3222: unsigned BF :1;
[; ;pic12f1840.h: 3223: unsigned UA :1;
[; ;pic12f1840.h: 3224: unsigned R_nW :1;
[; ;pic12f1840.h: 3225: unsigned S :1;
[; ;pic12f1840.h: 3226: unsigned P :1;
[; ;pic12f1840.h: 3227: unsigned D_nA :1;
[; ;pic12f1840.h: 3228: unsigned CKE :1;
[; ;pic12f1840.h: 3229: unsigned SMP :1;
[; ;pic12f1840.h: 3230: };
[; ;pic12f1840.h: 3231: } SSPSTATbits_t;
[; ;pic12f1840.h: 3232: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic12f1840.h: 3277: extern volatile unsigned char SSP1CON1 @ 0x215;
"3279
[; ;pic12f1840.h: 3279: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic12f1840.h: 3282: extern volatile unsigned char SSPCON1 @ 0x215;
"3284
[; ;pic12f1840.h: 3284: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic12f1840.h: 3286: extern volatile unsigned char SSPCON @ 0x215;
"3288
[; ;pic12f1840.h: 3288: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic12f1840.h: 3291: typedef union {
[; ;pic12f1840.h: 3292: struct {
[; ;pic12f1840.h: 3293: unsigned SSPM0 :1;
[; ;pic12f1840.h: 3294: unsigned SSPM1 :1;
[; ;pic12f1840.h: 3295: unsigned SSPM2 :1;
[; ;pic12f1840.h: 3296: unsigned SSPM3 :1;
[; ;pic12f1840.h: 3297: unsigned CKP :1;
[; ;pic12f1840.h: 3298: unsigned SSPEN :1;
[; ;pic12f1840.h: 3299: unsigned SSPOV :1;
[; ;pic12f1840.h: 3300: unsigned WCOL :1;
[; ;pic12f1840.h: 3301: };
[; ;pic12f1840.h: 3302: struct {
[; ;pic12f1840.h: 3303: unsigned SSPM :4;
[; ;pic12f1840.h: 3304: };
[; ;pic12f1840.h: 3305: } SSP1CON1bits_t;
[; ;pic12f1840.h: 3306: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic12f1840.h: 3354: typedef union {
[; ;pic12f1840.h: 3355: struct {
[; ;pic12f1840.h: 3356: unsigned SSPM0 :1;
[; ;pic12f1840.h: 3357: unsigned SSPM1 :1;
[; ;pic12f1840.h: 3358: unsigned SSPM2 :1;
[; ;pic12f1840.h: 3359: unsigned SSPM3 :1;
[; ;pic12f1840.h: 3360: unsigned CKP :1;
[; ;pic12f1840.h: 3361: unsigned SSPEN :1;
[; ;pic12f1840.h: 3362: unsigned SSPOV :1;
[; ;pic12f1840.h: 3363: unsigned WCOL :1;
[; ;pic12f1840.h: 3364: };
[; ;pic12f1840.h: 3365: struct {
[; ;pic12f1840.h: 3366: unsigned SSPM :4;
[; ;pic12f1840.h: 3367: };
[; ;pic12f1840.h: 3368: } SSPCON1bits_t;
[; ;pic12f1840.h: 3369: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic12f1840.h: 3416: typedef union {
[; ;pic12f1840.h: 3417: struct {
[; ;pic12f1840.h: 3418: unsigned SSPM0 :1;
[; ;pic12f1840.h: 3419: unsigned SSPM1 :1;
[; ;pic12f1840.h: 3420: unsigned SSPM2 :1;
[; ;pic12f1840.h: 3421: unsigned SSPM3 :1;
[; ;pic12f1840.h: 3422: unsigned CKP :1;
[; ;pic12f1840.h: 3423: unsigned SSPEN :1;
[; ;pic12f1840.h: 3424: unsigned SSPOV :1;
[; ;pic12f1840.h: 3425: unsigned WCOL :1;
[; ;pic12f1840.h: 3426: };
[; ;pic12f1840.h: 3427: struct {
[; ;pic12f1840.h: 3428: unsigned SSPM :4;
[; ;pic12f1840.h: 3429: };
[; ;pic12f1840.h: 3430: } SSPCONbits_t;
[; ;pic12f1840.h: 3431: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic12f1840.h: 3481: extern volatile unsigned char SSP1CON2 @ 0x216;
"3483
[; ;pic12f1840.h: 3483: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic12f1840.h: 3486: extern volatile unsigned char SSPCON2 @ 0x216;
"3488
[; ;pic12f1840.h: 3488: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic12f1840.h: 3491: typedef union {
[; ;pic12f1840.h: 3492: struct {
[; ;pic12f1840.h: 3493: unsigned SEN :1;
[; ;pic12f1840.h: 3494: unsigned RSEN :1;
[; ;pic12f1840.h: 3495: unsigned PEN :1;
[; ;pic12f1840.h: 3496: unsigned RCEN :1;
[; ;pic12f1840.h: 3497: unsigned ACKEN :1;
[; ;pic12f1840.h: 3498: unsigned ACKDT :1;
[; ;pic12f1840.h: 3499: unsigned ACKSTAT :1;
[; ;pic12f1840.h: 3500: unsigned GCEN :1;
[; ;pic12f1840.h: 3501: };
[; ;pic12f1840.h: 3502: } SSP1CON2bits_t;
[; ;pic12f1840.h: 3503: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic12f1840.h: 3546: typedef union {
[; ;pic12f1840.h: 3547: struct {
[; ;pic12f1840.h: 3548: unsigned SEN :1;
[; ;pic12f1840.h: 3549: unsigned RSEN :1;
[; ;pic12f1840.h: 3550: unsigned PEN :1;
[; ;pic12f1840.h: 3551: unsigned RCEN :1;
[; ;pic12f1840.h: 3552: unsigned ACKEN :1;
[; ;pic12f1840.h: 3553: unsigned ACKDT :1;
[; ;pic12f1840.h: 3554: unsigned ACKSTAT :1;
[; ;pic12f1840.h: 3555: unsigned GCEN :1;
[; ;pic12f1840.h: 3556: };
[; ;pic12f1840.h: 3557: } SSPCON2bits_t;
[; ;pic12f1840.h: 3558: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic12f1840.h: 3603: extern volatile unsigned char SSP1CON3 @ 0x217;
"3605
[; ;pic12f1840.h: 3605: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic12f1840.h: 3608: extern volatile unsigned char SSPCON3 @ 0x217;
"3610
[; ;pic12f1840.h: 3610: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic12f1840.h: 3613: typedef union {
[; ;pic12f1840.h: 3614: struct {
[; ;pic12f1840.h: 3615: unsigned DHEN :1;
[; ;pic12f1840.h: 3616: unsigned AHEN :1;
[; ;pic12f1840.h: 3617: unsigned SBCDE :1;
[; ;pic12f1840.h: 3618: unsigned SDAHT :1;
[; ;pic12f1840.h: 3619: unsigned BOEN :1;
[; ;pic12f1840.h: 3620: unsigned SCIE :1;
[; ;pic12f1840.h: 3621: unsigned PCIE :1;
[; ;pic12f1840.h: 3622: unsigned ACKTIM :1;
[; ;pic12f1840.h: 3623: };
[; ;pic12f1840.h: 3624: } SSP1CON3bits_t;
[; ;pic12f1840.h: 3625: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic12f1840.h: 3668: typedef union {
[; ;pic12f1840.h: 3669: struct {
[; ;pic12f1840.h: 3670: unsigned DHEN :1;
[; ;pic12f1840.h: 3671: unsigned AHEN :1;
[; ;pic12f1840.h: 3672: unsigned SBCDE :1;
[; ;pic12f1840.h: 3673: unsigned SDAHT :1;
[; ;pic12f1840.h: 3674: unsigned BOEN :1;
[; ;pic12f1840.h: 3675: unsigned SCIE :1;
[; ;pic12f1840.h: 3676: unsigned PCIE :1;
[; ;pic12f1840.h: 3677: unsigned ACKTIM :1;
[; ;pic12f1840.h: 3678: };
[; ;pic12f1840.h: 3679: } SSPCON3bits_t;
[; ;pic12f1840.h: 3680: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic12f1840.h: 3725: extern volatile unsigned short CCPR1 @ 0x291;
"3727
[; ;pic12f1840.h: 3727: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic12f1840.h: 3732: extern volatile unsigned char CCPR1L @ 0x291;
"3734
[; ;pic12f1840.h: 3734: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic12f1840.h: 3737: typedef union {
[; ;pic12f1840.h: 3738: struct {
[; ;pic12f1840.h: 3739: unsigned CCPR1L :8;
[; ;pic12f1840.h: 3740: };
[; ;pic12f1840.h: 3741: } CCPR1Lbits_t;
[; ;pic12f1840.h: 3742: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic12f1840.h: 3752: extern volatile unsigned char CCPR1H @ 0x292;
"3754
[; ;pic12f1840.h: 3754: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic12f1840.h: 3757: typedef union {
[; ;pic12f1840.h: 3758: struct {
[; ;pic12f1840.h: 3759: unsigned CCPR1H :8;
[; ;pic12f1840.h: 3760: };
[; ;pic12f1840.h: 3761: } CCPR1Hbits_t;
[; ;pic12f1840.h: 3762: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic12f1840.h: 3772: extern volatile unsigned char CCP1CON @ 0x293;
"3774
[; ;pic12f1840.h: 3774: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic12f1840.h: 3777: typedef union {
[; ;pic12f1840.h: 3778: struct {
[; ;pic12f1840.h: 3779: unsigned CCP1M0 :1;
[; ;pic12f1840.h: 3780: unsigned CCP1M1 :1;
[; ;pic12f1840.h: 3781: unsigned CCP1M2 :1;
[; ;pic12f1840.h: 3782: unsigned CCP1M3 :1;
[; ;pic12f1840.h: 3783: unsigned DC1B0 :1;
[; ;pic12f1840.h: 3784: unsigned DC1B1 :1;
[; ;pic12f1840.h: 3785: unsigned P1M0 :1;
[; ;pic12f1840.h: 3786: unsigned P1M1 :1;
[; ;pic12f1840.h: 3787: };
[; ;pic12f1840.h: 3788: struct {
[; ;pic12f1840.h: 3789: unsigned CCP1M :4;
[; ;pic12f1840.h: 3790: unsigned DC1B :2;
[; ;pic12f1840.h: 3791: unsigned P1M :2;
[; ;pic12f1840.h: 3792: };
[; ;pic12f1840.h: 3793: } CCP1CONbits_t;
[; ;pic12f1840.h: 3794: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic12f1840.h: 3854: extern volatile unsigned char PWM1CON @ 0x294;
"3856
[; ;pic12f1840.h: 3856: asm("PWM1CON equ 0294h");
[; <" PWM1CON equ 0294h ;# ">
[; ;pic12f1840.h: 3859: typedef union {
[; ;pic12f1840.h: 3860: struct {
[; ;pic12f1840.h: 3861: unsigned P1DC0 :1;
[; ;pic12f1840.h: 3862: unsigned P1DC1 :1;
[; ;pic12f1840.h: 3863: unsigned P1DC2 :1;
[; ;pic12f1840.h: 3864: unsigned P1DC3 :1;
[; ;pic12f1840.h: 3865: unsigned P1DC4 :1;
[; ;pic12f1840.h: 3866: unsigned P1DC5 :1;
[; ;pic12f1840.h: 3867: unsigned P1DC6 :1;
[; ;pic12f1840.h: 3868: unsigned P1RSEN :1;
[; ;pic12f1840.h: 3869: };
[; ;pic12f1840.h: 3870: struct {
[; ;pic12f1840.h: 3871: unsigned P1DC :7;
[; ;pic12f1840.h: 3872: };
[; ;pic12f1840.h: 3873: } PWM1CONbits_t;
[; ;pic12f1840.h: 3874: extern volatile PWM1CONbits_t PWM1CONbits @ 0x294;
[; ;pic12f1840.h: 3924: extern volatile unsigned char CCP1AS @ 0x295;
"3926
[; ;pic12f1840.h: 3926: asm("CCP1AS equ 0295h");
[; <" CCP1AS equ 0295h ;# ">
[; ;pic12f1840.h: 3929: extern volatile unsigned char ECCP1AS @ 0x295;
"3931
[; ;pic12f1840.h: 3931: asm("ECCP1AS equ 0295h");
[; <" ECCP1AS equ 0295h ;# ">
[; ;pic12f1840.h: 3934: typedef union {
[; ;pic12f1840.h: 3935: struct {
[; ;pic12f1840.h: 3936: unsigned PSS1BD0 :1;
[; ;pic12f1840.h: 3937: unsigned PSS1BD1 :1;
[; ;pic12f1840.h: 3938: unsigned PSS1AC0 :1;
[; ;pic12f1840.h: 3939: unsigned PSS1AC1 :1;
[; ;pic12f1840.h: 3940: unsigned CCP1AS0 :1;
[; ;pic12f1840.h: 3941: unsigned CCP1AS1 :1;
[; ;pic12f1840.h: 3942: unsigned CCP1AS2 :1;
[; ;pic12f1840.h: 3943: unsigned CCP1ASE :1;
[; ;pic12f1840.h: 3944: };
[; ;pic12f1840.h: 3945: struct {
[; ;pic12f1840.h: 3946: unsigned PSS1BD :2;
[; ;pic12f1840.h: 3947: unsigned PSS1AC :2;
[; ;pic12f1840.h: 3948: unsigned CCP1AS :3;
[; ;pic12f1840.h: 3949: };
[; ;pic12f1840.h: 3950: } CCP1ASbits_t;
[; ;pic12f1840.h: 3951: extern volatile CCP1ASbits_t CCP1ASbits @ 0x295;
[; ;pic12f1840.h: 4009: typedef union {
[; ;pic12f1840.h: 4010: struct {
[; ;pic12f1840.h: 4011: unsigned PSS1BD0 :1;
[; ;pic12f1840.h: 4012: unsigned PSS1BD1 :1;
[; ;pic12f1840.h: 4013: unsigned PSS1AC0 :1;
[; ;pic12f1840.h: 4014: unsigned PSS1AC1 :1;
[; ;pic12f1840.h: 4015: unsigned CCP1AS0 :1;
[; ;pic12f1840.h: 4016: unsigned CCP1AS1 :1;
[; ;pic12f1840.h: 4017: unsigned CCP1AS2 :1;
[; ;pic12f1840.h: 4018: unsigned CCP1ASE :1;
[; ;pic12f1840.h: 4019: };
[; ;pic12f1840.h: 4020: struct {
[; ;pic12f1840.h: 4021: unsigned PSS1BD :2;
[; ;pic12f1840.h: 4022: unsigned PSS1AC :2;
[; ;pic12f1840.h: 4023: unsigned CCP1AS :3;
[; ;pic12f1840.h: 4024: };
[; ;pic12f1840.h: 4025: } ECCP1ASbits_t;
[; ;pic12f1840.h: 4026: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0x295;
[; ;pic12f1840.h: 4086: extern volatile unsigned char PSTR1CON @ 0x296;
"4088
[; ;pic12f1840.h: 4088: asm("PSTR1CON equ 0296h");
[; <" PSTR1CON equ 0296h ;# ">
[; ;pic12f1840.h: 4091: typedef union {
[; ;pic12f1840.h: 4092: struct {
[; ;pic12f1840.h: 4093: unsigned STR1A :1;
[; ;pic12f1840.h: 4094: unsigned STR1B :1;
[; ;pic12f1840.h: 4095: unsigned :1;
[; ;pic12f1840.h: 4096: unsigned :1;
[; ;pic12f1840.h: 4097: unsigned STR1SYNC :1;
[; ;pic12f1840.h: 4098: };
[; ;pic12f1840.h: 4099: } PSTR1CONbits_t;
[; ;pic12f1840.h: 4100: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0x296;
[; ;pic12f1840.h: 4120: extern volatile unsigned char IOCAP @ 0x391;
"4122
[; ;pic12f1840.h: 4122: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic12f1840.h: 4125: typedef union {
[; ;pic12f1840.h: 4126: struct {
[; ;pic12f1840.h: 4127: unsigned IOCAP0 :1;
[; ;pic12f1840.h: 4128: unsigned IOCAP1 :1;
[; ;pic12f1840.h: 4129: unsigned IOCAP2 :1;
[; ;pic12f1840.h: 4130: unsigned IOCAP3 :1;
[; ;pic12f1840.h: 4131: unsigned IOCAP4 :1;
[; ;pic12f1840.h: 4132: unsigned IOCAP5 :1;
[; ;pic12f1840.h: 4133: };
[; ;pic12f1840.h: 4134: struct {
[; ;pic12f1840.h: 4135: unsigned IOCAP :6;
[; ;pic12f1840.h: 4136: };
[; ;pic12f1840.h: 4137: } IOCAPbits_t;
[; ;pic12f1840.h: 4138: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic12f1840.h: 4178: extern volatile unsigned char IOCAN @ 0x392;
"4180
[; ;pic12f1840.h: 4180: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic12f1840.h: 4183: typedef union {
[; ;pic12f1840.h: 4184: struct {
[; ;pic12f1840.h: 4185: unsigned IOCAN0 :1;
[; ;pic12f1840.h: 4186: unsigned IOCAN1 :1;
[; ;pic12f1840.h: 4187: unsigned IOCAN2 :1;
[; ;pic12f1840.h: 4188: unsigned IOCAN3 :1;
[; ;pic12f1840.h: 4189: unsigned IOCAN4 :1;
[; ;pic12f1840.h: 4190: unsigned IOCAN5 :1;
[; ;pic12f1840.h: 4191: };
[; ;pic12f1840.h: 4192: struct {
[; ;pic12f1840.h: 4193: unsigned IOCAN :6;
[; ;pic12f1840.h: 4194: };
[; ;pic12f1840.h: 4195: } IOCANbits_t;
[; ;pic12f1840.h: 4196: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic12f1840.h: 4236: extern volatile unsigned char IOCAF @ 0x393;
"4238
[; ;pic12f1840.h: 4238: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic12f1840.h: 4241: typedef union {
[; ;pic12f1840.h: 4242: struct {
[; ;pic12f1840.h: 4243: unsigned IOCAF0 :1;
[; ;pic12f1840.h: 4244: unsigned IOCAF1 :1;
[; ;pic12f1840.h: 4245: unsigned IOCAF2 :1;
[; ;pic12f1840.h: 4246: unsigned IOCAF3 :1;
[; ;pic12f1840.h: 4247: unsigned IOCAF4 :1;
[; ;pic12f1840.h: 4248: unsigned IOCAF5 :1;
[; ;pic12f1840.h: 4249: };
[; ;pic12f1840.h: 4250: struct {
[; ;pic12f1840.h: 4251: unsigned IOCAF :6;
[; ;pic12f1840.h: 4252: };
[; ;pic12f1840.h: 4253: } IOCAFbits_t;
[; ;pic12f1840.h: 4254: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic12f1840.h: 4294: extern volatile unsigned char CLKRCON @ 0x39A;
"4296
[; ;pic12f1840.h: 4296: asm("CLKRCON equ 039Ah");
[; <" CLKRCON equ 039Ah ;# ">
[; ;pic12f1840.h: 4299: typedef union {
[; ;pic12f1840.h: 4300: struct {
[; ;pic12f1840.h: 4301: unsigned CLKRDIV0 :1;
[; ;pic12f1840.h: 4302: unsigned CLKRDIV1 :1;
[; ;pic12f1840.h: 4303: unsigned CLKRDIV2 :1;
[; ;pic12f1840.h: 4304: unsigned CLKRDC0 :1;
[; ;pic12f1840.h: 4305: unsigned CLKRDC1 :1;
[; ;pic12f1840.h: 4306: unsigned CLKRSLR :1;
[; ;pic12f1840.h: 4307: unsigned CLKROE :1;
[; ;pic12f1840.h: 4308: unsigned CLKREN :1;
[; ;pic12f1840.h: 4309: };
[; ;pic12f1840.h: 4310: struct {
[; ;pic12f1840.h: 4311: unsigned CLKRDIV :3;
[; ;pic12f1840.h: 4312: unsigned CLKRDC :2;
[; ;pic12f1840.h: 4313: };
[; ;pic12f1840.h: 4314: } CLKRCONbits_t;
[; ;pic12f1840.h: 4315: extern volatile CLKRCONbits_t CLKRCONbits @ 0x39A;
[; ;pic12f1840.h: 4370: extern volatile unsigned char MDCON @ 0x39C;
"4372
[; ;pic12f1840.h: 4372: asm("MDCON equ 039Ch");
[; <" MDCON equ 039Ch ;# ">
[; ;pic12f1840.h: 4375: typedef union {
[; ;pic12f1840.h: 4376: struct {
[; ;pic12f1840.h: 4377: unsigned MDBIT :1;
[; ;pic12f1840.h: 4378: unsigned :2;
[; ;pic12f1840.h: 4379: unsigned MDOUT :1;
[; ;pic12f1840.h: 4380: unsigned MDOPOL :1;
[; ;pic12f1840.h: 4381: unsigned MDSLR :1;
[; ;pic12f1840.h: 4382: unsigned MDOE :1;
[; ;pic12f1840.h: 4383: unsigned MDEN :1;
[; ;pic12f1840.h: 4384: };
[; ;pic12f1840.h: 4385: } MDCONbits_t;
[; ;pic12f1840.h: 4386: extern volatile MDCONbits_t MDCONbits @ 0x39C;
[; ;pic12f1840.h: 4421: extern volatile unsigned char MDSRC @ 0x39D;
"4423
[; ;pic12f1840.h: 4423: asm("MDSRC equ 039Dh");
[; <" MDSRC equ 039Dh ;# ">
[; ;pic12f1840.h: 4426: typedef union {
[; ;pic12f1840.h: 4427: struct {
[; ;pic12f1840.h: 4428: unsigned MDMS0 :1;
[; ;pic12f1840.h: 4429: unsigned MDMS1 :1;
[; ;pic12f1840.h: 4430: unsigned MDMS2 :1;
[; ;pic12f1840.h: 4431: unsigned MDMS3 :1;
[; ;pic12f1840.h: 4432: unsigned :3;
[; ;pic12f1840.h: 4433: unsigned MDMSODIS :1;
[; ;pic12f1840.h: 4434: };
[; ;pic12f1840.h: 4435: struct {
[; ;pic12f1840.h: 4436: unsigned MDMS :4;
[; ;pic12f1840.h: 4437: };
[; ;pic12f1840.h: 4438: } MDSRCbits_t;
[; ;pic12f1840.h: 4439: extern volatile MDSRCbits_t MDSRCbits @ 0x39D;
[; ;pic12f1840.h: 4474: extern volatile unsigned char MDCARL @ 0x39E;
"4476
[; ;pic12f1840.h: 4476: asm("MDCARL equ 039Eh");
[; <" MDCARL equ 039Eh ;# ">
[; ;pic12f1840.h: 4479: typedef union {
[; ;pic12f1840.h: 4480: struct {
[; ;pic12f1840.h: 4481: unsigned MDCL0 :1;
[; ;pic12f1840.h: 4482: unsigned MDCL1 :1;
[; ;pic12f1840.h: 4483: unsigned MDCL2 :1;
[; ;pic12f1840.h: 4484: unsigned MDCL3 :1;
[; ;pic12f1840.h: 4485: unsigned :1;
[; ;pic12f1840.h: 4486: unsigned MDCLSYNC :1;
[; ;pic12f1840.h: 4487: unsigned MDCLPOL :1;
[; ;pic12f1840.h: 4488: unsigned MDCLODIS :1;
[; ;pic12f1840.h: 4489: };
[; ;pic12f1840.h: 4490: struct {
[; ;pic12f1840.h: 4491: unsigned MDCL :4;
[; ;pic12f1840.h: 4492: };
[; ;pic12f1840.h: 4493: } MDCARLbits_t;
[; ;pic12f1840.h: 4494: extern volatile MDCARLbits_t MDCARLbits @ 0x39E;
[; ;pic12f1840.h: 4539: extern volatile unsigned char MDCARH @ 0x39F;
"4541
[; ;pic12f1840.h: 4541: asm("MDCARH equ 039Fh");
[; <" MDCARH equ 039Fh ;# ">
[; ;pic12f1840.h: 4544: typedef union {
[; ;pic12f1840.h: 4545: struct {
[; ;pic12f1840.h: 4546: unsigned MDCH0 :1;
[; ;pic12f1840.h: 4547: unsigned MDCH1 :1;
[; ;pic12f1840.h: 4548: unsigned MDCH2 :1;
[; ;pic12f1840.h: 4549: unsigned MDCH3 :1;
[; ;pic12f1840.h: 4550: unsigned :1;
[; ;pic12f1840.h: 4551: unsigned MDCHSYNC :1;
[; ;pic12f1840.h: 4552: unsigned MDCHPOL :1;
[; ;pic12f1840.h: 4553: unsigned MDCHODIS :1;
[; ;pic12f1840.h: 4554: };
[; ;pic12f1840.h: 4555: struct {
[; ;pic12f1840.h: 4556: unsigned MDCH :4;
[; ;pic12f1840.h: 4557: };
[; ;pic12f1840.h: 4558: } MDCARHbits_t;
[; ;pic12f1840.h: 4559: extern volatile MDCARHbits_t MDCARHbits @ 0x39F;
[; ;pic12f1840.h: 4604: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"4606
[; ;pic12f1840.h: 4606: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic12f1840.h: 4609: typedef union {
[; ;pic12f1840.h: 4610: struct {
[; ;pic12f1840.h: 4611: unsigned C_SHAD :1;
[; ;pic12f1840.h: 4612: unsigned DC_SHAD :1;
[; ;pic12f1840.h: 4613: unsigned Z_SHAD :1;
[; ;pic12f1840.h: 4614: };
[; ;pic12f1840.h: 4615: } STATUS_SHADbits_t;
[; ;pic12f1840.h: 4616: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic12f1840.h: 4636: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"4638
[; ;pic12f1840.h: 4638: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic12f1840.h: 4641: typedef union {
[; ;pic12f1840.h: 4642: struct {
[; ;pic12f1840.h: 4643: unsigned WREG_SHAD :8;
[; ;pic12f1840.h: 4644: };
[; ;pic12f1840.h: 4645: } WREG_SHADbits_t;
[; ;pic12f1840.h: 4646: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic12f1840.h: 4656: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"4658
[; ;pic12f1840.h: 4658: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic12f1840.h: 4661: typedef union {
[; ;pic12f1840.h: 4662: struct {
[; ;pic12f1840.h: 4663: unsigned BSR_SHAD :5;
[; ;pic12f1840.h: 4664: };
[; ;pic12f1840.h: 4665: } BSR_SHADbits_t;
[; ;pic12f1840.h: 4666: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic12f1840.h: 4676: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"4678
[; ;pic12f1840.h: 4678: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic12f1840.h: 4681: typedef union {
[; ;pic12f1840.h: 4682: struct {
[; ;pic12f1840.h: 4683: unsigned PCLATH_SHAD :7;
[; ;pic12f1840.h: 4684: };
[; ;pic12f1840.h: 4685: } PCLATH_SHADbits_t;
[; ;pic12f1840.h: 4686: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic12f1840.h: 4696: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"4698
[; ;pic12f1840.h: 4698: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic12f1840.h: 4701: typedef union {
[; ;pic12f1840.h: 4702: struct {
[; ;pic12f1840.h: 4703: unsigned FSR0L_SHAD :8;
[; ;pic12f1840.h: 4704: };
[; ;pic12f1840.h: 4705: } FSR0L_SHADbits_t;
[; ;pic12f1840.h: 4706: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic12f1840.h: 4716: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"4718
[; ;pic12f1840.h: 4718: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic12f1840.h: 4721: typedef union {
[; ;pic12f1840.h: 4722: struct {
[; ;pic12f1840.h: 4723: unsigned FSR0H_SHAD :8;
[; ;pic12f1840.h: 4724: };
[; ;pic12f1840.h: 4725: } FSR0H_SHADbits_t;
[; ;pic12f1840.h: 4726: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic12f1840.h: 4736: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"4738
[; ;pic12f1840.h: 4738: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic12f1840.h: 4741: typedef union {
[; ;pic12f1840.h: 4742: struct {
[; ;pic12f1840.h: 4743: unsigned FSR1L_SHAD :8;
[; ;pic12f1840.h: 4744: };
[; ;pic12f1840.h: 4745: } FSR1L_SHADbits_t;
[; ;pic12f1840.h: 4746: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic12f1840.h: 4756: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"4758
[; ;pic12f1840.h: 4758: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic12f1840.h: 4761: typedef union {
[; ;pic12f1840.h: 4762: struct {
[; ;pic12f1840.h: 4763: unsigned FSR1H_SHAD :8;
[; ;pic12f1840.h: 4764: };
[; ;pic12f1840.h: 4765: } FSR1H_SHADbits_t;
[; ;pic12f1840.h: 4766: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic12f1840.h: 4776: extern volatile unsigned char STKPTR @ 0xFED;
"4778
[; ;pic12f1840.h: 4778: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic12f1840.h: 4781: typedef union {
[; ;pic12f1840.h: 4782: struct {
[; ;pic12f1840.h: 4783: unsigned STKPTR :5;
[; ;pic12f1840.h: 4784: };
[; ;pic12f1840.h: 4785: } STKPTRbits_t;
[; ;pic12f1840.h: 4786: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic12f1840.h: 4796: extern volatile unsigned char TOSL @ 0xFEE;
"4798
[; ;pic12f1840.h: 4798: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic12f1840.h: 4801: typedef union {
[; ;pic12f1840.h: 4802: struct {
[; ;pic12f1840.h: 4803: unsigned TOSL :8;
[; ;pic12f1840.h: 4804: };
[; ;pic12f1840.h: 4805: } TOSLbits_t;
[; ;pic12f1840.h: 4806: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic12f1840.h: 4816: extern volatile unsigned char TOSH @ 0xFEF;
"4818
[; ;pic12f1840.h: 4818: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic12f1840.h: 4821: typedef union {
[; ;pic12f1840.h: 4822: struct {
[; ;pic12f1840.h: 4823: unsigned TOSH :7;
[; ;pic12f1840.h: 4824: };
[; ;pic12f1840.h: 4825: } TOSHbits_t;
[; ;pic12f1840.h: 4826: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic12f1840.h: 4841: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic12f1840.h: 4843: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic12f1840.h: 4845: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic12f1840.h: 4847: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic12f1840.h: 4849: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic12f1840.h: 4851: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic12f1840.h: 4853: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic12f1840.h: 4855: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic12f1840.h: 4857: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic12f1840.h: 4859: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic12f1840.h: 4861: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic12f1840.h: 4863: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic12f1840.h: 4865: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic12f1840.h: 4867: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1840.h: 4869: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic12f1840.h: 4871: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic12f1840.h: 4873: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic12f1840.h: 4875: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic12f1840.h: 4877: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic12f1840.h: 4879: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic12f1840.h: 4881: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic12f1840.h: 4883: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic12f1840.h: 4885: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic12f1840.h: 4887: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic12f1840.h: 4889: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic12f1840.h: 4891: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic12f1840.h: 4893: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic12f1840.h: 4895: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic12f1840.h: 4897: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic12f1840.h: 4899: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic12f1840.h: 4901: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic12f1840.h: 4903: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic12f1840.h: 4905: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic12f1840.h: 4907: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic12f1840.h: 4909: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic12f1840.h: 4911: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic12f1840.h: 4913: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic12f1840.h: 4915: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic12f1840.h: 4917: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic12f1840.h: 4919: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic12f1840.h: 4921: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic12f1840.h: 4923: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic12f1840.h: 4925: extern volatile __bit C1NCH @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic12f1840.h: 4927: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic12f1840.h: 4929: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic12f1840.h: 4931: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic12f1840.h: 4933: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic12f1840.h: 4935: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic12f1840.h: 4937: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic12f1840.h: 4939: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic12f1840.h: 4941: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic12f1840.h: 4943: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic12f1840.h: 4945: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic12f1840.h: 4947: extern volatile __bit CCP1AS0 @ (((unsigned) &CCP1AS)*8) + 4;
[; ;pic12f1840.h: 4949: extern volatile __bit CCP1AS1 @ (((unsigned) &CCP1AS)*8) + 5;
[; ;pic12f1840.h: 4951: extern volatile __bit CCP1AS2 @ (((unsigned) &CCP1AS)*8) + 6;
[; ;pic12f1840.h: 4953: extern volatile __bit CCP1ASE @ (((unsigned) &CCP1AS)*8) + 7;
[; ;pic12f1840.h: 4955: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic12f1840.h: 4957: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic12f1840.h: 4959: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic12f1840.h: 4961: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic12f1840.h: 4963: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic12f1840.h: 4965: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic12f1840.h: 4967: extern volatile __bit CCP1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic12f1840.h: 4969: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic12f1840.h: 4971: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic12f1840.h: 4973: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic12f1840.h: 4975: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic12f1840.h: 4977: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic12f1840.h: 4979: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic12f1840.h: 4981: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic12f1840.h: 4983: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic12f1840.h: 4985: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic12f1840.h: 4987: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic12f1840.h: 4989: extern volatile __bit CLKRDC0 @ (((unsigned) &CLKRCON)*8) + 3;
[; ;pic12f1840.h: 4991: extern volatile __bit CLKRDC1 @ (((unsigned) &CLKRCON)*8) + 4;
[; ;pic12f1840.h: 4993: extern volatile __bit CLKRDIV0 @ (((unsigned) &CLKRCON)*8) + 0;
[; ;pic12f1840.h: 4995: extern volatile __bit CLKRDIV1 @ (((unsigned) &CLKRCON)*8) + 1;
[; ;pic12f1840.h: 4997: extern volatile __bit CLKRDIV2 @ (((unsigned) &CLKRCON)*8) + 2;
[; ;pic12f1840.h: 4999: extern volatile __bit CLKREN @ (((unsigned) &CLKRCON)*8) + 7;
[; ;pic12f1840.h: 5001: extern volatile __bit CLKROE @ (((unsigned) &CLKRCON)*8) + 6;
[; ;pic12f1840.h: 5003: extern volatile __bit CLKRSLR @ (((unsigned) &CLKRCON)*8) + 5;
[; ;pic12f1840.h: 5005: extern volatile __bit CPSCH0 @ (((unsigned) &CPSCON1)*8) + 0;
[; ;pic12f1840.h: 5007: extern volatile __bit CPSCH1 @ (((unsigned) &CPSCON1)*8) + 1;
[; ;pic12f1840.h: 5009: extern volatile __bit CPSON @ (((unsigned) &CPSCON0)*8) + 7;
[; ;pic12f1840.h: 5011: extern volatile __bit CPSOUT @ (((unsigned) &CPSCON0)*8) + 1;
[; ;pic12f1840.h: 5013: extern volatile __bit CPSRM @ (((unsigned) &CPSCON0)*8) + 6;
[; ;pic12f1840.h: 5015: extern volatile __bit CPSRNG0 @ (((unsigned) &CPSCON0)*8) + 2;
[; ;pic12f1840.h: 5017: extern volatile __bit CPSRNG1 @ (((unsigned) &CPSCON0)*8) + 3;
[; ;pic12f1840.h: 5019: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic12f1840.h: 5021: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic12f1840.h: 5023: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic12f1840.h: 5025: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic12f1840.h: 5027: extern volatile __bit DACLPS @ (((unsigned) &DACCON0)*8) + 6;
[; ;pic12f1840.h: 5029: extern volatile __bit DACOE @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic12f1840.h: 5031: extern volatile __bit DACPSS0 @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic12f1840.h: 5033: extern volatile __bit DACPSS1 @ (((unsigned) &DACCON0)*8) + 3;
[; ;pic12f1840.h: 5035: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic12f1840.h: 5037: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic12f1840.h: 5039: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic12f1840.h: 5041: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic12f1840.h: 5043: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic12f1840.h: 5045: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic12f1840.h: 5047: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic12f1840.h: 5049: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic12f1840.h: 5051: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic12f1840.h: 5053: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic12f1840.h: 5055: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic12f1840.h: 5057: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic12f1840.h: 5059: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic12f1840.h: 5061: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic12f1840.h: 5063: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic12f1840.h: 5065: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic12f1840.h: 5067: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic12f1840.h: 5069: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic12f1840.h: 5071: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic12f1840.h: 5073: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic12f1840.h: 5075: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1840.h: 5077: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic12f1840.h: 5079: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic12f1840.h: 5081: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic12f1840.h: 5083: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic12f1840.h: 5085: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic12f1840.h: 5087: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic12f1840.h: 5089: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic12f1840.h: 5091: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic12f1840.h: 5093: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic12f1840.h: 5095: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic12f1840.h: 5097: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic12f1840.h: 5099: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic12f1840.h: 5101: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic12f1840.h: 5103: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic12f1840.h: 5105: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic12f1840.h: 5107: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic12f1840.h: 5109: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic12f1840.h: 5111: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic12f1840.h: 5113: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic12f1840.h: 5115: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic12f1840.h: 5117: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic12f1840.h: 5119: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic12f1840.h: 5121: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic12f1840.h: 5123: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic12f1840.h: 5125: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic12f1840.h: 5127: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic12f1840.h: 5129: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic12f1840.h: 5131: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic12f1840.h: 5133: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic12f1840.h: 5135: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic12f1840.h: 5137: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic12f1840.h: 5139: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic12f1840.h: 5141: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic12f1840.h: 5143: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic12f1840.h: 5145: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic12f1840.h: 5147: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic12f1840.h: 5149: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic12f1840.h: 5151: extern volatile __bit LWLO @ (((unsigned) &EECON1)*8) + 5;
[; ;pic12f1840.h: 5153: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic12f1840.h: 5155: extern volatile __bit MDBIT @ (((unsigned) &MDCON)*8) + 0;
[; ;pic12f1840.h: 5157: extern volatile __bit MDCH0 @ (((unsigned) &MDCARH)*8) + 0;
[; ;pic12f1840.h: 5159: extern volatile __bit MDCH1 @ (((unsigned) &MDCARH)*8) + 1;
[; ;pic12f1840.h: 5161: extern volatile __bit MDCH2 @ (((unsigned) &MDCARH)*8) + 2;
[; ;pic12f1840.h: 5163: extern volatile __bit MDCH3 @ (((unsigned) &MDCARH)*8) + 3;
[; ;pic12f1840.h: 5165: extern volatile __bit MDCHODIS @ (((unsigned) &MDCARH)*8) + 7;
[; ;pic12f1840.h: 5167: extern volatile __bit MDCHPOL @ (((unsigned) &MDCARH)*8) + 6;
[; ;pic12f1840.h: 5169: extern volatile __bit MDCHSYNC @ (((unsigned) &MDCARH)*8) + 5;
[; ;pic12f1840.h: 5171: extern volatile __bit MDCL0 @ (((unsigned) &MDCARL)*8) + 0;
[; ;pic12f1840.h: 5173: extern volatile __bit MDCL1 @ (((unsigned) &MDCARL)*8) + 1;
[; ;pic12f1840.h: 5175: extern volatile __bit MDCL2 @ (((unsigned) &MDCARL)*8) + 2;
[; ;pic12f1840.h: 5177: extern volatile __bit MDCL3 @ (((unsigned) &MDCARL)*8) + 3;
[; ;pic12f1840.h: 5179: extern volatile __bit MDCLODIS @ (((unsigned) &MDCARL)*8) + 7;
[; ;pic12f1840.h: 5181: extern volatile __bit MDCLPOL @ (((unsigned) &MDCARL)*8) + 6;
[; ;pic12f1840.h: 5183: extern volatile __bit MDCLSYNC @ (((unsigned) &MDCARL)*8) + 5;
[; ;pic12f1840.h: 5185: extern volatile __bit MDEN @ (((unsigned) &MDCON)*8) + 7;
[; ;pic12f1840.h: 5187: extern volatile __bit MDMS0 @ (((unsigned) &MDSRC)*8) + 0;
[; ;pic12f1840.h: 5189: extern volatile __bit MDMS1 @ (((unsigned) &MDSRC)*8) + 1;
[; ;pic12f1840.h: 5191: extern volatile __bit MDMS2 @ (((unsigned) &MDSRC)*8) + 2;
[; ;pic12f1840.h: 5193: extern volatile __bit MDMS3 @ (((unsigned) &MDSRC)*8) + 3;
[; ;pic12f1840.h: 5195: extern volatile __bit MDMSODIS @ (((unsigned) &MDSRC)*8) + 7;
[; ;pic12f1840.h: 5197: extern volatile __bit MDOE @ (((unsigned) &MDCON)*8) + 6;
[; ;pic12f1840.h: 5199: extern volatile __bit MDOPOL @ (((unsigned) &MDCON)*8) + 4;
[; ;pic12f1840.h: 5201: extern volatile __bit MDOUT @ (((unsigned) &MDCON)*8) + 3;
[; ;pic12f1840.h: 5203: extern volatile __bit MDSLR @ (((unsigned) &MDCON)*8) + 5;
[; ;pic12f1840.h: 5205: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic12f1840.h: 5207: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic12f1840.h: 5209: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic12f1840.h: 5211: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic12f1840.h: 5213: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic12f1840.h: 5215: extern volatile __bit P1BSEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic12f1840.h: 5217: extern volatile __bit P1DC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic12f1840.h: 5219: extern volatile __bit P1DC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic12f1840.h: 5221: extern volatile __bit P1DC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic12f1840.h: 5223: extern volatile __bit P1DC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic12f1840.h: 5225: extern volatile __bit P1DC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic12f1840.h: 5227: extern volatile __bit P1DC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic12f1840.h: 5229: extern volatile __bit P1DC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic12f1840.h: 5231: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic12f1840.h: 5233: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic12f1840.h: 5235: extern volatile __bit P1RSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic12f1840.h: 5237: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic12f1840.h: 5239: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic12f1840.h: 5241: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic12f1840.h: 5243: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic12f1840.h: 5245: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic12f1840.h: 5247: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic12f1840.h: 5249: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic12f1840.h: 5251: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic12f1840.h: 5253: extern volatile __bit PSS1AC0 @ (((unsigned) &CCP1AS)*8) + 2;
[; ;pic12f1840.h: 5255: extern volatile __bit PSS1AC1 @ (((unsigned) &CCP1AS)*8) + 3;
[; ;pic12f1840.h: 5257: extern volatile __bit PSS1BD0 @ (((unsigned) &CCP1AS)*8) + 0;
[; ;pic12f1840.h: 5259: extern volatile __bit PSS1BD1 @ (((unsigned) &CCP1AS)*8) + 1;
[; ;pic12f1840.h: 5261: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic12f1840.h: 5263: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic12f1840.h: 5265: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic12f1840.h: 5267: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic12f1840.h: 5269: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic12f1840.h: 5271: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic12f1840.h: 5273: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic12f1840.h: 5275: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic12f1840.h: 5277: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic12f1840.h: 5279: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic12f1840.h: 5281: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic12f1840.h: 5283: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic12f1840.h: 5285: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic12f1840.h: 5287: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic12f1840.h: 5289: extern volatile __bit RXDTSEL @ (((unsigned) &APFCON)*8) + 7;
[; ;pic12f1840.h: 5291: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic12f1840.h: 5293: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic12f1840.h: 5295: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic12f1840.h: 5297: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic12f1840.h: 5299: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic12f1840.h: 5301: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic12f1840.h: 5303: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic12f1840.h: 5305: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic12f1840.h: 5307: extern volatile __bit SDO1SEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic12f1840.h: 5309: extern volatile __bit SDOSEL @ (((unsigned) &APFCON)*8) + 6;
[; ;pic12f1840.h: 5311: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic12f1840.h: 5313: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic12f1840.h: 5315: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic12f1840.h: 5317: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic12f1840.h: 5319: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic12f1840.h: 5321: extern volatile __bit SRCLK0 @ (((unsigned) &SRCON0)*8) + 4;
[; ;pic12f1840.h: 5323: extern volatile __bit SRCLK1 @ (((unsigned) &SRCON0)*8) + 5;
[; ;pic12f1840.h: 5325: extern volatile __bit SRCLK2 @ (((unsigned) &SRCON0)*8) + 6;
[; ;pic12f1840.h: 5327: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic12f1840.h: 5329: extern volatile __bit SRLEN @ (((unsigned) &SRCON0)*8) + 7;
[; ;pic12f1840.h: 5331: extern volatile __bit SRNQEN @ (((unsigned) &SRCON0)*8) + 2;
[; ;pic12f1840.h: 5333: extern volatile __bit SRPR @ (((unsigned) &SRCON0)*8) + 0;
[; ;pic12f1840.h: 5335: extern volatile __bit SRPS @ (((unsigned) &SRCON0)*8) + 1;
[; ;pic12f1840.h: 5337: extern volatile __bit SRQEN @ (((unsigned) &SRCON0)*8) + 3;
[; ;pic12f1840.h: 5339: extern volatile __bit SRRC1E @ (((unsigned) &SRCON1)*8) + 0;
[; ;pic12f1840.h: 5341: extern volatile __bit SRRCKE @ (((unsigned) &SRCON1)*8) + 2;
[; ;pic12f1840.h: 5343: extern volatile __bit SRRPE @ (((unsigned) &SRCON1)*8) + 3;
[; ;pic12f1840.h: 5345: extern volatile __bit SRSC1E @ (((unsigned) &SRCON1)*8) + 4;
[; ;pic12f1840.h: 5347: extern volatile __bit SRSCKE @ (((unsigned) &SRCON1)*8) + 6;
[; ;pic12f1840.h: 5349: extern volatile __bit SRSPE @ (((unsigned) &SRCON1)*8) + 7;
[; ;pic12f1840.h: 5351: extern volatile __bit SS1SEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic12f1840.h: 5353: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic12f1840.h: 5355: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic12f1840.h: 5357: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic12f1840.h: 5359: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic12f1840.h: 5361: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic12f1840.h: 5363: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic12f1840.h: 5365: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic12f1840.h: 5367: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic12f1840.h: 5369: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 5;
[; ;pic12f1840.h: 5371: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic12f1840.h: 5373: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic12f1840.h: 5375: extern volatile __bit STR1A @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic12f1840.h: 5377: extern volatile __bit STR1B @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic12f1840.h: 5379: extern volatile __bit STR1SYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic12f1840.h: 5381: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic12f1840.h: 5383: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic12f1840.h: 5385: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic12f1840.h: 5387: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic12f1840.h: 5389: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic12f1840.h: 5391: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic12f1840.h: 5393: extern volatile __bit T0XCS @ (((unsigned) &CPSCON0)*8) + 0;
[; ;pic12f1840.h: 5395: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic12f1840.h: 5397: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic12f1840.h: 5399: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic12f1840.h: 5401: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic12f1840.h: 5403: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic12f1840.h: 5405: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic12f1840.h: 5407: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic12f1840.h: 5409: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic12f1840.h: 5411: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic12f1840.h: 5413: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic12f1840.h: 5415: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic12f1840.h: 5417: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic12f1840.h: 5419: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic12f1840.h: 5421: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic12f1840.h: 5423: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic12f1840.h: 5425: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic12f1840.h: 5427: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic12f1840.h: 5429: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic12f1840.h: 5431: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic12f1840.h: 5433: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic12f1840.h: 5435: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic12f1840.h: 5437: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic12f1840.h: 5439: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic12f1840.h: 5441: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic12f1840.h: 5443: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic12f1840.h: 5445: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic12f1840.h: 5447: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic12f1840.h: 5449: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic12f1840.h: 5451: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic12f1840.h: 5453: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic12f1840.h: 5455: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic12f1840.h: 5457: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic12f1840.h: 5459: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic12f1840.h: 5461: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic12f1840.h: 5463: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic12f1840.h: 5465: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic12f1840.h: 5467: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic12f1840.h: 5469: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic12f1840.h: 5471: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic12f1840.h: 5473: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic12f1840.h: 5475: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic12f1840.h: 5477: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic12f1840.h: 5479: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic12f1840.h: 5481: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic12f1840.h: 5483: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic12f1840.h: 5485: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic12f1840.h: 5487: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic12f1840.h: 5489: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic12f1840.h: 5491: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic12f1840.h: 5493: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic12f1840.h: 5495: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic12f1840.h: 5497: extern volatile __bit TXCKSEL @ (((unsigned) &APFCON)*8) + 2;
[; ;pic12f1840.h: 5499: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic12f1840.h: 5501: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic12f1840.h: 5503: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic12f1840.h: 5505: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic12f1840.h: 5507: extern volatile __bit VREGPM0 @ (((unsigned) &VREGCON)*8) + 0;
[; ;pic12f1840.h: 5509: extern volatile __bit VREGPM1 @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic12f1840.h: 5511: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic12f1840.h: 5513: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic12f1840.h: 5515: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic12f1840.h: 5517: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic12f1840.h: 5519: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic12f1840.h: 5521: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic12f1840.h: 5523: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic12f1840.h: 5525: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic12f1840.h: 5527: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic12f1840.h: 5529: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic12f1840.h: 5531: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic12f1840.h: 5533: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic12f1840.h: 5535: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic12f1840.h: 5537: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic12f1840.h: 5539: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic12f1840.h: 5541: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic12f1840.h: 5543: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic12f1840.h: 5545: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic12f1840.h: 5547: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic12f1840.h: 5549: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic12f1840.h: 5551: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic12f1840.h: 5553: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic12f1840.h: 5555: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic12f1840.h: 5557: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic12f1840.h: 5559: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic12f1840.h: 5561: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 77: extern unsigned int flash_read(unsigned short addr);
[; ;eeprom_routines.h: 114: extern void eeprom_write(unsigned char addr, unsigned char value);
[; ;eeprom_routines.h: 115: extern unsigned char eeprom_read(unsigned char addr);
[; ;eeprom_routines.h: 116: extern void eecpymem(volatile unsigned char *to, __eeprom unsigned char *from, unsigned char size);
[; ;eeprom_routines.h: 117: extern void memcpyee(__eeprom unsigned char *to, const unsigned char *from, unsigned char size);
[; ;pic.h: 152: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 154: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 157: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 192: extern unsigned char __resetbits;
[; ;pic.h: 193: extern __bit __powerdown;
[; ;pic.h: 194: extern __bit __timeout;
"65 main.c
[v _I2C_buffer `VS267 ~T0 @X0 1 e ]
[; ;main.c: 41: volatile union _I2C_buffer
[; ;main.c: 42: {
[; ;main.c: 43: struct _data
[; ;main.c: 44: {
[; ;main.c: 45: unsigned char ID;
[; ;main.c: 46: unsigned char ADDRESS;
[; ;main.c: 47: unsigned char START_STOP;
[; ;main.c: 48: unsigned char IOWPU;
[; ;main.c: 49: unsigned char MODE;
[; ;main.c: 50: unsigned char SAVE;
[; ;main.c: 51: unsigned char RESET;
[; ;main.c: 52: unsigned int GEAR_RATIO;
[; ;main.c: 53: unsigned int DIAMETER;
[; ;main.c: 54: int RPM;
[; ;main.c: 55: int SPEED;
[; ;main.c: 56: long DISTANCE;
[; ;main.c: 57: float RPM_PID_KP;
[; ;main.c: 58: float RPM_PID_KD;
[; ;main.c: 59: float RPM_PID_KI;
[; ;main.c: 60: float ATS_PID_KP;
[; ;main.c: 61: float ATS_PID_KD;
[; ;main.c: 62: float ATS_PID_KI;
[; ;main.c: 63: } data;
[; ;main.c: 64: unsigned char byte[];
[; ;main.c: 65: } I2C_buffer;
"67
[v _RX_ELMNTS `Cuc ~T0 @X0 1 e ]
[i _RX_ELMNTS
-> -> # _I2C_buffer `ui `uc
]
[; ;main.c: 67: const unsigned char RX_ELMNTS = sizeof (I2C_buffer);
"68
[v _first_i2c `uc ~T0 @X0 1 e ]
[i _first_i2c
-> -> 1 `i `uc
]
[; ;main.c: 68: unsigned char first_i2c = 1;
"69
[v _index_i2c `uc ~T0 @X0 1 e ]
[i _index_i2c
-> -> 0 `i `uc
]
[; ;main.c: 69: unsigned char index_i2c = 0;
"70
[v _counter `us ~T0 @X0 1 e ]
[i _counter
-> -> 0 `i `us
]
[; ;main.c: 70: unsigned short counter = 0;
"71
[v _lset `i ~T0 @X0 1 e ]
[i _lset
-> 0 `i
]
[; ;main.c: 71: int lset = 0;
"72
[v _zero_cross `b ~T0 @X0 1 e ]
[i _zero_cross
-> 0 `i
]
[; ;main.c: 72: bit zero_cross = 0;
"73
[v _accumulator `f ~T0 @X0 1 e ]
[i _accumulator
-> -> 0 `i `f
]
[; ;main.c: 73: float accumulator = 0;
"74
[v _lasterror `f ~T0 @X0 1 e ]
[i _lasterror
-> -> 0 `i `f
]
[; ;main.c: 74: float lasterror = 0;
[v $root$_isr `(v ~T0 @X0 0 e ]
[v F2283 `(v ~T0 @X0 1 tf ]
"78
[v _isr `IF2283 ~T0 @X0 1 e ]
{
[; ;main.c: 78: void __interrupt isr() {
[e :U _isr ]
[f ]
[; ;main.c: 80: if (INTCONbits.IOCIF == 1 && IOCAFbits.IOCAF4 == 1)
"80
[e $ ! && == -> . . _INTCONbits 0 0 `i -> 1 `i == -> . . _IOCAFbits 0 4 `i -> 1 `i 270  ]
[; ;main.c: 81: {
"81
{
[; ;main.c: 82: INTCONbits.IOCIE = 0;
"82
[e = . . _INTCONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 83: counter++;
"83
[e ++ _counter -> -> 1 `i `us ]
[; ;main.c: 84: if (LATAbits.LATA0 == 0) {
"84
[e $ ! == -> . . _LATAbits 0 0 `i -> 0 `i 271  ]
{
[; ;main.c: 85: I2C_buffer.data.DISTANCE--;
"85
[e -- . . _I2C_buffer 0 11 -> -> 1 `i `l ]
"86
}
[; ;main.c: 86: }
[e $U 272  ]
"87
[e :U 271 ]
[; ;main.c: 87: else
[; ;main.c: 88: {
"88
{
[; ;main.c: 89: I2C_buffer.data.DISTANCE++;
"89
[e ++ . . _I2C_buffer 0 11 -> -> 1 `i `l ]
"90
}
[e :U 272 ]
[; ;main.c: 90: }
[; ;main.c: 91: IOCAFbits.IOCAF4 = 0;
"91
[e = . . _IOCAFbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 92: INTCONbits.IOCIE = 1;
"92
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
"93
}
[e :U 270 ]
[; ;main.c: 93: }
[; ;main.c: 95: if (PIR1bits.TMR1IF == 1)
"95
[e $ ! == -> . . _PIR1bits 0 0 `i -> 1 `i 273  ]
[; ;main.c: 96: {
"96
{
[; ;main.c: 97: INTCONbits.IOCIE = 0;
"97
[e = . . _INTCONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 98: T1CONbits.TMR1ON = 0;
"98
[e = . . _T1CONbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 99: I2C_buffer.data.RPM = (counter * 300) / I2C_buffer.data.GEAR_RATIO;
"99
[e = . . _I2C_buffer 0 9 -> / * -> _counter `ui -> -> 300 `i `ui . . _I2C_buffer 0 7 `i ]
[; ;main.c: 100: counter = 0;
"100
[e = _counter -> -> 0 `i `us ]
[; ;main.c: 101: if (LATAbits.LATA0 == 0) {
"101
[e $ ! == -> . . _LATAbits 0 0 `i -> 0 `i 274  ]
{
[; ;main.c: 102: I2C_buffer.data.RPM = I2C_buffer.data.RPM *-1;
"102
[e = . . _I2C_buffer 0 9 * . . _I2C_buffer 0 9 -U -> 1 `i ]
"103
}
[e :U 274 ]
[; ;main.c: 103: }
[; ;main.c: 104: INTCONbits.IOCIE = 1;
"104
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 105: PIR1bits.TMR1IF = 0;
"105
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 106: T1CONbits.TMR1ON = 1;
"106
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
"107
}
[e :U 273 ]
"109
[v F2284 `uc ~T0 @X0 1 s junk ]
[i F2284
-> -> 0 `i `uc
]
[; ;main.c: 107: }
[; ;main.c: 109: static unsigned char junk = 0;
[; ;main.c: 111: if (PIR1bits.SSP1IF)
"111
[e $ ! != -> . . _PIR1bits 0 3 `i -> -> -> 0 `i `Vuc `i 275  ]
[; ;main.c: 112: {
"112
{
[; ;main.c: 113: INTCONbits.IOCIE = 0;
"113
[e = . . _INTCONbits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 114: PIE1bits.TMR1IE = 0;
"114
[e = . . _PIE1bits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 115: if (SSP1STATbits.R_nW)
"115
[e $ ! != -> . . _SSP1STATbits 0 2 `i -> -> -> 0 `i `Vuc `i 276  ]
[; ;main.c: 116: {
"116
{
[; ;main.c: 117: if (!SSP1STATbits.D_nA)
"117
[e $ ! ! != -> . . _SSP1STATbits 0 5 `i -> -> -> 0 `i `Vuc `i 277  ]
[; ;main.c: 118: {
"118
{
[; ;main.c: 119: SSP1BUF = I2C_buffer.byte[index_i2c++];
"119
[e = _SSP1BUF *U + &U . _I2C_buffer 1 * -> ++ _index_i2c -> -> 1 `i `uc `ux -> -> # *U &U . _I2C_buffer 1 `ui `ux ]
[; ;main.c: 120: SSP1CON1bits.CKP = 1;
"120
[e = . . _SSP1CON1bits 0 4 -> -> 1 `i `uc ]
"121
}
[e :U 277 ]
[; ;main.c: 121: }
[; ;main.c: 122: if (SSP1STATbits.D_nA)
"122
[e $ ! != -> . . _SSP1STATbits 0 5 `i -> -> -> 0 `i `Vuc `i 278  ]
[; ;main.c: 123: {
"123
{
[; ;main.c: 124: SSP1BUF = I2C_buffer.byte[index_i2c++];
"124
[e = _SSP1BUF *U + &U . _I2C_buffer 1 * -> ++ _index_i2c -> -> 1 `i `uc `ux -> -> # *U &U . _I2C_buffer 1 `ui `ux ]
[; ;main.c: 125: SSP1CON1bits.CKP = 1;
"125
[e = . . _SSP1CON1bits 0 4 -> -> 1 `i `uc ]
"126
}
[e :U 278 ]
"127
}
[e :U 276 ]
[; ;main.c: 126: }
[; ;main.c: 127: }
[; ;main.c: 128: if (!SSP1STATbits.R_nW)
"128
[e $ ! ! != -> . . _SSP1STATbits 0 2 `i -> -> -> 0 `i `Vuc `i 279  ]
[; ;main.c: 129: {
"129
{
[; ;main.c: 130: if (!SSP1STATbits.D_nA)
"130
[e $ ! ! != -> . . _SSP1STATbits 0 5 `i -> -> -> 0 `i `Vuc `i 280  ]
[; ;main.c: 131: {
"131
{
[; ;main.c: 132: first_i2c = 1;
"132
[e = _first_i2c -> -> 1 `i `uc ]
[; ;main.c: 133: junk = SSP1BUF;
"133
[e = F2284 _SSP1BUF ]
[; ;main.c: 134: SSP1CON1bits.CKP = 1;
"134
[e = . . _SSP1CON1bits 0 4 -> -> 1 `i `uc ]
"135
}
[e :U 280 ]
[; ;main.c: 135: }
[; ;main.c: 136: if (SSP1STATbits.D_nA)
"136
[e $ ! != -> . . _SSP1STATbits 0 5 `i -> -> -> 0 `i `Vuc `i 281  ]
[; ;main.c: 137: {
"137
{
[; ;main.c: 138: if (first_i2c) {
"138
[e $ ! != -> _first_i2c `i -> -> -> 0 `i `uc `i 282  ]
{
[; ;main.c: 139: index_i2c = SSP1BUF;
"139
[e = _index_i2c _SSP1BUF ]
[; ;main.c: 140: first_i2c = 0;
"140
[e = _first_i2c -> -> 0 `i `uc ]
"141
}
[; ;main.c: 141: }
[e $U 283  ]
"143
[e :U 282 ]
[; ;main.c: 143: else {
{
[; ;main.c: 144: if (index_i2c < RX_ELMNTS)
"144
[e $ ! < -> _index_i2c `i -> _RX_ELMNTS `i 284  ]
[; ;main.c: 145: {
"145
{
[; ;main.c: 146: I2C_buffer.byte[index_i2c++] = SSP1BUF;
"146
[e = *U + &U . _I2C_buffer 1 * -> ++ _index_i2c -> -> 1 `i `uc `ux -> -> # *U &U . _I2C_buffer 1 `ui `ux _SSP1BUF ]
"147
}
[; ;main.c: 147: }
[e $U 285  ]
"148
[e :U 284 ]
[; ;main.c: 148: else {
{
[; ;main.c: 149: junk = SSP1BUF;
"149
[e = F2284 _SSP1BUF ]
"150
}
[e :U 285 ]
"151
}
[e :U 283 ]
[; ;main.c: 150: }
[; ;main.c: 151: }
[; ;main.c: 152: if (SSP1CON1bits.WCOL)
"152
[e $ ! != -> . . _SSP1CON1bits 0 7 `i -> -> -> 0 `i `Vuc `i 286  ]
[; ;main.c: 153: {
"153
{
[; ;main.c: 154: SSP1CON1bits.WCOL = 0;
"154
[e = . . _SSP1CON1bits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 155: junk = SSP1BUF;
"155
[e = F2284 _SSP1BUF ]
"156
}
[e :U 286 ]
[; ;main.c: 156: }
[; ;main.c: 157: SSP1CON1bits.CKP = 1;
"157
[e = . . _SSP1CON1bits 0 4 -> -> 1 `i `uc ]
"158
}
[e :U 281 ]
"159
}
[e :U 279 ]
[; ;main.c: 158: }
[; ;main.c: 159: }
[; ;main.c: 160: PIR1bits.SSP1IF = 0;
"160
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 161: INTCONbits.IOCIE = 1;
"161
[e = . . _INTCONbits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 162: PIE1bits.TMR1IE = 1;
"162
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
"163
}
[e :U 275 ]
[; ;main.c: 163: }
[; ;main.c: 165: if (PIR2bits.BCL1IF)
"165
[e $ ! != -> . . _PIR2bits 0 1 `i -> -> -> 0 `i `Vuc `i 287  ]
[; ;main.c: 166: {
"166
{
[; ;main.c: 167: junk = SSP1BUF;
"167
[e = F2284 _SSP1BUF ]
[; ;main.c: 168: PIR2bits.BCL1IF = 0;
"168
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 169: SSP1CON1bits.CKP = 1;
"169
[e = . . _SSP1CON1bits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 170: PIR1bits.SSP1IF = 0;
"170
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
"171
}
[e :U 287 ]
[; ;main.c: 171: }
[; ;main.c: 172: }
"172
[e :UE 269 ]
}
"176
[v _PWM_Init `(i ~T0 @X0 1 ef ]
"177
{
[; ;main.c: 176: PWM_Init(void)
[; ;main.c: 177: {
[e :U _PWM_Init ]
[f ]
[; ;main.c: 197: PR2 = 0xFF;
"197
[e = _PR2 -> -> 255 `i `uc ]
[; ;main.c: 198: CCP1CON = 0b00001100;
"198
[e = _CCP1CON -> -> 12 `i `uc ]
[; ;main.c: 199: CCPR1L = 0b00000000;
"199
[e = _CCPR1L -> -> 0 `i `uc ]
[; ;main.c: 200: PIR1bits.TMR2IF = 0;
"200
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 201: T2CON = 0b00000100;
"201
[e = _T2CON -> -> 4 `i `uc ]
[; ;main.c: 211: }
"211
[e :UE 288 ]
}
"213
[v _PWM_set_duty `(i ~T0 @X0 1 ef1`i ]
"214
{
[; ;main.c: 213: PWM_set_duty(int duty)
[; ;main.c: 214: {
[e :U _PWM_set_duty ]
"213
[v _duty `i ~T0 @X0 1 r1 ]
"214
[f ]
[; ;main.c: 215: if (duty < 1024) {
"215
[e $ ! < _duty -> 1024 `i 290  ]
{
[; ;main.c: 216: CCPR1L = (0xFF & ((unsigned int) duty >> 2));
"216
[e = _CCPR1L -> & -> -> 255 `i `ui >> -> _duty `ui -> 2 `i `uc ]
[; ;main.c: 217: CCP1CON = (0x0C | (0x30 & ((unsigned int) duty << 4)));
"217
[e = _CCP1CON -> | -> -> 12 `i `ui & -> -> 48 `i `ui << -> _duty `ui -> 4 `i `uc ]
"219
}
[e :U 290 ]
[; ;main.c: 219: }
[; ;main.c: 220: }
"220
[e :UE 289 ]
}
"222
[v _M_control `(v ~T0 @X0 1 ef1`i ]
"223
{
[; ;main.c: 222: void M_control(int ctr)
[; ;main.c: 223: {
[e :U _M_control ]
"222
[v _ctr `i ~T0 @X0 1 r1 ]
"223
[f ]
[; ;main.c: 224: if (ctr == 0)
"224
[e $ ! == _ctr -> 0 `i 292  ]
[; ;main.c: 225: {
"225
{
[; ;main.c: 226: PWM_set_duty(ctr);
"226
[e ( _PWM_set_duty (1 _ctr ]
"227
}
[e :U 292 ]
[; ;main.c: 227: }
[; ;main.c: 228: if (ctr > 0)
"228
[e $ ! > _ctr -> 0 `i 293  ]
[; ;main.c: 229: {
"229
{
[; ;main.c: 230: LATAbits.LATA0 = 1;
"230
[e = . . _LATAbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 231: PWM_set_duty(ctr);
"231
[e ( _PWM_set_duty (1 _ctr ]
"232
}
[e :U 293 ]
[; ;main.c: 232: }
[; ;main.c: 233: if (ctr < 0)
"233
[e $ ! < _ctr -> 0 `i 294  ]
[; ;main.c: 234: {
"234
{
[; ;main.c: 235: LATAbits.LATA0 = 0;
"235
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 236: ctr = ctr * -1;
"236
[e = _ctr * _ctr -U -> 1 `i ]
[; ;main.c: 237: PWM_set_duty(ctr);
"237
[e ( _PWM_set_duty (1 _ctr ]
"238
}
[e :U 294 ]
[; ;main.c: 238: }
[; ;main.c: 239: }
"239
[e :UE 291 ]
}
"241
[v _calculate_pid `(v ~T0 @X0 1 ef1`i ]
"242
{
[; ;main.c: 241: void calculate_pid(int set)
[; ;main.c: 242: {
[e :U _calculate_pid ]
"241
[v _set `i ~T0 @X0 1 r1 ]
"242
[f ]
"243
[v _error `f ~T0 @X0 1 a ]
[; ;main.c: 243: float error = 0;
[e = _error -> -> 0 `i `f ]
"244
[v _pid `f ~T0 @X0 1 a ]
[; ;main.c: 244: float pid = 0;
[e = _pid -> -> 0 `i `f ]
[; ;main.c: 245: error = set - I2C_buffer.data.RPM;
"245
[e = _error -> - _set . . _I2C_buffer 0 9 `f ]
[; ;main.c: 246: pid = error * I2C_buffer.data.RPM_PID_KP;
"246
[e = _pid * _error . . _I2C_buffer 0 12 ]
[; ;main.c: 247: accumulator += error;
"247
[e =+ _accumulator _error ]
[; ;main.c: 248: pid += I2C_buffer.data.RPM_PID_KI*accumulator;
"248
[e =+ _pid * . . _I2C_buffer 0 14 _accumulator ]
[; ;main.c: 249: pid += I2C_buffer.data.RPM_PID_KD * (error - lasterror);
"249
[e =+ _pid * . . _I2C_buffer 0 13 - _error _lasterror ]
[; ;main.c: 250: lasterror = error;
"250
[e = _lasterror _error ]
[; ;main.c: 251: if (pid >= 1023)
"251
[e $ ! >= _pid -> -> 1023 `i `f 296  ]
[; ;main.c: 252: {
"252
{
[; ;main.c: 253: pid = 1023;
"253
[e = _pid -> -> 1023 `i `f ]
"254
}
[e :U 296 ]
[; ;main.c: 254: }
[; ;main.c: 255: if (pid <= -1023)
"255
[e $ ! <= _pid -> -U -> 1023 `i `f 297  ]
[; ;main.c: 256: {
"256
{
[; ;main.c: 257: pid = -1023;
"257
[e = _pid -> -U -> 1023 `i `f ]
"258
}
[e :U 297 ]
[; ;main.c: 258: }
[; ;main.c: 259: M_control((int) pid);
"259
[e ( _M_control (1 -> _pid `i ]
[; ;main.c: 260: }
"260
[e :UE 295 ]
}
"262
[v _PID `(v ~T0 @X0 1 ef1`i ]
"263
{
[; ;main.c: 262: void PID(int set)
[; ;main.c: 263: {
[e :U _PID ]
"262
[v _set `i ~T0 @X0 1 r1 ]
"263
[f ]
[; ;main.c: 264: zero_cross = ((lset^set) < 0);
"264
[e = _zero_cross < ^ _lset _set -> 0 `i ]
[; ;main.c: 265: if (((zero_cross == 1) &(set <= 0) & (lset <= 0)))
"265
[e $ ! & & == -> _zero_cross `i -> 1 `i <= _set -> 0 `i <= _lset -> 0 `i 299  ]
[; ;main.c: 266: {
"266
{
[; ;main.c: 267: zero_cross = 0;
"267
[e = _zero_cross -> -> 0 `i `b ]
"268
}
[e :U 299 ]
[; ;main.c: 268: }
[; ;main.c: 269: if (zero_cross == 1) {
"269
[e $ ! == -> _zero_cross `i -> 1 `i 300  ]
{
[; ;main.c: 270: do {
"270
[e :U 303 ]
{
[; ;main.c: 271: calculate_pid(0);
"271
[e ( _calculate_pid (1 -> 0 `i ]
[; ;main.c: 272: _delay((unsigned long)((10)*(32000000/4000.0)));
"272
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 32000000 `l `d .4000.0 `ul ]
"273
}
[; ;main.c: 273: } while ((I2C_buffer.data.RPM != 0));
[e $ != . . _I2C_buffer 0 9 -> 0 `i 303  ]
[e :U 302 ]
"274
}
[e :U 300 ]
[; ;main.c: 274: }
[; ;main.c: 275: lset = set;
"275
[e = _lset _set ]
[; ;main.c: 276: calculate_pid(set);
"276
[e ( _calculate_pid (1 _set ]
[; ;main.c: 277: }
"277
[e :UE 298 ]
}
"286
[v _init_I2C_buffer `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 286: void init_I2C_buffer() {
[e :U _init_I2C_buffer ]
[f ]
[; ;main.c: 287: I2C_buffer.data.ID = 0xF3;
"287
[e = . . _I2C_buffer 0 0 -> -> 243 `i `uc ]
[; ;main.c: 288: I2C_buffer.data.ADDRESS = 0x24 << 1;
"288
[e = . . _I2C_buffer 0 1 -> << -> 36 `i -> 1 `i `uc ]
[; ;main.c: 289: I2C_buffer.data.START_STOP = 0;
"289
[e = . . _I2C_buffer 0 2 -> -> 0 `i `uc ]
[; ;main.c: 290: I2C_buffer.data.IOWPU = 1;
"290
[e = . . _I2C_buffer 0 3 -> -> 1 `i `uc ]
[; ;main.c: 291: I2C_buffer.data.MODE = 5;
"291
[e = . . _I2C_buffer 0 4 -> -> 5 `i `uc ]
[; ;main.c: 292: I2C_buffer.data.SAVE = 0;
"292
[e = . . _I2C_buffer 0 5 -> -> 0 `i `uc ]
[; ;main.c: 293: I2C_buffer.data.RESET = 0;
"293
[e = . . _I2C_buffer 0 6 -> -> 0 `i `uc ]
[; ;main.c: 294: I2C_buffer.data.GEAR_RATIO = 150;
"294
[e = . . _I2C_buffer 0 7 -> -> 150 `i `ui ]
[; ;main.c: 295: I2C_buffer.data.DIAMETER = 42;
"295
[e = . . _I2C_buffer 0 8 -> -> 42 `i `ui ]
[; ;main.c: 296: I2C_buffer.data.RPM = 0;
"296
[e = . . _I2C_buffer 0 9 -> 0 `i ]
[; ;main.c: 297: I2C_buffer.data.SPEED = 0;
"297
[e = . . _I2C_buffer 0 10 -> 0 `i ]
[; ;main.c: 298: I2C_buffer.data.DISTANCE = 0;
"298
[e = . . _I2C_buffer 0 11 -> -> 0 `i `l ]
[; ;main.c: 299: I2C_buffer.data.RPM_PID_KP = 0.1;
"299
[e = . . _I2C_buffer 0 12 -> .0.1 `f ]
[; ;main.c: 300: I2C_buffer.data.RPM_PID_KD = 0.01;
"300
[e = . . _I2C_buffer 0 13 -> .0.01 `f ]
[; ;main.c: 301: I2C_buffer.data.RPM_PID_KI = 0.04;
"301
[e = . . _I2C_buffer 0 14 -> .0.04 `f ]
[; ;main.c: 302: I2C_buffer.data.ATS_PID_KP = 0.15;
"302
[e = . . _I2C_buffer 0 15 -> .0.15 `f ]
[; ;main.c: 303: I2C_buffer.data.ATS_PID_KD = 0.08;
"303
[e = . . _I2C_buffer 0 16 -> .0.08 `f ]
[; ;main.c: 304: I2C_buffer.data.ATS_PID_KI = 0.03;
"304
[e = . . _I2C_buffer 0 17 -> .0.03 `f ]
[; ;main.c: 305: }
"305
[e :UE 304 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"309
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 309: void main() {
[e :U _main ]
[f ]
[; ;main.c: 310: OSCCON = 0b11110000;
"310
[e = _OSCCON -> -> 240 `i `uc ]
[; ;main.c: 311: init_I2C_buffer();
"311
[e ( _init_I2C_buffer ..  ]
[; ;main.c: 312: TRISA = 0b00011110;
"312
[e = _TRISA -> -> 30 `i `uc ]
[; ;main.c: 313: ANSELA = 0b00000000;
"313
[e = _ANSELA -> -> 0 `i `uc ]
[; ;main.c: 314: WPUA = 0b00011110;
"314
[e = _WPUA -> -> 30 `i `uc ]
[; ;main.c: 315: OPTION_REGbits.nWPUEN = 0;
"315
[e = . . _OPTION_REGbits 0 7 -> -> 0 `i `uc ]
[; ;main.c: 316: APFCONbits.CCP1SEL = 1;
"316
[e = . . _APFCONbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 317: LATAbits.LATA0 = 0;
"317
[e = . . _LATAbits 0 0 -> -> 0 `i `uc ]
[; ;main.c: 318: SSP1STAT = 0b10000000;
"318
[e = _SSP1STAT -> -> 128 `i `uc ]
[; ;main.c: 319: SSP1CON1 = 0b00110110;
"319
[e = _SSP1CON1 -> -> 54 `i `uc ]
[; ;main.c: 320: SSP1CON2bits.SEN = 1;
"320
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 321: SSP1CON3bits.BOEN = 1;
"321
[e = . . _SSP1CON3bits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 322: SSP1CON3bits.SDAHT = 1;
"322
[e = . . _SSP1CON3bits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 323: SSP1CON3bits.SBCDE = 1;
"323
[e = . . _SSP1CON3bits 0 2 -> -> 1 `i `uc ]
[; ;main.c: 324: SSP1ADD = I2C_buffer.data.ADDRESS;
"324
[e = _SSP1ADD . . _I2C_buffer 0 1 ]
[; ;main.c: 325: PIR1bits.SSP1IF = 0;
"325
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;main.c: 326: PIR2bits.BCL1IF = 0;
"326
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;main.c: 327: PIE2bits.BCL1IE = 1;
"327
[e = . . _PIE2bits 0 1 -> -> 1 `i `uc ]
[; ;main.c: 328: PIE1bits.SSP1IE = 1;
"328
[e = . . _PIE1bits 0 3 -> -> 1 `i `uc ]
[; ;main.c: 329: INTCONbits.PEIE = 1;
"329
[e = . . _INTCONbits 0 6 -> -> 1 `i `uc ]
[; ;main.c: 330: PWM_Init();
"330
[e ( _PWM_Init ..  ]
[; ;main.c: 331: PWM_set_duty(0);
"331
[e ( _PWM_set_duty (1 -> 0 `i ]
[; ;main.c: 332: IOCANbits.IOCAN4 = 1;
"332
[e = . . _IOCANbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 333: INTCON = 0b01001000;
"333
[e = _INTCON -> -> 72 `i `uc ]
[; ;main.c: 334: T1CON = 0b00110100;
"334
[e = _T1CON -> -> 52 `i `uc ]
[; ;main.c: 335: PIE1bits.TMR1IE = 1;
"335
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 336: T1CONbits.TMR1ON = 1;
"336
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;main.c: 337: INTCONbits.GIE = 1;
"337
[e = . . _INTCONbits 0 7 -> -> 1 `i `uc ]
[; ;main.c: 339: while (1) {
"339
[e :U 307 ]
{
[; ;main.c: 340: PID(I2C_buffer.data.SPEED);
"340
[e ( _PID (1 . . _I2C_buffer 0 10 ]
[; ;main.c: 341: _delay((unsigned long)((10)*(32000000/4000.0)));
"341
[e ( __delay (1 -> * -> -> 10 `i `d / -> -> 32000000 `l `d .4000.0 `ul ]
"342
}
[e :U 306 ]
"339
[e $U 307  ]
[e :U 308 ]
[; ;main.c: 342: }
[; ;main.c: 355: }
"355
[e :UE 305 ]
}
