# 2.4 å®Ÿä¾‹ç´¹ä»‹ï¼šAMDãƒ»Intelãƒ»Appleã®ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°æˆ¦ç•¥  
# 2.4 Case Studies: Packaging Strategies of AMD, Intel, and Apple

---

## ğŸ¯ ç›®çš„ / Objective

ã“ã®ç¯€ã§ã¯ã€ä¸»è¦åŠå°ä½“ä¼æ¥­ãŒ**ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã€2.5Dã€3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“ã‚’ã©ã®ã‚ˆã†ã«æ´»ç”¨ã—ã¦ã„ã‚‹ã‹**ã‚’ã€ä»£è¡¨çš„ãªè£½å“äº‹ä¾‹ã‚’é€šã˜ã¦å­¦ã³ã¾ã™ã€‚  
This section introduces how leading semiconductor companies apply **chiplet, 2.5D, and 3D packaging technologies** in real-world products.

---

## ğŸ”¶ AMDï¼šInfinity Fabricã«ã‚ˆã‚‹ãƒãƒ«ãƒãƒãƒƒãƒ—ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£  
## ğŸ”¶ AMD: Multi-Chip Architecture via Infinity Fabric

### âœ¦ Ryzen / EPYCï¼ˆZenä»¥é™ï¼‰  
Zen-based Ryzen and EPYC architectures

- **æ§‹æˆ**ï¼šå°å‹CPUãƒ€ã‚¤ï¼ˆCCDï¼‰ã¨I/Oãƒ€ã‚¤ï¼ˆIODï¼‰ã®åˆ†é›¢æ§‹æˆ  
  **Structure**: Separate CPU dies (CCD) and I/O die (IOD)
- **æ¥ç¶š**ï¼šInfinity Fabricï¼ˆç‹¬è‡ªã®é«˜é€Ÿã‚¤ãƒ³ã‚¿ãƒ¼ã‚³ãƒã‚¯ãƒˆï¼‰  
  **Connection**: Proprietary Infinity Fabric interconnect
- **åˆ©ç‚¹**ï¼šæ­©ç•™ã¾ã‚Šæ”¹å–„ã€ã‚³ã‚¹ãƒˆå‰Šæ¸›ã€ã‚¹ã‚±ãƒ¼ãƒ©ãƒ–ãƒ«è¨­è¨ˆ  
  **Benefits**: Better yield, cost savings, scalable performance

| è£½å“ / Product | ç‰¹å¾´ / Feature | å‚™è€ƒ / Notes |
|----------------|------------------|----------------|
| **Ryzen 3000 / 5000** | CCD + IODæ§‹æˆï¼ˆ7nm + 12nmï¼‰<br>CCD + IOD (7nm + 12nm) | ç•°ç¨®ãƒ—ãƒ­ã‚»ã‚¹æ··è¼‰<br>Heterogeneous process |
| **EPYC (Rome)** | æœ€å¤§8CCD + 1IOD<br>Up to 8 CCDs + 1 IOD | ã‚µãƒ¼ãƒå‘ã‘é«˜ã‚¹ã‚±ãƒ¼ãƒ«æ€§<br>High scalability for servers |

---

## ğŸ”· Intelï¼šEMIBã¨Foverosã«ã‚ˆã‚‹å‚ç›´ãƒ»æ°´å¹³æ¥ç¶šã®ä¸¡ç«‹  
## ğŸ”· Intel: Combining EMIB and Foveros for 2.5D/3D Integration

### âœ¦ EMIBï¼ˆEmbedded Multi-die Interconnect Bridgeï¼‰

- **å°å‹ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶**ã‚’éƒ¨åˆ†çš„ã«ç”¨ã„ãŸ**æ°´å¹³æ¥ç¶š**  
  Local bridge interposer for **side-by-side connection**
- **é«˜å¯†åº¦æ¥ç¶šã¨ã‚³ã‚¹ãƒˆæŠ‘åˆ¶**ã®ä¸¡ç«‹  
  Balances **density and cost**

### âœ¦ Foverosï¼ˆ3Dç©å±¤æŠ€è¡“ï¼‰

- **TSVã«ã‚ˆã‚‹ãƒ­ã‚¸ãƒƒã‚¯-ãƒ­ã‚¸ãƒƒã‚¯ç©å±¤**  
  Stacks logic-on-logic using **TSVs**
- åˆæ­è¼‰ï¼š**Intel Lakefieldï¼ˆ2019ï¼‰**  
  First used in **Intel Lakefield (2019)**

| æŠ€è¡“ / Technology | è£½å“ä¾‹ / Product Example | å‚™è€ƒ / Notes |
|-------------------|--------------------------|---------------|
| **EMIB** | Stratix 10 | FPGAã¨ãƒ¡ãƒ¢ãƒªã®é€£çµ<br>FPGA-memory interface |
| **Foveros** | Lakefield, Meteor Lake | 3D CPUãƒãƒƒãƒ—æ§‹é€ <br>3D CPU architecture |

---

## ğŸ Appleï¼šUltraFusionã«ã‚ˆã‚‹ãƒ­ã‚¸ãƒƒã‚¯ãƒ€ã‚¤é€£çµ  
## ğŸ Apple: Logic Die Fusion via UltraFusion

### âœ¦ M1 Ultraï¼ˆ2022ï¼‰

- 2å€‹ã®M1 Maxã‚’**ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ¬ãƒ™ãƒ«ã§èåˆ**  
  Two M1 Max dies **fused at the package level**
- **UltraFusion**ã¨å‘¼ã°ã‚Œã‚‹I/Fã§1ãƒãƒƒãƒ—ã®ã‚ˆã†ã«å‹•ä½œ  
  Acts as a single chip via the **UltraFusion** interface

| é …ç›® / Item | å†…å®¹ / Description |
|--------------|---------------------|
| **ãƒã‚¹å¸¯åŸŸ**<br>Bus Bandwidth | æœ€å¤§2.5 TB/s<br>Up to 2.5 TB/s |
| **å®Ÿè£…æ–¹å¼**<br>Integration Type | 2.5Dçš„ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶æ§‹é€ <br>2.5D-style interposer |
| **è¨­è¨ˆæ„å›³**<br>Design Intent | ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å†…ã§ãƒãƒƒãƒ—ã‚µã‚¤ã‚ºé™ç•Œã‚’è¶…ãˆã‚‹<br>Overcome single-die size limits |

---

## ğŸ§© äº‹ä¾‹ã«ã¿ã‚‹æŠ€è¡“é¸å®šã®è¦–ç‚¹  
## ğŸ§© Key Takeaways from Packaging Strategies

| è¦³ç‚¹ / Aspect | **AMD** | **Intel** | **Apple** |
|---------------|---------|-----------|-----------|
| **æ¥ç¶šæ§‹é€ **<br>Integration Type | æ°´å¹³æ–¹å‘ãƒãƒ«ãƒãƒ€ã‚¤æ¥ç¶š<br>Horizontal multi-die | EMIB + TSVã«ã‚ˆã‚‹æ··åˆå‹<br>Hybrid (EMIB + TSV) | ãƒ­ã‚¸ãƒƒã‚¯åŒå£«ã®2.5Dé€£çµ<br>2.5D logic fusion |
| **ã‚³ã‚¹ãƒˆå¿—å‘**<br>Cost Focus | é«˜<br>High | ä¸­<br>Medium | é«˜ï¼ˆæ€§èƒ½æœ€å„ªå…ˆï¼‰<br>High (performance first) |
| **å†åˆ©ç”¨æ€§**<br>Reusability | é«˜ï¼ˆCCDå†åˆ©ç”¨ï¼‰<br>High (CCD reused) | ä¸­ï¼ˆæ§‹æˆè¨­è¨ˆã”ã¨ã«ç•°ãªã‚‹ï¼‰<br>Medium (per design) | ä½ï¼ˆå°‚ç”¨æ§‹é€ ï¼‰<br>Low (application-specific) |

---

## ğŸ“ æ¬¡ç¯€ã¸ã®æ¥ç¶š  
## ğŸ“ Connection to Next Section

æ¬¡ç¯€ [**2.5ï¼šè¨­è¨ˆä¸Šã®èª²é¡Œ**](./f2_5_design_challenges.md) ã§ã¯ã€ã“ã‚Œã‚‰ã®æ§‹é€ ã‚’**è¨­è¨ˆãƒ»é‡ç”£**ã™ã‚‹ã†ãˆã§ç›´é¢ã™ã‚‹ã€Œ**ç†±ãƒ»ãƒ†ã‚¹ãƒˆãƒ»æ­©ç•™ã¾ã‚Š**ã€ã®èª²é¡Œã¨ãã®**å¯¾ç­–æŠ€è¡“**ã«ã¤ã„ã¦è©³ã—ãè§£èª¬ã—ã¾ã™ã€‚  
In the next section [**2.5: Design Challenges**](./f2_5_design_challenges.md), we will discuss **thermal, test, and yield issues** in designing and mass-producing these packages.

---
