// Seed: 1288349320
module module_0 (
    output supply0 id_0,
    input wand id_1,
    input wand id_2,
    input wor id_3
);
  logic id_5;
  wire  id_6 = id_3 ==? -1'b0;
  wire  id_7;
  assign id_0 = id_6;
  wire id_8;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd40,
    parameter id_6  = 32'd26
) (
    output uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output wor   id_4,
    input  uwire id_5,
    input  tri   _id_6,
    output wand  id_7
);
  if (-1'b0) begin : LABEL_0
  end
  wire id_9;
  wire [1 : -1] _id_10;
  wire [1 'b0 -  id_6 : id_10] id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
