// Seed: 1128041986
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    output uwire id_4,
    output supply0 id_5,
    input uwire id_6,
    output wor id_7
);
  initial id_7 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3,
    output wire id_4
);
  logic [7:0] id_6;
  logic [7:0] id_7, id_8;
  assign id_6 = id_7;
  logic [7:0] id_9 = id_8;
  logic [7:0] id_10;
  module_0(
      id_1, id_2, id_4, id_2, id_4, id_0, id_2, id_1
  );
  wire id_11;
  assign id_9[1]  = 1'b0 && 1 == 1'd0;
  assign id_10[1] = 1;
endmodule
