INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/packages/alu_ops_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/data_path/ALU_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/data_path/data_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/control_path/alu_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/control_path/control_path.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_path'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/TOP_RISCV.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_RISCV'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/Desktop/git/riscv_cpu/pipeline/RV32I/RISCV_tb/TOP_RISCV_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_RISCV_tb'
