design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v,incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd,incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1_top_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_top_0_1/sim/design_1_top_0_1.v,incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../svpwm.gen/sources_1/bd/design_1/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
