==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'digitrec.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7817 ; free virtual = 23205
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7825 ; free virtual = 23213
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7662 ; free virtual = 23050
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] digitrec.cpp:64: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7672 ; free virtual = 23060
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'knn_vote' (digitrec.cpp:113).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (digitrec.cpp:56).
INFO: [XFORM 203-501] Unrolling loop 'loop2_1' (digitrec.cpp:29) in function 'digitrec' completely.
WARNING: [XFORM 203-505] Pipeline directive for loop 'loop2_1' (digitrec.cpp:29) in function 'digitrec' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (digitrec.cpp:121) in function 'knn_vote' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (digitrec.cpp:122) in function 'knn_vote' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (digitrec.cpp:63) in function 'update_knn' completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V' (digitrec.cpp:17) in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.0' (digitrec.cpp:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.1' (digitrec.cpp:17) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set.V.2' (digitrec.cpp:17) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0][0].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0][1].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[0][2].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1][0].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1][1].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[1][2].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2][0].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2][1].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'knn_set[2][2].V' (digitrec.cpp:17) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'knn_set[0][0].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[0][1].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[0][2].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[1][0].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[1][1].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[1][2].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[2][0].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[2][1].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'knn_set[2][2].V' (digitrec.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'update_knn.1' (digitrec.cpp:57:3)...95 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (digitrec.cpp:57:3)...95 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7656 ; free virtual = 23044
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:00:51 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7636 ; free virtual = 23024
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'digitrec' ...
WARNING: [SYN 201-103] Legalizing function name 'update_knn.1' to 'update_knn_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_knn'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.66 seconds; current allocated memory: 155.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 156.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_knn.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 156.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 157.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'knn_vote'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 158.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 158.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'digitrec'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 159.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 161.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_1_1_0' to 'digitrec_mux_42_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_mux_124_6_1_0' to 'digitrec_mux_124_cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_124_cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_1bkb': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 164.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_1_1_1' to 'digitrec_mux_42_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_mux_94_6_1_1' to 'digitrec_mux_94_6eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_1bkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_1dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_94_6eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn_1'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 169.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 173.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'digitrec'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'digitrec/input_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'digitrec' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'digitrec_training_data_V' to 'digitrec_trainingfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'digitrec_mux_42_6_1_1' to 'digitrec_mux_42_6g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'digitrec_mux_42_6g8j': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'digitrec'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 178.474 MB.
INFO: [RTMG 210-279] Implementing memory 'digitrec_trainingfYi_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 0.000 ; gain = 0.000 ; free physical = 7620 ; free virtual = 23007
INFO: [SYSC 207-301] Generating SystemC RTL for digitrec.
INFO: [VHDL 208-304] Generating VHDL RTL for digitrec.
INFO: [VLOG 209-307] Generating Verilog RTL for digitrec.
INFO: [HLS 200-112] Total elapsed time: 71.01 seconds; peak allocated memory: 178.474 MB.
