
;; Function BUF_init (BUF_init, funcdef_no=0, decl_uid=5700, cgraph_uid=1, symbol_order=0)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 9:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 11:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 17:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 20:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 23:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 25:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 25: point = 0, n_alt = 7
   Insn 23: point = 1, n_alt = 7
   Insn 20: point = 2, n_alt = 7
   Insn 17: point = 2, n_alt = 7
   Insn 11: point = 2, n_alt = 7
   Insn 9: point = 2, n_alt = 7
   Insn 31: point = 3, n_alt = -2
   Insn 4: point = 4, n_alt = -2
   Insn 16: point = 6, n_alt = 1
   Insn 32: point = 7, n_alt = -2
   Insn 2: point = 8, n_alt = -2
   Insn 30: point = 10, n_alt = -2
 r113: [0..8]
 r115: [0..4]
 r116: [1..6]
 r119: [9..10]
 r120: [2..3]
 r121: [5..7]
Compressing live ranges: from 11 to 6 - 54%
Ranges after the compression:
 r113: [0..3]
 r115: [0..1]
 r116: [0..3]
 r119: [4..5]
 r120: [0..1]
 r121: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 2
changing reg in insn 9
changing reg in insn 23
changing reg in insn 20
changing reg in insn 25
changing reg in insn 17
changing reg in insn 13
changing reg in insn 11
changing reg in insn 4
changing reg in insn 31
changing reg in insn 4
changing reg in insn 25
changing reg in insn 11
changing reg in insn 16
changing reg in insn 23
changing reg in insn 20
changing reg in insn 17
changing reg in insn 30
changing reg in insn 2
changing reg in insn 31
changing reg in insn 9
changing reg in insn 32
changing reg in insn 4
deleting insn with uid = 30.
deleting insn with uid = 2.
deleting insn with uid = 32.
deleting insn with uid = 4.
deleting insn with uid = 31.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


BUF_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3]
;;  ref usage 	r0={1d,7u} r1={1d,1u} r2={1d,2u} r3={2d,3u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 38{23d,15u,0e} in 18{18 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 6 5 2 NOTE_INSN_DELETED)
(note 5 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 16 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(insn 16 8 9 2 (set (reg:SI 3 r3 [116])
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 9 16 10 2 (set (mem/f:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113]) [3 buf_handle_2(D)->buffer+0 S4 A32])
        (reg:SI 1 r1 [120])) "../System/buf.c":36:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(insn 11 10 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                (const_int 4 [0x4])) [1 buf_handle_2(D)->length+0 S4 A32])
        (reg/v:SI 2 r2 [orig:115 buf_length ] [115])) "../System/buf.c":37:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker:BLK) "../System/buf.c":45:18 -1
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                (const_int 12 [0xc])) [1 buf_handle_2(D)->front+0 S4 A32])
        (reg:SI 3 r3 [116])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(insn 20 18 21 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                (const_int 8 [0x8])) [1 buf_handle_2(D)->rear+0 S4 A32])
        (reg:SI 3 r3 [116])) "../System/buf.c":48:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 23 21 24 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])
        (reg:SI 3 r3 [116])) "../System/buf.c":49:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(insn 25 24 26 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:113 buf_handle ] [113])
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])
        (reg/v:SI 2 r2 [orig:115 buf_length ] [115])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 27 26 33 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(note 33 27 34 NOTE_INSN_DELETED)
(note 34 33 0 NOTE_INSN_DELETED)

;; Function BUF_flush (BUF_flush, funcdef_no=1, decl_uid=5702, cgraph_uid=2, symbol_order=1)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 16:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 8:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 11:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 14:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 17:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 24: point = 0, n_alt = -1
   Insn 23: point = 0, n_alt = -2
   Insn 17: point = 1, n_alt = 7
   Insn 14: point = 2, n_alt = 7
   Insn 11: point = 2, n_alt = 7
   Insn 8: point = 2, n_alt = 7
   Insn 16: point = 2, n_alt = 5
   Insn 7: point = 3, n_alt = 1
   Insn 2: point = 4, n_alt = -2
   Insn 26: point = 6, n_alt = -2
 r115: [1..4]
 r116: [0..3]
 r119: [1..2]
 r121: [5..6]
Compressing live ranges: from 7 to 4 - 57%
Ranges after the compression:
 r115: [0..1]
 r116: [0..1]
 r119: [0..1]
 r121: [2..3]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 2
changing reg in insn 14
changing reg in insn 11
changing reg in insn 17
changing reg in insn 16
changing reg in insn 8
changing reg in insn 16
changing reg in insn 7
changing reg in insn 23
changing reg in insn 14
changing reg in insn 11
changing reg in insn 8
changing reg in insn 16
changing reg in insn 17
changing reg in insn 26
changing reg in insn 2
deleting insn with uid = 26.
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


BUF_flush

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3]
;;  ref usage 	r0={2d,7u,1e} r1={1d} r2={2d,1u} r3={2d,4u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 40{25d,14u,1e} in 13{13 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(insn 7 6 16 2 (set (reg:SI 3 r3 [116])
        (const_int 0 [0])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 16 7 8 2 (set (reg:SI 2 r2 [orig:119 buf_handle_3(D)->length ] [119])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 4 [0x4])) [1 buf_handle_3(D)->length+0 S4 A32])
        (nil)))
(insn 8 16 9 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 12 [0xc])) [1 buf_handle_3(D)->front+0 S4 A32])
        (reg:SI 3 r3 [116])) "../System/buf.c":47:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(insn 11 9 12 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 8 [0x8])) [1 buf_handle_3(D)->rear+0 S4 A32])
        (reg:SI 3 r3 [116])) "../System/buf.c":48:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(insn 14 12 15 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 16 [0x10])) [1 buf_handle_3(D)->data_size+0 S4 A32])
        (reg:SI 3 r3 [116])) "../System/buf.c":49:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 15 14 17 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(insn 17 15 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:115 buf_handle ] [115])
                (const_int 20 [0x14])) [1 buf_handle_3(D)->free_size+0 S4 A32])
        (reg:SI 2 r2 [orig:119 buf_handle_3(D)->length ] [119])) "../System/buf.c":50:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 18 17 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(insn 23 18 24 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [116])) "../System/buf.c":53:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 24 23 27 2 (use (reg/i:SI 0 r0)) "../System/buf.c":53:1 -1
     (nil))
(note 27 24 28 NOTE_INSN_DELETED)
(note 28 27 0 NOTE_INSN_DELETED)

;; Function BUF_store_byte (BUF_store_byte, funcdef_no=2, decl_uid=5705, cgraph_uid=3, symbol_order=2)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 11:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 12:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) r  (1) r {*arm_cmpsi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 18:  (0) l {*thumb2_cbnz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 22:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 25:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 31:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 32:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 34:  (0) r  (1) r {*arm_cmpsi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 37:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 44:  (0) m  (1) l {*thumb2_movsi_vfp}
      Removing equiv init insn 51 (freq=500)
   51: r129:SI=[r123:SI]
      REG_EQUIV [r123:SI]
deleting insn with uid = 51.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 6:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing address in insn 53 r129:SI+r113:SI -- no change
Changing pseudo 129 in address of insn 53 on equiv [r123:SI]
      Creating newreg=139, assigning class CORE_REGS to address r139
	   Change to class GENERAL_REGS for r139
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 53:  (0) Uu  (1) l {*arm_movqi_insn}
   53: [r139:SI+r113:SI]=r124:SI#0
      REG_DEAD r129:SI
      REG_DEAD r124:SI
      REG_DEAD r113:SI
    Inserting insn reload before:
   89: r139:SI=[r123:SI]

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
          alt=5,overall=4,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=6,overall=5,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=11,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 89:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r139 for output r139:SI, change to class LO_REGS for r139
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 55:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 59:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 56:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 60:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 57:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 61:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4
EBB 5 6
EBB 7
EBB 8
EBB 9
EBB 10

********** Pseudo live ranges #1: **********

  BB 10
   Insn 72: point = 0, n_alt = -1
   Insn 71: point = 0, n_alt = -2
  BB 8
   Insn 85: point = 2, n_alt = -1
   Insn 61: point = 2, n_alt = 7
   Insn 57: point = 3, n_alt = 7
   Insn 60: point = 4, n_alt = 4
   Insn 56: point = 6, n_alt = 2
   Insn 59: point = 8, n_alt = 5
   Insn 55: point = 9, n_alt = 5
   Insn 53: point = 10, n_alt = 6
   Insn 89: point = 11, n_alt = 5
   Insn 6: point = 12, n_alt = 1
  BB 6
   Insn 83: point = 14, n_alt = -1
   Insn 37: point = 14, n_alt = 7
  BB 7
   Insn 5: point = 15, n_alt = -2
   Insn 44: point = 17, n_alt = 7
   Insn 43: point = 17, n_alt = 1
  BB 5
   Insn 35: point = 19, n_alt = -1
   Insn 34: point = 19, n_alt = 1
   Insn 32: point = 20, n_alt = 2
   Insn 31: point = 22, n_alt = 5
  BB 4
   Insn 81: point = 24, n_alt = -1
   Insn 25: point = 24, n_alt = 7
   Insn 22: point = 24, n_alt = 7
  BB 3
   Insn 18: point = 25, n_alt = 0
  BB 9
   Insn 7: point = 26, n_alt = 1
  BB 2
   Insn 14: point = 27, n_alt = -1
   Insn 13: point = 27, n_alt = 1
   Insn 3: point = 27, n_alt = -2
   Insn 12: point = 29, n_alt = 5
   Insn 11: point = 30, n_alt = 5
   Insn 80: point = 31, n_alt = -2
   Insn 2: point = 32, n_alt = -2
   Insn 79: point = 34, n_alt = -2
 r113: [27..30] [24..25] [19..20] [10..15]
 r114: [27..29] [25..25] [19..23]
 r122: [26..26] [0..12]
 r123: [27..32] [2..25]
 r124: [27..27] [10..25]
 r127: [21..22]
 r128: [16..17]
 r131: [3..6]
 r132: [7..9]
 r133: [2..4]
 r134: [5..8]
 r136: [33..34]
 r137: [28..31]
 r139: [10..11]
Compressing live ranges: from 35 to 22 - 62%
Ranges after the compression:
 r113: [17..19] [14..15] [10..11] [6..7]
 r114: [17..19] [15..15] [10..13]
 r122: [16..16] [0..7]
 r123: [17..19] [0..15]
 r124: [17..17] [6..15]
 r127: [12..13]
 r128: [8..9]
 r131: [0..3]
 r132: [4..5]
 r133: [0..1]
 r134: [2..5]
 r136: [20..21]
 r137: [18..19]
 r139: [6..7]

********** Assignment #1: **********

	 Assigning to 139 (cl=LO_REGS, orig=139, freq=1000, tfirst=139, tfreq=1000)...
	   Assign 4 to reload r139 (freq=1000)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=0)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=4, prev_offset=4)
Can't eliminate 103 to 102 (offset=4, prev_offset=0)
Can't eliminate 103 to 11 (offset=4, prev_offset=0)
Can eliminate 103 to 7 (offset=4, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 5
changing reg in insn 32
changing reg in insn 11
changing reg in insn 18
changing reg in insn 53
changing reg in insn 25
changing reg in insn 22
changing reg in insn 37
changing reg in insn 34
changing reg in insn 13
changing reg in insn 12
changing reg in insn 34
changing reg in insn 13
changing reg in insn 7
changing reg in insn 6
changing reg in insn 71
changing reg in insn 2
changing reg in insn 25
changing reg in insn 22
changing reg in insn 61
changing reg in insn 59
changing reg in insn 57
changing reg in insn 55
changing reg in insn 47
changing reg in insn 44
changing reg in insn 37
changing reg in insn 31
changing reg in insn 12
changing reg in insn 11
changing reg in insn 60
changing reg in insn 59
changing reg in insn 55
changing reg in insn 31
changing reg in insn 3
changing reg in insn 31
changing reg in insn 32
changing reg in insn 43
changing reg in insn 5
changing reg in insn 44
changing reg in insn 56
changing reg in insn 57
changing reg in insn 55
changing reg in insn 56
changing reg in insn 60
changing reg in insn 61
changing reg in insn 59
changing reg in insn 60
changing reg in insn 79
changing reg in insn 2
changing reg in insn 80
changing reg in insn 3
deleting insn with uid = 79.
deleting insn with uid = 80.
deleting insn with uid = 3.
deleting insn with uid = 5.
deleting insn with uid = 71.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)


BUF_store_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={3d,4u} r2={7d,11u} r3={2d,13u,4e} r4={1d,1u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,2u} 
;;    total ref usage 88{38d,46u,4e} in 45{45 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 4 2 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 2 10 11 2 (set (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
        (reg:SI 0 r0 [136])) "../System/buf.c":60:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 11 2 12 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0 [orig:114 _2 ] [114])
        (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 4 [0x4])) [1 buf_handle_11(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:113 _1 ] [113])
            (reg:SI 0 r0 [orig:114 _2 ] [114]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 14 13 15 2 (set (pc)
        (if_then_else (geu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 77)
(note 15 14 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 17 15 16 3 NOTE_INSN_DELETED)
(debug_insn 16 17 18 3 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 18 16 19 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 2 r2 [orig:113 _1 ] [113])
                        (const_int 0 [0]))
                    (label_ref 28)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 28)
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 20 19 22 4 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(insn 22 20 23 4 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 12 [0xc])) [1 buf_handle_11(D)->front+0 S4 A32])
        (reg:SI 2 r2 [orig:113 _1 ] [113])) "../System/buf.c":71:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 23 22 25 4 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(insn 25 23 81 4 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 2 r2 [orig:113 _1 ] [113])) "../System/buf.c":72:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 81 25 82 4 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 82 81 28)
(code_label 28 82 29 5 6 (nil) [1 uses])
(note 29 28 30 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 5 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 31 30 32 5 (set (reg:SI 2 r2 [orig:127 buf_handle_11(D)->rear ] [127])
        (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (nil)))
(insn 32 31 33 5 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (plus:SI (reg:SI 2 r2 [orig:127 buf_handle_11(D)->rear ] [127])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (nil))
(debug_insn 33 32 34 5 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [orig:114 _2 ] [114])
            (reg:SI 2 r2 [orig:113 _1 ] [113]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../System/buf.c":79:7 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 40)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 83 6 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 2 r2 [orig:113 _1 ] [113])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 83 37 84 6 (set (pc)
        (label_ref 45)) 284 {*arm_jump}
     (nil)
 -> 45)
(barrier 84 83 40)
(code_label 40 84 41 7 8 (nil) [1 uses])
(note 41 40 42 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 42 41 43 7 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 43 42 44 7 (set (reg:SI 2 r2 [128])
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 44 43 45 7 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 8 [0x8])) [1 buf_handle_11(D)->rear+0 S4 A32])
        (reg:SI 2 r2 [128])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 45 44 46 8 7 (nil) [2 uses])
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 8 (var_location:SI buf_handle (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])) -1
     (nil))
(debug_insn 48 47 49 8 (var_location:QI data (reg:QI 1 r1 [orig:124 data ] [124])) -1
     (nil))
(debug_insn 49 48 50 8 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 50 49 51 8 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(note 51 50 6 8 NOTE_INSN_DELETED)
(insn 6 51 89 8 (set (reg:SI 0 r0 [orig:122 <retval> ] [122])
        (const_int 0 [0])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 89 6 53 8 (set (reg:SI 4 r4 [139])
        (mem/f:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123]) [3 buf_handle_11(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 89 54 8 (set (mem:QI (plus:SI (reg:SI 4 r4 [139])
                (reg:SI 2 r2 [orig:113 _1 ] [113])) [0 *_19+0 S1 A8])
        (reg:QI 1 r1 [orig:124 data ] [124])) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (nil))
(debug_insn 54 53 55 8 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 55 54 59 8 (set (reg:SI 1 r1 [orig:132 buf_handle_11(D)->data_size ] [132])
        (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])
        (nil)))
(insn 59 55 56 8 (set (reg:SI 2 r2 [orig:134 buf_handle_11(D)->free_size ] [134])
        (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (nil)))
(insn 56 59 60 8 (set (reg:SI 1 r1 [131])
        (plus:SI (reg:SI 1 r1 [orig:132 buf_handle_11(D)->data_size ] [132])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (nil))
(insn 60 56 57 8 (set (reg:SI 2 r2 [133])
        (plus:SI (reg:SI 2 r2 [orig:134 buf_handle_11(D)->free_size ] [134])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (nil)))
(insn 57 60 58 8 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 16 [0x10])) [1 buf_handle_11(D)->data_size+0 S4 A32])
        (reg:SI 1 r1 [131])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 58 57 61 8 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(insn 61 58 62 8 (set (mem:SI (plus:SI (reg/v/f:SI 3 r3 [orig:123 buf_handle ] [123])
                (const_int 20 [0x14])) [1 buf_handle_11(D)->free_size+0 S4 A32])
        (reg:SI 2 r2 [133])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 62 61 63 8 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 63 62 64 8 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 64 63 85 8 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(jump_insn 85 64 86 8 (set (pc)
        (label_ref 65)) 284 {*arm_jump}
     (nil)
 -> 65)
(barrier 86 85 77)
(code_label 77 86 76 9 9 (nil) [1 uses])
(note 76 77 7 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 7 76 65 9 (set (reg:SI 0 r0 [orig:122 <retval> ] [122])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(code_label 65 7 66 10 5 (nil) [1 uses])
(note 66 65 72 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 72 66 87 10 (use (reg/i:SI 0 r0)) "../System/buf.c":96:1 -1
     (nil))
(note 87 72 88 NOTE_INSN_DELETED)
(note 88 87 0 NOTE_INSN_DELETED)

;; Function BUF_store_bytes (BUF_store_bytes, funcdef_no=3, decl_uid=5709, cgraph_uid=4, symbol_order=3)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 15:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) r {*arm_cmpsi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 25:  (0) l {*thumb2_cbnz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
          alt=0,overall=0,losers=0,rld_nregs=0
  Commutative operand exchange in insn 33
	 Choosing alt 0 in insn 33:  (0) =rk  (1) %0  (2) rk {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 31:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 32:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
            0 Non input pseudo reload: reject++
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
            alt=1,overall=16,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            1 Dying matched operand reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 34:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 81:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 48:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 49:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 56:  (0) l {*thumb2_cbnz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 60:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 63:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 69:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 70:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 72:  (0) r  (1) r {*arm_cmpsi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 75:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 82:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 148:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 89:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 91:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 93:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 97:  (0) l  (1) mi {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 94:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 98:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 95:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 99:  (0) m  (1) l {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 114:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5
EBB 6 7 8
EBB 9 10
EBB 11
EBB 12
EBB 13
EBB 14
EBB 15
EBB 16

********** Pseudo live ranges #1: **********

  BB 16
   Insn 134: point = 0, n_alt = -1
   Insn 133: point = 0, n_alt = -2
  BB 14
   Insn 162: point = 2, n_alt = -1
   Insn 7: point = 2, n_alt = 1
  BB 4
   Insn 153: point = 3, n_alt = -1
   Insn 8: point = 3, n_alt = 1
  BB 13
   Insn 160: point = 4, n_alt = -1
  BB 15
   Insn 9: point = 4, n_alt = 1
  BB 6
   Insn 50: point = 5, n_alt = -1
   Insn 49: point = 5, n_alt = 1
   Insn 48: point = 5, n_alt = 5
  BB 12
   Insn 115: point = 7, n_alt = -1
   Insn 114: point = 7, n_alt = 1
   Insn 99: point = 7, n_alt = 7
   Insn 95: point = 8, n_alt = 7
   Insn 98: point = 8, n_alt = 4
   Insn 94: point = 10, n_alt = 2
   Insn 97: point = 12, n_alt = 5
   Insn 93: point = 13, n_alt = 5
   Insn 91: point = 14, n_alt = 8
   Insn 89: point = 15, n_alt = 5
  BB 10
   Insn 157: point = 17, n_alt = -1
   Insn 75: point = 17, n_alt = 7
  BB 11
   Insn 148: point = 18, n_alt = 1
   Insn 82: point = 19, n_alt = 7
  BB 9
   Insn 73: point = 20, n_alt = -1
   Insn 72: point = 20, n_alt = 1
   Insn 70: point = 21, n_alt = 2
   Insn 69: point = 23, n_alt = 5
  BB 8
   Insn 155: point = 25, n_alt = -1
   Insn 63: point = 25, n_alt = 7
   Insn 60: point = 25, n_alt = 7
  BB 7
   Insn 56: point = 26, n_alt = 0
   Insn 53: point = 26, n_alt = 1
  BB 5
   Insn 81: point = 28, n_alt = 1
   Insn 34: point = 29, n_alt = 4
   Insn 32: point = 31, n_alt = 4
   Insn 31: point = 33, n_alt = 5
   Insn 33: point = 34, n_alt = 0
  BB 3
   Insn 25: point = 37, n_alt = 0
  BB 2
   Insn 17: point = 38, n_alt = -1
   Insn 16: point = 38, n_alt = 1
   Insn 3: point = 39, n_alt = -2
   Insn 4: point = 41, n_alt = -2
   Insn 151: point = 43, n_alt = -2
   Insn 15: point = 44, n_alt = 5
   Insn 152: point = 45, n_alt = -2
   Insn 2: point = 46, n_alt = -2
   Insn 150: point = 48, n_alt = -2
 r114: [5..29]
 r116: [14..26]
 r117: [26..27] [20..24] [5..5]
 r124: [25..33] [20..21] [14..18] [5..10]
 r127: [5..31]
 r129: [0..4]
 r130: [5..46]
 r131: [32..39]
 r132: [35..41]
 r133: [38..44]
 r134: [30..34]
 r137: [22..23]
 r139: [14..15]
 r141: [11..13]
 r142: [7..8]
 r143: [9..12]
 r145: [5..28]
 r148: [47..48]
 r149: [40..43]
 r150: [42..45]
Compressing live ranges: from 49 to 30 - 61%
Ranges after the compression:
 r114: [2..17]
 r116: [9..16]
 r117: [16..17] [11..14] [2..2]
 r124: [15..21] [9..12] [2..6]
 r127: [2..19]
 r129: [0..1]
 r130: [2..27]
 r131: [20..23]
 r132: [22..25]
 r133: [22..27]
 r134: [18..21]
 r137: [13..14]
 r139: [9..10]
 r141: [7..8]
 r142: [3..4]
 r143: [5..8]
 r145: [2..17]
 r148: [28..29]
 r149: [24..27]
 r150: [26..27]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 34
changing reg in insn 114
changing reg in insn 53
changing reg in insn 48
changing reg in insn 72
changing reg in insn 49
changing reg in insn 148
changing reg in insn 94
changing reg in insn 70
changing reg in insn 31
changing reg in insn 56
changing reg in insn 91
changing reg in insn 63
changing reg in insn 60
changing reg in insn 95
changing reg in insn 75
changing reg in insn 72
changing reg in insn 49
changing reg in insn 53
changing reg in insn 32
changing reg in insn 53
changing reg in insn 111
changing reg in insn 36
changing reg in insn 114
changing reg in insn 9
changing reg in insn 7
changing reg in insn 8
changing reg in insn 133
changing reg in insn 2
changing reg in insn 82
changing reg in insn 63
changing reg in insn 60
changing reg in insn 99
changing reg in insn 97
changing reg in insn 95
changing reg in insn 93
changing reg in insn 89
changing reg in insn 85
changing reg in insn 75
changing reg in insn 69
changing reg in insn 48
changing reg in insn 44
changing reg in insn 31
changing reg in insn 15
changing reg in insn 98
changing reg in insn 97
changing reg in insn 93
changing reg in insn 89
changing reg in insn 69
changing reg in insn 15
changing reg in insn 3
changing reg in insn 32
changing reg in insn 4
changing reg in insn 25
changing reg in insn 16
changing reg in insn 15
changing reg in insn 16
changing reg in insn 33
changing reg in insn 34
changing reg in insn 69
changing reg in insn 70
changing reg in insn 89
changing reg in insn 91
changing reg in insn 93
changing reg in insn 94
changing reg in insn 98
changing reg in insn 99
changing reg in insn 97
changing reg in insn 98
changing reg in insn 81
changing reg in insn 82
changing reg in insn 150
changing reg in insn 2
changing reg in insn 151
changing reg in insn 3
changing reg in insn 152
changing reg in insn 4
deleting insn with uid = 150.
deleting insn with uid = 2.
deleting insn with uid = 152.
deleting insn with uid = 151.
deleting insn with uid = 4.
deleting insn with uid = 3.
deleting insn with uid = 133.


try_optimize_cfg iteration 1

Forwarding edge 12->13 to 4 failed.
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 22 count 23 (  1.4)
df_worklist_dataflow_doublequeue: n_basic_blocks 17 n_edges 22 count 26 (  1.5)


BUF_store_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,17u,6e} r1={3d,7u} r2={6d,9u} r3={8d,11u} r4={1d,1u} r12={1d,1u} r13={1d,16u} r14={2d,1u} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,4u} 
;;    total ref usage 121{48d,67u,6e} in 95{95 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 5 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 5 10 142 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 142 5 12 2 (var_location:SI D#23 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 142 13 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [orig:133 buf_handle_6(D)->free_size ] [133])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":104:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:133 buf_handle_6(D)->free_size ] [133])
            (reg/v:SI 2 r2 [orig:132 size ] [132]))) "../System/buf.c":104:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 137)
            (pc))) "../System/buf.c":104:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 233216732 (nil))
 -> 137)
(note 18 17 24 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 24 18 19 3 NOTE_INSN_DELETED)
(debug_insn 19 24 20 3 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 20 19 21 3 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 21 20 22 3 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 22 21 23 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 23 22 25 3 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(jump_insn 25 23 116 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 2 r2 [orig:132 size ] [132])
                        (const_int 0 [0]))
                    (label_ref 29)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":111:3 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 1014686028 (nil))
 -> 29)
(code_label 116 25 26 4 23 (nil) [1 uses])
(note 26 116 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 26 153 4 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 0 [0])) "../System/buf.c":122:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 153 8 154 4 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 154 153 29)
(code_label 29 154 30 5 18 (nil) [1 uses])
(note 30 29 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 30 31 5 (set (reg:SI 2 r2 [134])
        (plus:SI (reg/v:SI 2 r2 [orig:132 size ] [132])
            (reg/v/f:SI 1 r1 [orig:131 data ] [131]))) 7 {*arm_addsi3}
     (nil))
(insn 31 33 32 5 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":62:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 34 5 (set (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
        (plus:SI (reg/v/f:SI 1 r1 [orig:131 data ] [131])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 34 32 81 5 (set (reg:SI 12 ip [orig:114 _4 ] [114])
        (plus:SI (reg:SI 2 r2 [134])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 81 34 113 5 (set (reg:SI 4 r4 [145])
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(code_label 113 81 35 6 22 (nil) [1 uses])
(note 35 113 36 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 36 35 37 6 (var_location:SI D#22 (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 37 36 38 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 38 37 39 6 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 39 38 40 6 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 40 39 41 6 (var_location:SI i (debug_expr:SI D#22)) -1
     (nil))
(debug_insn 41 40 42 6 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 42 41 43 6 (var_location:SI D#21 (plus:SI (debug_expr:SI D#23)
        (debug_expr:SI D#22))) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 43 42 44 6 (var_location:QI D#20 (mem:QI (debug_expr:SI D#21) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 44 43 45 6 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 45 44 46 6 (var_location:QI data (debug_expr:QI D#20)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 46 45 47 6 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 47 46 48 6 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 2 r2 [orig:117 _20 ] [117])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 4 [0x4])) [1 buf_handle_6(D)->length+0 S4 A32])) "../System/buf.c":62:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:117 _20 ] [117])
            (reg:SI 3 r3 [orig:124 _29 ] [124]))) "../System/buf.c":62:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 50 49 51 6 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 141)
            (pc))) "../System/buf.c":62:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 141)
(note 51 50 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 55 51 58 7 NOTE_INSN_DELETED)
(debug_insn 58 55 68 7 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 68 58 53 7 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(insn 53 68 54 7 (set (reg:SI 14 lr [orig:116 _14 ] [116])
        (zero_extend:SI (mem:QI (pre_inc:SI (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])) [0 MEM[base: _8, offset: 0B]+0 S1 A8]))) "../System/buf.c":114:16 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_INC (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
        (nil)))
(debug_insn 54 53 56 7 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(jump_insn 56 54 57 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 3 r3 [orig:124 _29 ] [124])
                        (const_int 0 [0]))
                    (label_ref 66)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":69:6 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 66)
(note 57 56 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 60 57 61 8 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 12 [0xc])) [1 buf_handle_6(D)->front+0 S4 A32])
        (reg:SI 3 r3 [orig:124 _29 ] [124])) "../System/buf.c":71:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 61 60 63 8 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(insn 63 61 155 8 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 3 r3 [orig:124 _29 ] [124])) "../System/buf.c":72:21 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 155 63 156 8 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 156 155 66)
(code_label 66 156 67 9 19 (nil) [1 uses])
(note 67 66 80 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 80 67 69 9 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(insn 69 80 70 9 (set (reg:SI 3 r3 [orig:137 buf_handle_6(D)->rear ] [137])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (nil)))
(insn 70 69 71 9 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (plus:SI (reg:SI 3 r3 [orig:137 buf_handle_6(D)->rear ] [137])
            (const_int 1 [0x1]))) "../System/buf.c":77:20 7 {*arm_addsi3}
     (nil))
(debug_insn 71 70 72 9 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(insn 72 71 73 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 2 r2 [orig:117 _20 ] [117])
            (reg:SI 3 r3 [orig:124 _29 ] [124]))) "../System/buf.c":79:7 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 73 72 74 9 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) "../System/buf.c":79:7 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 78)
(note 74 73 75 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 157 10 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 3 r3 [orig:124 _29 ] [124])) "../System/buf.c":77:20 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 157 75 158 10 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 158 157 78)
(code_label 78 158 79 11 21 (nil) [1 uses])
(note 79 78 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 82 79 148 11 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 8 [0x8])) [1 buf_handle_6(D)->rear+0 S4 A32])
        (reg:SI 4 r4 [145])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 148 82 83 11 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (const_int 0 [0])) "../System/buf.c":81:22 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 83 148 84 12 20 (nil) [2 uses])
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 85 84 86 12 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])) -1
     (nil))
(debug_insn 86 85 87 12 (var_location:QI data (debug_expr:QI D#20)) -1
     (nil))
(debug_insn 87 86 88 12 (debug_marker:BLK) "../System/buf.c":59:18 -1
     (nil))
(debug_insn 88 87 89 12 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(insn 89 88 91 12 (set (reg/f:SI 2 r2 [orig:139 buf_handle_6(D)->buffer ] [139])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130]) [3 buf_handle_6(D)->buffer+0 S4 A32])) "../System/buf.c":87:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130]) [3 buf_handle_6(D)->buffer+0 S4 A32])
        (nil)))
(insn 91 89 92 12 (set (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:139 buf_handle_6(D)->buffer ] [139])
                (reg:SI 3 r3 [orig:124 _29 ] [124])) [0 *_27+0 S1 A8])
        (reg:QI 14 lr [orig:116 _14 ] [116])) "../System/buf.c":87:40 263 {*arm_movqi_insn}
     (nil))
(debug_insn 92 91 93 12 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(insn 93 92 97 12 (set (reg:SI 3 r3 [orig:141 buf_handle_6(D)->data_size ] [141])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])
        (nil)))
(insn 97 93 94 12 (set (reg:SI 2 r2 [orig:143 buf_handle_6(D)->free_size ] [143])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 94 97 98 12 (set (reg:SI 3 r3 [orig:124 _29 ] [124])
        (plus:SI (reg:SI 3 r3 [orig:141 buf_handle_6(D)->data_size ] [141])
            (const_int 1 [0x1]))) "../System/buf.c":90:24 7 {*arm_addsi3}
     (nil))
(insn 98 94 95 12 (set (reg:SI 2 r2 [142])
        (plus:SI (reg:SI 2 r2 [orig:143 buf_handle_6(D)->free_size ] [143])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":91:24 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (nil)))
(insn 95 98 96 12 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 16 [0x10])) [1 buf_handle_6(D)->data_size+0 S4 A32])
        (reg:SI 3 r3 [orig:124 _29 ] [124])) "../System/buf.c":90:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 96 95 99 12 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(insn 99 96 100 12 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:130 buf_handle ] [130])
                (const_int 20 [0x14])) [1 buf_handle_6(D)->free_size+0 S4 A32])
        (reg:SI 2 r2 [142])) "../System/buf.c":91:24 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 100 99 101 12 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 101 100 102 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 102 101 103 12 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 103 102 104 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 104 103 105 12 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 105 104 106 12 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 106 105 107 12 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 107 106 108 12 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 108 107 109 12 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 109 108 110 12 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 110 109 111 12 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 111 110 112 12 (var_location:SI i (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127])
            (debug_expr:SI D#23))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 112 111 114 12 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(insn 114 112 115 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:114 _4 ] [114])
            (reg:SI 1 r1 [orig:127 ivtmp.26 ] [127]))) "../System/buf.c":111:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 159 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 113)
            (pc))) "../System/buf.c":111:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 1014686028 (nil))
 -> 113)
(note 159 115 160 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(jump_insn 160 159 161 13 (set (pc)
        (label_ref 116)) 284 {*arm_jump}
     (nil)
 -> 116)
(barrier 161 160 137)
(code_label 137 161 136 14 24 (nil) [1 uses])
(note 136 137 7 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 7 136 162 14 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 3 [0x3])) "../System/buf.c":106:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 3 [0x3])
        (nil)))
(jump_insn 162 7 163 14 (set (pc)
        (label_ref 120)) 284 {*arm_jump}
     (nil)
 -> 120)
(barrier 163 162 141)
(code_label 141 163 140 15 25 (nil) [1 uses])
(note 140 141 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 140 120 15 (set (reg:SI 0 r0 [orig:129 <retval> ] [129])
        (const_int 1 [0x1])) "../System/buf.c":64:10 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 120 9 121 16 17 (nil) [2 uses])
(note 121 120 122 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 122 121 123 16 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 123 122 124 16 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 124 123 125 16 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 125 124 126 16 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 126 125 127 16 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 127 126 128 16 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 128 127 134 16 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(insn 134 128 164 16 (use (reg/i:SI 0 r0)) "../System/buf.c":124:1 -1
     (nil))
(note 164 134 165 NOTE_INSN_DELETED)
(note 165 164 0 NOTE_INSN_DELETED)

;; Function BUF_get_byte (BUF_get_byte, funcdef_no=4, decl_uid=5712, cgraph_uid=5, symbol_order=4)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 11:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 13:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 17:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 16:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 20:  (0) Uu  (1) l {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 22:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 26:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 30:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Removing equiv init insn 34 (freq=782)
   34: r137:SI=[r126:SI+0x4]
      REG_EQUIV [r126:SI+0x4]
deleting insn with uid = 34.
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 23:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 27:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 31:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 24:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 28:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 32:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 137 in operand 1 of insn 35 on equiv [r126:SI+0x4]
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 35:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=143, assigning class GENERAL_REGS to r143
   35: cc:CC=cmp(r123:SI,r143:SI)
      REG_DEAD r137:SI
      REG_DEAD r123:SI
    Inserting insn reload before:
   66: r143:SI=[r126:SI+0x4]

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
          alt=5,overall=4,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=6,overall=5,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=11,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 66:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r143 for output r143:SI, change to class LO_REGS for r143
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 39:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 40:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 5:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3 4
EBB 5
EBB 6
EBB 7

********** Pseudo live ranges #1: **********

  BB 7
   Insn 48: point = 0, n_alt = -1
   Insn 47: point = 0, n_alt = -2
  BB 5
   Insn 62: point = 2, n_alt = -1
   Insn 5: point = 2, n_alt = 1
  BB 6
   Insn 7: point = 3, n_alt = 1
  BB 4
   Insn 60: point = 4, n_alt = -1
   Insn 6: point = 4, n_alt = -2
   Insn 40: point = 6, n_alt = 7
   Insn 39: point = 7, n_alt = 1
  BB 3
   Insn 36: point = 9, n_alt = -1
   Insn 35: point = 9, n_alt = 1
   Insn 66: point = 10, n_alt = 5
   Insn 32: point = 11, n_alt = 7
   Insn 28: point = 11, n_alt = 7
   Insn 24: point = 12, n_alt = 7
   Insn 31: point = 13, n_alt = 2
   Insn 27: point = 15, n_alt = 2
   Insn 23: point = 17, n_alt = 4
   Insn 30: point = 19, n_alt = 5
   Insn 26: point = 20, n_alt = 5
   Insn 22: point = 21, n_alt = 5
   Insn 20: point = 22, n_alt = 6
   Insn 18: point = 23, n_alt = 1
   Insn 16: point = 25, n_alt = 5
   Insn 17: point = 26, n_alt = 5
  BB 2
   Insn 13: point = 28, n_alt = 0
   Insn 3: point = 29, n_alt = -2
   Insn 11: point = 31, n_alt = 5
   Insn 59: point = 32, n_alt = -2
   Insn 2: point = 33, n_alt = -2
   Insn 58: point = 35, n_alt = -2
 r117: [22..23]
 r123: [9..13]
 r125: [0..4]
 r126: [6..33]
 r127: [22..29]
 r128: [28..31]
 r129: [24..25]
 r130: [24..26]
 r132: [12..17]
 r133: [18..21]
 r134: [11..15]
 r135: [16..20]
 r136: [14..19]
 r138: [5..7]
 r140: [34..35]
 r141: [30..32]
 r143: [9..10]
Compressing live ranges: from 36 to 24 - 66%
Ranges after the compression:
 r117: [14..15]
 r123: [4..7]
 r125: [0..1]
 r126: [2..21]
 r127: [14..19]
 r128: [18..21]
 r129: [16..17]
 r130: [16..17]
 r132: [6..11]
 r133: [12..13]
 r134: [6..9]
 r135: [10..13]
 r136: [8..13]
 r138: [2..3]
 r140: [22..23]
 r141: [20..21]
 r143: [4..5]

********** Assignment #1: **********

	 Assigning to 143 (cl=LO_REGS, orig=143, freq=1564, tfirst=143, tfreq=1564)...
	   Assign 2 to reload r143 (freq=1564)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 18
changing reg in insn 31
changing reg in insn 35
changing reg in insn 32
changing reg in insn 6
changing reg in insn 7
changing reg in insn 5
changing reg in insn 47
changing reg in insn 2
changing reg in insn 40
changing reg in insn 32
changing reg in insn 30
changing reg in insn 28
changing reg in insn 26
changing reg in insn 24
changing reg in insn 22
changing reg in insn 17
changing reg in insn 16
changing reg in insn 11
changing reg in insn 30
changing reg in insn 26
changing reg in insn 22
changing reg in insn 16
changing reg in insn 17
changing reg in insn 11
changing reg in insn 3
changing reg in insn 20
changing reg in insn 11
changing reg in insn 13
changing reg in insn 16
changing reg in insn 18
changing reg in insn 17
changing reg in insn 18
changing reg in insn 23
changing reg in insn 24
changing reg in insn 22
changing reg in insn 23
changing reg in insn 27
changing reg in insn 28
changing reg in insn 26
changing reg in insn 27
changing reg in insn 30
changing reg in insn 31
changing reg in insn 39
changing reg in insn 6
changing reg in insn 40
changing reg in insn 58
changing reg in insn 2
changing reg in insn 59
changing reg in insn 3
deleting insn with uid = 58.
deleting insn with uid = 2.
deleting insn with uid = 59.
deleting insn with uid = 3.
deleting insn with uid = 47.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)


BUF_get_byte

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={4d,13u,6e} r1={3d,3u} r2={5d,4u} r3={7d,8u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,1u} 
;;    total ref usage 81{39d,36u,6e} in 33{33 regular + 0 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
(note 8 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 8 12 2 NOTE_INSN_FUNCTION_BEG)
(note 12 4 10 2 NOTE_INSN_DELETED)
(debug_insn 10 12 11 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 11 10 13 2 (set (reg:SI 3 r3 [orig:128 buf_handle_16(D)->data_size ] [128])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":136:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (nil)))
(jump_insn 13 11 14 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [orig:128 buf_handle_16(D)->data_size ] [128])
                        (const_int 0 [0]))
                    (label_ref:SI 53)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 233216732 (nil))
 -> 53)
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 15 14 17 3 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(insn 17 15 16 3 (set (reg:SI 3 r3 [orig:130 buf_handle_16(D)->front ] [130])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (nil)))
(insn 16 17 18 3 (set (reg/f:SI 2 r2 [orig:129 buf_handle_16(D)->buffer ] [129])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126]) [3 buf_handle_16(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126]) [3 buf_handle_16(D)->buffer+0 S4 A32])
        (nil)))
(insn 18 16 20 3 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:129 buf_handle_16(D)->buffer ] [129])
                    (reg:SI 3 r3 [orig:130 buf_handle_16(D)->front ] [130])) [0 *_4+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 20 18 21 3 (set (mem:QI (reg/v/f:SI 1 r1 [orig:127 data ] [127]) [0 *data_17(D)+0 S1 A8])
        (reg:QI 3 r3 [orig:117 _5 ] [117])) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (nil))
(debug_insn 21 20 22 3 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(insn 22 21 26 3 (set (reg:SI 1 r1 [orig:133 buf_handle_16(D)->data_size ] [133])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (nil)))
(insn 26 22 30 3 (set (reg:SI 2 r2 [orig:135 buf_handle_16(D)->free_size ] [135])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])
        (nil)))
(insn 30 26 34 3 (set (reg:SI 3 r3 [orig:136 buf_handle_16(D)->front ] [136])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (nil)))
(note 34 30 23 3 NOTE_INSN_DELETED)
(insn 23 34 27 3 (set (reg:SI 1 r1 [132])
        (plus:SI (reg:SI 1 r1 [orig:133 buf_handle_16(D)->data_size ] [133])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (nil))
(insn 27 23 31 3 (set (reg:SI 2 r2 [134])
        (plus:SI (reg:SI 2 r2 [orig:135 buf_handle_16(D)->free_size ] [135])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (nil))
(insn 31 27 24 3 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 3 r3 [orig:136 buf_handle_16(D)->front ] [136])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (nil))
(insn 24 31 25 3 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 16 [0x10])) [1 buf_handle_16(D)->data_size+0 S4 A32])
        (reg:SI 1 r1 [132])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 28 3 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(insn 28 25 29 3 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 20 [0x14])) [1 buf_handle_16(D)->free_size+0 S4 A32])
        (reg:SI 2 r2 [134])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 32 3 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(insn 32 29 33 3 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 66 3 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 66 33 35 3 (set (reg:SI 2 r2 [143])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 4 [0x4])) [1 buf_handle_16(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 35 66 36 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:123 _11 ] [123])
            (reg:SI 2 r2 [143]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 3 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 57)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 57)
(note 37 36 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 4 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(insn 39 38 40 4 (set (reg:SI 3 r3 [138])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 40 39 6 4 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:126 buf_handle ] [126])
                (const_int 12 [0xc])) [1 buf_handle_16(D)->front+0 S4 A32])
        (reg:SI 3 r3 [138])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 40 60 4 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (reg:SI 3 r3 [138])) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 60 6 61 4 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 61 60 53)
(code_label 53 61 52 5 36 (nil) [1 uses])
(note 52 53 5 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 5 52 62 5 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 2 [0x2])
        (nil)))
(jump_insn 62 5 63 5 (set (pc)
        (label_ref 41)) 284 {*arm_jump}
     (nil)
 -> 41)
(barrier 63 62 57)
(code_label 57 63 56 6 37 (nil) [1 uses])
(note 56 57 7 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 7 56 41 6 (set (reg:SI 0 r0 [orig:125 <retval> ] [125])
        (const_int 0 [0])) "../System/buf.c":158:9 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 41 7 42 7 35 (nil) [2 uses])
(note 42 41 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 48 42 64 7 (use (reg/i:SI 0 r0)) "../System/buf.c":160:1 -1
     (nil))
(note 64 48 65 NOTE_INSN_DELETED)
(note 65 64 0 NOTE_INSN_DELETED)

;; Function BUF_get_bytes (BUF_get_bytes, funcdef_no=5, decl_uid=5716, cgraph_uid=6, symbol_order=5)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 15:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 18:  (0) r  (1) r {*arm_cmpsi_insn}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 24:  (0) l {*thumb2_cbnz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 36:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 42:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 46:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 56:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 48:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 52:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Removing equiv init insn 60 (freq=739)
   60: r140:SI=[r131:SI+0x4]
      REG_EQUIV [r131:SI+0x4]
deleting insn with uid = 60.
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 49:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 57:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 53:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 58:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 50:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 54:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 140 in operand 1 of insn 61 on equiv [r131:SI+0x4]
            alt=0: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=2,overall=9,losers=1,rld_nregs=1
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
	 Choosing alt 1 in insn 61:  (0) r  (1) r {*arm_cmpsi_insn}
      Creating newreg=151, assigning class GENERAL_REGS to r151
   61: cc:CC=cmp(r129:SI,r151:SI)
      REG_DEAD r140:SI
    Inserting insn reload before:
  144: r151:SI=[r131:SI+0x4]

            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=610,losers=1,rld_nregs=1
            0 Non pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Super set class reg: reject-=3
            0 Non input pseudo reload: reject++
          alt=5,overall=4,losers=1,rld_nregs=1
            0 Super set class reg: reject-=3
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=6,overall=5,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=10,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=9,overall=8,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=11,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=11,overall=8,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non input pseudo reload: reject++
            alt=12,overall=8,losers=1 -- refuse
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
	 Choosing alt 5 in insn 144:  (0) l  (1) mi {*thumb2_movsi_vfp}
	 Reuse r151 for output r151:SI, change to class LO_REGS for r151
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 66:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 125:  (0) r  (1) I {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 81:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 7:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 4 in insn 104:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 103:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Matching alt: reject+=2
          alt=0,overall=8,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=1
            0 Non input pseudo reload: reject++
            1 Matching alt: reject+=2
            alt=2,overall=15,losers=2 -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
            alt=0,overall=6,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=1,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=2,overall=7,losers=1 -- refuse
            0 Non input pseudo reload: reject++
            alt=3,overall=7,losers=1 -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 106:  (0) r  (1) rk  (2) rI {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 65:  (0) r  (1) I {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5
EBB 6 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13

********** Pseudo live ranges #1: **********

  BB 13
   Insn 112: point = 0, n_alt = -1
   Insn 111: point = 0, n_alt = -2
  BB 11
   Insn 138: point = 2, n_alt = -1
   Insn 9: point = 2, n_alt = 1
  BB 4
   Insn 131: point = 3, n_alt = -1
   Insn 8: point = 3, n_alt = 1
  BB 9
   Insn 134: point = 4, n_alt = -1
  BB 8
   Insn 82: point = 4, n_alt = -1
   Insn 81: point = 4, n_alt = 1
  BB 7
   Insn 125: point = 5, n_alt = 1
   Insn 66: point = 6, n_alt = 7
  BB 6
   Insn 62: point = 7, n_alt = -1
   Insn 61: point = 7, n_alt = 1
   Insn 144: point = 8, n_alt = 5
   Insn 54: point = 9, n_alt = 7
   Insn 50: point = 10, n_alt = 7
   Insn 58: point = 10, n_alt = 7
   Insn 53: point = 10, n_alt = 2
   Insn 57: point = 12, n_alt = 2
   Insn 49: point = 14, n_alt = 4
   Insn 52: point = 16, n_alt = 5
   Insn 48: point = 17, n_alt = 5
   Insn 56: point = 18, n_alt = 5
   Insn 46: point = 19, n_alt = 8
   Insn 43: point = 21, n_alt = 1
   Insn 42: point = 23, n_alt = 5
  BB 12
   Insn 140: point = 25, n_alt = -1
   Insn 65: point = 25, n_alt = 1
   Insn 106: point = 26, n_alt = 4
   Insn 103: point = 28, n_alt = 5
   Insn 104: point = 29, n_alt = 4
  BB 5
   Insn 36: point = 32, n_alt = 0
  BB 3
   Insn 24: point = 34, n_alt = 0
  BB 10
   Insn 136: point = 35, n_alt = -1
   Insn 7: point = 35, n_alt = 1
  BB 2
   Insn 19: point = 36, n_alt = -1
   Insn 18: point = 36, n_alt = 1
   Insn 3: point = 37, n_alt = -2
   Insn 129: point = 39, n_alt = -2
   Insn 15: point = 40, n_alt = 5
   Insn 128: point = 41, n_alt = -2
   Insn 2: point = 42, n_alt = -2
   Insn 127: point = 44, n_alt = -2
 r113: [32..33] [4..26]
 r114: [36..40] [34..34] [27..31]
 r117: [20..21]
 r119: [32..33] [4..14]
 r127: [32..33] [4..29]
 r129: [32..33] [22..28] [7..12] [4..5]
 r130: [35..35] [0..3]
 r131: [36..42] [4..34]
 r132: [36..37] [34..34] [30..31]
 r134: [22..23]
 r136: [15..17]
 r137: [9..10]
 r138: [11..16]
 r139: [13..18]
 r144: [32..33] [4..25]
 r147: [43..44]
 r148: [38..41]
 r149: [36..39]
 r151: [7..8]
Compressing live ranges: from 45 to 32 - 71%
Ranges after the compression:
 r113: [22..23] [2..17]
 r114: [26..29] [24..24] [18..21]
 r117: [14..15]
 r119: [22..23] [2..11]
 r127: [22..23] [2..19]
 r129: [22..23] [16..19] [2..9]
 r130: [25..25] [0..1]
 r131: [26..29] [2..24]
 r132: [26..27] [24..24] [20..21]
 r134: [16..17]
 r136: [12..13]
 r137: [6..7]
 r138: [8..13]
 r139: [10..13]
 r144: [22..23] [2..17]
 r147: [30..31]
 r148: [28..29]
 r149: [26..29]
 r151: [4..5]

********** Assignment #1: **********

	 Assigning to 151 (cl=LO_REGS, orig=151, freq=1478, tfirst=151, tfreq=1478)...
	   Assign 4 to reload r151 (freq=1478)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=8, prev_offset=8)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=8, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 106
changing reg in insn 81
changing reg in insn 15
changing reg in insn 24
changing reg in insn 18
changing reg in insn 106
changing reg in insn 16
changing reg in insn 43
changing reg in insn 49
changing reg in insn 36
changing reg in insn 50
changing reg in insn 46
changing reg in insn 104
changing reg in insn 46
changing reg in insn 106
changing reg in insn 77
changing reg in insn 38
changing reg in insn 81
changing reg in insn 40
changing reg in insn 32
changing reg in insn 125
changing reg in insn 103
changing reg in insn 57
changing reg in insn 61
changing reg in insn 58
changing reg in insn 43
changing reg in insn 9
changing reg in insn 7
changing reg in insn 8
changing reg in insn 111
changing reg in insn 2
changing reg in insn 66
changing reg in insn 103
changing reg in insn 99
changing reg in insn 58
changing reg in insn 56
changing reg in insn 54
changing reg in insn 52
changing reg in insn 50
changing reg in insn 48
changing reg in insn 42
changing reg in insn 39
changing reg in insn 15
changing reg in insn 53
changing reg in insn 52
changing reg in insn 48
changing reg in insn 56
changing reg in insn 42
changing reg in insn 3
changing reg in insn 104
changing reg in insn 42
changing reg in insn 43
changing reg in insn 48
changing reg in insn 49
changing reg in insn 53
changing reg in insn 54
changing reg in insn 52
changing reg in insn 53
changing reg in insn 56
changing reg in insn 57
changing reg in insn 65
changing reg in insn 66
changing reg in insn 127
changing reg in insn 2
changing reg in insn 128
changing reg in insn 3
changing reg in insn 129
changing reg in insn 18
deleting insn with uid = 127.
deleting insn with uid = 2.
deleting insn with uid = 128.
deleting insn with uid = 129.
deleting insn with uid = 3.
deleting insn with uid = 111.


try_optimize_cfg iteration 1

Forwarding edge 8->9 to 4 failed.
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 18 (  1.3)
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 18 count 18 (  1.3)


BUF_get_bytes

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 12 [ip] 100 [cc]
;;  ref usage 	r0={4d,15u,5e} r1={3d,9u} r2={4d,5u} r3={6d,5u} r4={4d,7u} r5={1d,1u} r12={1d,1u} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={5d,3u} 
;;    total ref usage 110{46d,59u,5e} in 79{79 regular + 0 call} insns.
(note 1 0 10 NOTE_INSN_DELETED)
(note 10 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 4 10 5 2 NOTE_INSN_DELETED)
(note 5 4 120 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 120 5 12 2 (var_location:SI D#25 (reg:SI 1 r1 [ data ])) -1
     (nil))
(debug_insn 12 120 13 2 (debug_marker) "../System/buf.c":166:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/buf.c":167:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":170:2 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":170:16 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 16 15 17 2 (var_location:SI buf_data_size (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])) "../System/buf.c":170:16 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/buf.c":171:2 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
            (reg:SI 2 r2 [149]))) "../System/buf.c":171:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 115)
            (pc))) "../System/buf.c":171:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 233216732 (nil))
 -> 115)
(note 20 19 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(note 23 20 21 3 NOTE_INSN_DELETED)
(debug_insn 21 23 22 3 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 22 21 24 3 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(jump_insn 24 22 83 3 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114])
                        (const_int 0 [0]))
                    (label_ref 95)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":174:3 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 1014686028 (nil))
 -> 95)
(code_label 83 24 25 4 43 (nil) [1 uses])
(note 25 83 8 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 8 25 131 4 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 0 [0])) "../System/buf.c":185:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(jump_insn 131 8 132 4 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 132 131 80)
(code_label 80 132 28 5 42 (nil) [1 uses])
(note 28 80 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 35 28 36 5 NOTE_INSN_DELETED)
(jump_insn 36 35 107 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [orig:119 _20 ] [119])
                        (const_int 0 [0]))
                    (label_ref:SI 119)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../System/buf.c":136:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 315265956 (nil))
 -> 119)
(code_label 107 36 37 6 44 (nil) [1 uses])
(note 37 107 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 29 37 30 6 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 30 29 38 6 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 38 30 39 6 (var_location:SI i (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 39 38 40 6 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 40 39 41 6 (var_location:SI data (plus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 41 40 64 6 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 64 41 73 6 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 73 64 74 6 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 74 73 75 6 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 75 74 76 6 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 76 75 42 6 (debug_marker) "../System/buf.c":174:33 -1
     (nil))
(insn 42 76 43 6 (set (reg/f:SI 2 r2 [orig:134 buf_handle_8(D)->buffer ] [134])
        (mem/f:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131]) [3 buf_handle_8(D)->buffer+0 S4 A32])) "../System/buf.c":142:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/f:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131]) [3 buf_handle_8(D)->buffer+0 S4 A32])
        (nil)))
(insn 43 42 46 6 (set (reg:SI 3 r3 [orig:117 _18 ] [117])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 2 r2 [orig:134 buf_handle_8(D)->buffer ] [134])
                    (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])) [0 *_17+0 S1 A8]))) "../System/buf.c":142:28 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 46 43 32 6 (set (mem:QI (pre_inc:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])) [0 MEM[base: _32, offset: 0B]+0 S1 A8])
        (reg:QI 3 r3 [orig:117 _18 ] [117])) "../System/buf.c":142:8 263 {*arm_movqi_insn}
     (expr_list:REG_INC (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (nil)))
(debug_insn 32 46 33 6 (var_location:SI data (plus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (const_int 1 [0x1]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 33 32 34 6 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 34 33 47 6 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 47 34 77 6 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 77 47 78 6 (var_location:SI D#24 (plus:SI (minus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (debug_expr:SI D#25))
        (const_int 1 [0x1]))) -1
     (nil))
(debug_insn 78 77 79 6 (var_location:SI i (debug_expr:SI D#24)) -1
     (nil))
(debug_insn 79 78 56 6 (debug_marker) "../System/buf.c":174:16 -1
     (nil))
(insn 56 79 48 6 (set (reg:SI 3 r3 [orig:139 buf_handle_8(D)->front ] [139])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (nil)))
(insn 48 56 52 6 (set (reg:SI 2 r2 [orig:136 buf_handle_8(D)->data_size ] [136])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])
        (nil)))
(insn 52 48 60 6 (set (reg:SI 4 r4 [orig:138 buf_handle_8(D)->free_size ] [138])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (nil)))
(note 60 52 49 6 NOTE_INSN_DELETED)
(insn 49 60 57 6 (set (reg:SI 2 r2 [orig:119 _20 ] [119])
        (plus:SI (reg:SI 2 r2 [orig:136 buf_handle_8(D)->data_size ] [136])
            (const_int -1 [0xffffffffffffffff]))) "../System/buf.c":145:23 7 {*arm_addsi3}
     (nil))
(insn 57 49 53 6 (set (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
        (plus:SI (reg:SI 3 r3 [orig:139 buf_handle_8(D)->front ] [139])
            (const_int 1 [0x1]))) "../System/buf.c":151:19 7 {*arm_addsi3}
     (nil))
(insn 53 57 58 6 (set (reg:SI 4 r4 [137])
        (plus:SI (reg:SI 4 r4 [orig:138 buf_handle_8(D)->free_size ] [138])
            (const_int 1 [0x1]))) "../System/buf.c":146:23 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (nil)))
(insn 58 53 50 6 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])) "../System/buf.c":151:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 50 58 51 6 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 16 [0x10])) [1 buf_handle_8(D)->data_size+0 S4 A32])
        (reg:SI 2 r2 [orig:119 _20 ] [119])) "../System/buf.c":145:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 54 6 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(insn 54 51 55 6 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 20 [0x14])) [1 buf_handle_8(D)->free_size+0 S4 A32])
        (reg:SI 4 r4 [137])) "../System/buf.c":146:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 59 6 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 59 55 144 6 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(insn 144 59 61 6 (set (reg:SI 4 r4 [151])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 4 [0x4])) [1 buf_handle_8(D)->length+0 S4 A32])) "../System/buf.c":153:5 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 144 62 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
            (reg:SI 4 r4 [151]))) "../System/buf.c":153:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 62 61 63 6 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../System/buf.c":153:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 71)
(note 63 62 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 66 63 67 7 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])
        (reg:SI 5 r5 [144])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 68 7 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 68 67 69 7 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 69 68 70 7 (var_location:QI rtnr_code (const_int 0 [0])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 70 69 125 7 (debug_marker) "../System/buf.c":180:4 -1
     (nil))
(insn 125 70 71 7 (set (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 71 125 72 8 41 (nil) [1 uses])
(note 72 71 81 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 81 72 82 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 12 ip [orig:113 _3 ] [113])
            (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127]))) "../System/buf.c":174:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 82 81 133 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 80)
            (pc))) "../System/buf.c":174:3 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 1014686028 (nil))
 -> 80)
(note 133 82 134 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(jump_insn 134 133 135 9 (set (pc)
        (label_ref 83)) 284 {*arm_jump}
     (nil)
 -> 83)
(barrier 135 134 115)
(code_label 115 135 114 10 45 (nil) [1 uses])
(note 114 115 7 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 7 114 136 10 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 4 [0x4])) "../System/buf.c":190:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(jump_insn 136 7 137 10 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 137 136 119)
(code_label 119 137 118 11 46 (nil) [1 uses])
(note 118 119 9 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 9 118 89 11 (set (reg:SI 0 r0 [orig:130 <retval> ] [130])
        (const_int 2 [0x2])) "../System/buf.c":138:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 89 9 90 11 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 90 89 91 11 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 91 90 138 11 (var_location:QI rtnr_code (clobber (const_int 0 [0]))) "../System/buf.c":177:16 -1
     (nil))
(jump_insn 138 91 139 11 (set (pc)
        (label_ref 130)) 284 {*arm_jump}
     (nil)
 -> 130)
(barrier 139 138 95)
(code_label 95 139 96 12 40 (nil) [1 uses])
(note 96 95 97 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 12 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 98 97 99 12 (debug_marker) "../System/buf.c":177:4 -1
     (nil))
(debug_insn 99 98 100 12 (var_location:SI buf_handle (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 100 99 101 12 (var_location:SI data (debug_expr:SI D#25)) "../System/buf.c":177:16 -1
     (nil))
(debug_insn 101 100 102 12 (debug_marker:BLK) "../System/buf.c":133:18 -1
     (nil))
(debug_insn 102 101 104 12 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(insn 104 102 103 12 (set (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
        (plus:SI (reg/v/f:SI 1 r1 [orig:132 data ] [132])
            (const_int -1 [0xffffffffffffffff]))) 7 {*arm_addsi3}
     (nil))
(insn 103 104 106 12 (set (reg:SI 3 r3 [orig:129 prephitmp_42 ] [129])
        (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:131 buf_handle ] [131])
                (const_int 12 [0xc])) [1 buf_handle_8(D)->front+0 S4 A32])) "../System/buf.c":142:39 728 {*thumb2_movsi_vfp}
     (nil))
(insn 106 103 65 12 (set (reg:SI 12 ip [orig:113 _3 ] [113])
        (plus:SI (reg:SI 1 r1 [orig:127 ivtmp.40 ] [127])
            (reg/v:SI 4 r4 [orig:114 buf_data_size ] [114]))) 7 {*arm_addsi3}
     (nil))
(insn 65 106 140 12 (set (reg:SI 5 r5 [144])
        (const_int 0 [0])) "../System/buf.c":155:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(jump_insn 140 65 141 12 (set (pc)
        (label_ref 107)) 284 {*arm_jump}
     (nil)
 -> 107)
(barrier 141 140 130)
(code_label 130 141 113 13 47 (nil) [3 uses])
(note 113 130 112 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 112 113 142 13 (use (reg/i:SI 0 r0)) "../System/buf.c":193:1 -1
     (nil))
(note 142 112 143 NOTE_INSN_DELETED)
(note 143 142 0 NOTE_INSN_DELETED)

;; Function BUF_get_data_size (BUF_get_data_size, funcdef_no=6, decl_uid=5718, cgraph_uid=7, symbol_order=6)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 12:  (0) l  (1) mi {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 13: point = 0, n_alt = -1
   Insn 12: point = 0, n_alt = 5
   Insn 15: point = 1, n_alt = -2
 r117: [0..1]
Compressing live ranges: from 2 to 2 - 100%
Ranges after the compression:
 r117: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 15
changing reg in insn 12
deleting insn with uid = 15.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


BUF_get_data_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 28{23d,5u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 12 2 (debug_marker) "../System/buf.c":200:2 -1
     (nil))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 0 r0 [117])
                (const_int 16 [0x10])) [1 buf_handle_2(D)->data_size+0 S4 A32])) "../System/buf.c":201:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 16 2 (use (reg/i:SI 0 r0)) "../System/buf.c":201:1 -1
     (nil))
(note 16 13 17 NOTE_INSN_DELETED)
(note 17 16 0 NOTE_INSN_DELETED)

;; Function BUF_get_free_size (BUF_get_free_size, funcdef_no=7, decl_uid=5720, cgraph_uid=8, symbol_order=7)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 12:  (0) l  (1) mi {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********

  BB 2
   Insn 13: point = 0, n_alt = -1
   Insn 12: point = 0, n_alt = 5
   Insn 15: point = 1, n_alt = -2
 r117: [0..1]
Compressing live ranges: from 2 to 2 - 100%
Ranges after the compression:
 r117: [0..1]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 15
changing reg in insn 12
deleting insn with uid = 15.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


BUF_get_free_size

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 28{23d,5u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)
(note 7 3 6 2 NOTE_INSN_DELETED)
(debug_insn 6 7 12 2 (debug_marker) "../System/buf.c":207:2 -1
     (nil))
(insn 12 6 13 2 (set (reg/i:SI 0 r0)
        (mem:SI (plus:SI (reg:SI 0 r0 [117])
                (const_int 20 [0x14])) [1 buf_handle_2(D)->free_size+0 S4 A32])) "../System/buf.c":208:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 16 2 (use (reg/i:SI 0 r0)) "../System/buf.c":208:1 -1
     (nil))
(note 16 13 17 NOTE_INSN_DELETED)
(note 17 16 0 NOTE_INSN_DELETED)

;; Function BUF_demo (BUF_demo, funcdef_no=8, decl_uid=5722, cgraph_uid=9, symbol_order=8)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


BUF_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 24{22d,2u,0e} in 285{285 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/buf.c":224:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker) "../System/buf.c":226:2 -1
     (nil))
(debug_insn 7 6 8 2 (var_location:QI data (const_int 0 [0])) "../System/buf.c":226:10 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../System/buf.c":227:2 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../System/buf.c":228:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI buffer_ptr (debug_implicit_ptr:SI test_buffer)) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI buf_length (const_int 4 [0x4])) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/buf.c":36:2 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/buf.c":37:2 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":41:2 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 25 24 26 2 (var_location:SI buffer_ptr (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI buf_length (clobber (const_int 0 [0]))) "../System/buf.c":230:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:QI data (const_int 1 [0x1])) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 31 30 32 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 32 31 33 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 33 32 34 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 34 33 35 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:QI data (const_int 1 [0x1])) -1
     (nil))
(debug_insn 36 35 37 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 37 36 38 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 39 38 40 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 41 40 42 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 42 41 43 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 43 42 44 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":233:2 -1
     (nil))
(debug_insn 44 43 45 2 (debug_marker) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:QI data (const_int 2 [0x2])) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 49 48 50 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 52 51 53 2 (var_location:QI data (const_int 2 [0x2])) -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 54 53 55 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 55 54 56 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 56 55 57 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 57 56 58 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 58 57 59 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 59 58 60 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":234:2 -1
     (nil))
(debug_insn 61 60 62 2 (debug_marker) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 63 62 64 2 (var_location:QI data (const_int 3 [0x3])) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 64 63 65 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 65 64 66 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 66 65 67 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 67 66 68 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 69 68 70 2 (var_location:QI data (const_int 3 [0x3])) -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 73 72 74 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 74 73 75 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 75 74 76 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 76 75 77 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":235:2 -1
     (nil))
(debug_insn 78 77 79 2 (debug_marker) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 79 78 80 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 80 79 81 2 (var_location:QI data (const_int 4 [0x4])) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 81 80 82 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 82 81 83 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 83 82 84 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 84 83 85 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 85 84 86 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 86 85 87 2 (var_location:QI data (const_int 4 [0x4])) -1
     (nil))
(debug_insn 87 86 88 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 88 87 89 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 89 88 90 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 90 89 91 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 91 90 92 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 92 91 93 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 93 92 94 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 94 93 95 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":236:2 -1
     (nil))
(debug_insn 95 94 96 2 (debug_marker) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 97 96 98 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 99 98 100 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 100 99 101 2 (var_location:SI D#19 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 101 100 102 2 (var_location:SI D#18 (debug_expr:SI D#19)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 102 101 103 2 (var_location:QI D#17 (mem:QI (debug_expr:SI D#18) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 103 102 104 2 (var_location:QI data (debug_expr:QI D#17)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 104 103 105 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 105 104 106 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 106 105 107 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 107 106 108 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 108 107 109 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 109 108 110 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":239:2 -1
     (nil))
(debug_insn 110 109 111 2 (debug_marker) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 111 110 112 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 112 111 113 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 113 112 114 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 114 113 115 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 115 114 116 2 (var_location:SI D#16 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 116 115 117 2 (var_location:SI D#15 (plus:SI (debug_expr:SI D#16)
        (const_int 1 [0x1]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 117 116 118 2 (var_location:QI D#14 (mem:QI (debug_expr:SI D#15) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 118 117 119 2 (var_location:QI data (debug_expr:QI D#14)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 119 118 120 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 120 119 121 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 121 120 122 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 122 121 123 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 123 122 124 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 124 123 125 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":240:2 -1
     (nil))
(debug_insn 125 124 126 2 (debug_marker) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 126 125 127 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 127 126 128 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 128 127 129 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 129 128 130 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 130 129 131 2 (var_location:SI D#13 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 131 130 132 2 (var_location:SI D#12 (plus:SI (debug_expr:SI D#13)
        (const_int 2 [0x2]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 132 131 133 2 (var_location:QI D#11 (mem:QI (debug_expr:SI D#12) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 133 132 134 2 (var_location:QI data (debug_expr:QI D#11)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 134 133 135 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 135 134 136 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 136 135 137 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 137 136 138 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 138 137 139 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 139 138 140 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":241:2 -1
     (nil))
(debug_insn 140 139 141 2 (debug_marker) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 141 140 142 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 142 141 143 2 (var_location:QI data (const_int 5 [0x5])) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 143 142 144 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 144 143 145 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 145 144 146 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 146 145 147 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 147 146 148 2 (debug_marker) "../System/buf.c":81:5 -1
     (nil))
(debug_insn 148 147 149 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 149 148 150 2 (var_location:QI data (const_int 5 [0x5])) -1
     (nil))
(debug_insn 150 149 151 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 151 150 152 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 152 151 153 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 153 152 154 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 154 153 155 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 155 154 156 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 156 155 157 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 157 156 158 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":243:2 -1
     (nil))
(debug_insn 158 157 159 2 (debug_marker) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 159 158 160 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 160 159 161 2 (var_location:QI data (const_int 6 [0x6])) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 161 160 162 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 162 161 163 2 (debug_marker) "../System/buf.c":69:3 -1
     (nil))
(debug_insn 163 162 164 2 (debug_marker) "../System/buf.c":77:4 -1
     (nil))
(debug_insn 164 163 165 2 (debug_marker) "../System/buf.c":79:4 -1
     (nil))
(debug_insn 165 164 166 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 166 165 167 2 (var_location:QI data (const_int 6 [0x6])) -1
     (nil))
(debug_insn 167 166 168 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 168 167 169 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 169 168 170 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 170 169 171 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 171 170 172 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 172 171 173 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 174 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 174 173 175 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":244:2 -1
     (nil))
(debug_insn 175 174 176 2 (debug_marker) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 176 175 177 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 177 176 178 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 178 177 179 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 179 178 180 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 180 179 181 2 (var_location:SI D#10 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 181 180 182 2 (var_location:SI D#9 (plus:SI (debug_expr:SI D#10)
        (const_int 3 [0x3]))) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 182 181 183 2 (var_location:QI D#8 (mem:QI (debug_expr:SI D#9) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 183 182 184 2 (var_location:QI data (debug_expr:QI D#8)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 184 183 185 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 185 184 186 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 186 185 187 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 187 186 188 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 188 187 189 2 (debug_marker) "../System/buf.c":155:3 -1
     (nil))
(debug_insn 189 188 190 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 190 189 191 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":246:2 -1
     (nil))
(debug_insn 191 190 192 2 (debug_marker) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 192 191 193 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 193 192 194 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 194 193 195 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 195 194 196 2 (debug_marker) "../System/buf.c":142:2 -1
     (nil))
(debug_insn 196 195 197 2 (var_location:SI D#7 (clobber (const_int 0 [0]))) "../System/buf.c":142:20 -1
     (nil))
(debug_insn 197 196 198 2 (var_location:SI D#6 (debug_expr:SI D#7)) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 198 197 199 2 (var_location:QI D#5 (mem:QI (debug_expr:SI D#6) [0 +0 S1 A8])) "../System/buf.c":142:28 -1
     (nil))
(debug_insn 199 198 200 2 (var_location:QI data (debug_expr:QI D#5)) "../System/buf.c":142:8 -1
     (nil))
(debug_insn 200 199 201 2 (debug_marker) "../System/buf.c":145:2 -1
     (nil))
(debug_insn 201 200 202 2 (debug_marker) "../System/buf.c":146:2 -1
     (nil))
(debug_insn 202 201 203 2 (debug_marker) "../System/buf.c":151:2 -1
     (nil))
(debug_insn 203 202 204 2 (debug_marker) "../System/buf.c":153:2 -1
     (nil))
(debug_insn 204 203 205 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 205 204 206 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":247:2 -1
     (nil))
(debug_insn 206 205 207 2 (debug_marker) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 207 206 208 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 208 207 209 2 (var_location:SI data (debug_implicit_ptr:SI data)) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 209 208 210 2 (debug_marker) "../System/buf.c":136:2 -1
     (nil))
(debug_insn 210 209 211 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 211 210 212 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":248:2 -1
     (nil))
(debug_insn 212 211 213 2 (debug_marker) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 213 212 214 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 214 213 215 2 (debug_marker) "../System/buf.c":47:2 -1
     (nil))
(debug_insn 215 214 216 2 (debug_marker) "../System/buf.c":48:2 -1
     (nil))
(debug_insn 216 215 217 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) "../System/buf.c":48:19 -1
     (nil))
(debug_insn 217 216 218 2 (debug_marker) "../System/buf.c":49:2 -1
     (nil))
(debug_insn 218 217 219 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) "../System/buf.c":49:24 -1
     (nil))
(debug_insn 219 218 220 2 (debug_marker) "../System/buf.c":50:2 -1
     (nil))
(debug_insn 220 219 221 2 (debug_marker) "../System/buf.c":52:2 -1
     (nil))
(debug_insn 221 220 222 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":252:2 -1
     (nil))
(debug_insn 222 221 223 2 (debug_marker) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 223 222 224 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 224 223 225 2 (var_location:SI data (debug_implicit_ptr:SI test_string)) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 225 224 226 2 (var_location:SI size (const_int 4 [0x4])) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 226 225 227 2 (debug_marker) "../System/buf.c":101:2 -1
     (nil))
(debug_insn 227 226 228 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":101:19 -1
     (nil))
(debug_insn 228 227 229 2 (debug_marker) "../System/buf.c":104:2 -1
     (nil))
(debug_insn 229 228 230 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 230 229 231 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 231 230 232 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 232 231 233 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 233 232 234 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 234 233 235 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 235 234 236 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 236 235 237 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 237 236 238 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 238 237 239 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 239 238 240 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 240 239 241 2 (debug_marker) "../System/buf.c":114:4 -1
     (nil))
(debug_insn 241 240 242 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 242 241 243 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 243 242 244 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 244 243 245 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 245 244 246 2 (debug_marker) "../System/buf.c":62:2 -1
     (nil))
(debug_insn 246 245 247 2 (var_location:SI test_buf_handle$data_size (const_int 0 [0])) -1
     (nil))
(debug_insn 247 246 248 2 (var_location:SI test_buf_handle$rear (const_int 0 [0])) -1
     (nil))
(debug_insn 248 247 249 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 249 248 250 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 250 249 251 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 251 250 252 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 252 251 253 2 (var_location:SI D#27 (debug_implicit_ptr:SI test_string)) "../System/buf.c":114:47 -1
     (nil))
(debug_insn 253 252 254 2 (var_location:QI D#26 (mem:QI (debug_expr:SI D#27) [0 +0 S1 A8])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 254 253 255 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 255 254 256 2 (var_location:QI data (debug_expr:QI D#26)) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 256 255 257 2 (debug_marker) "../System/buf.c":71:4 -1
     (nil))
(debug_insn 257 256 258 2 (debug_marker) "../System/buf.c":72:4 -1
     (nil))
(debug_insn 258 257 259 2 (var_location:SI test_buf_handle$rear (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 259 258 260 2 (var_location:SI buf_handle (debug_implicit_ptr:SI test_buf_handle)) -1
     (nil))
(debug_insn 260 259 261 2 (var_location:QI data (debug_expr:QI D#26)) -1
     (nil))
(debug_insn 261 260 262 2 (debug_marker) "../System/buf.c":87:3 -1
     (nil))
(debug_insn 262 261 263 2 (debug_marker) "../System/buf.c":90:3 -1
     (nil))
(debug_insn 263 262 264 2 (var_location:SI test_buf_handle$data_size (debug_expr:SI D#28)) "../System/buf.c":90:24 -1
     (nil))
(debug_insn 264 263 265 2 (debug_marker) "../System/buf.c":91:3 -1
     (nil))
(debug_insn 265 264 266 2 (debug_marker) "../System/buf.c":93:3 -1
     (nil))
(debug_insn 266 265 267 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 267 266 268 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 268 267 269 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 269 268 270 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 270 269 271 2 (var_location:QI rtrn_code (const_int 0 [0])) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 271 270 272 2 (debug_marker) "../System/buf.c":117:4 -1
     (nil))
(debug_insn 272 271 273 2 (debug_marker) "../System/buf.c":111:29 -1
     (nil))
(debug_insn 273 272 274 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 275 274 276 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 276 275 277 2 (var_location:SI i (debug_expr:SI D#28)) -1
     (nil))
(debug_insn 277 276 278 2 (debug_marker) "../System/buf.c":111:21 -1
     (nil))
(debug_insn 278 277 279 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 279 278 280 2 (var_location:QI data (clobber (const_int 0 [0]))) "../System/buf.c":114:16 -1
     (nil))
(debug_insn 280 279 281 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 281 280 282 2 (var_location:SI data (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 282 281 283 2 (var_location:SI size (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 283 282 284 2 (var_location:QI rtrn_code (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 284 283 285 2 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 285 284 286 2 (var_location:SI buf_handle (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 286 285 287 2 (var_location:SI data (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 287 286 288 2 (var_location:SI size (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 288 287 289 2 (var_location:SI i (clobber (const_int 0 [0]))) "../System/buf.c":254:2 -1
     (nil))
(debug_insn 289 288 292 2 (var_location:QI data (clobber (const_int 0 [0]))) -1
     (nil))
(note 292 289 293 NOTE_INSN_DELETED)
(note 293 292 0 NOTE_INSN_DELETED)
