library ieee;
use iee.std_logic_1164.all;

entity p7986 is
port (inst:in std_logic_vector(18 downto 0)
		pinout:out std_logic_vector(7 downto 0)
);
end p7986;

architecture behavior of p7986 is
begin



end behavior;