--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4352 paths analyzed, 424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.017ns.
--------------------------------------------------------------------------------
Slack:                  13.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.895ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.A1      net (fanout=19)       1.052   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_15_rstpot
                                                       M_delay_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (1.621ns logic, 4.274ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  13.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.C2      net (fanout=19)       1.043   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_17_rstpot
                                                       M_delay_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (1.621ns logic, 4.265ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  14.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.B1      net (fanout=19)       0.999   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_12_rstpot
                                                       M_delay_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.621ns logic, 4.221ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_entry_count_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.850ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.681 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_entry_count_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X14Y49.C4      net (fanout=4)        0.842   detect/bm/char<2>2
    SLICE_X14Y49.C       Tilo                  0.235   _n0200
                                                       detect/bm/char<3>4
    SLICE_X8Y54.B6       net (fanout=8)        1.345   M_detect_somechar[2]
    SLICE_X8Y54.B        Tilo                  0.254   M_entry_count_q[2]
                                                       _n0248_inv_SW1
    SLICE_X9Y54.C3       net (fanout=4)        0.968   N41
    SLICE_X9Y54.CLK      Tas                   0.373   M_entry_count_q[4]
                                                       M_entry_count_q_4_rstpot
                                                       M_entry_count_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (1.651ns logic, 4.199ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  14.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.C3      net (fanout=19)       0.836   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_13_rstpot
                                                       M_delay_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (1.621ns logic, 4.058ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.654ns (Levels of Logic = 4)
  Clock Path Skew:      -0.089ns (0.598 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y44.C2      net (fanout=19)       0.811   _n0248_inv11
    SLICE_X15Y44.CLK     Tas                   0.373   M_delay_q[10]
                                                       M_delay_q_9_rstpot
                                                       M_delay_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.654ns (1.621ns logic, 4.033ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.D4      net (fanout=19)       0.803   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_18_rstpot
                                                       M_delay_q_18
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (1.621ns logic, 4.025ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y56.A3       net (fanout=9)        3.579   M_reset_cond_out
    SLICE_X9Y56.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_04
    SLICE_X8Y60.SR       net (fanout=5)        0.980   seg/ctr/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X8Y60.CLK      Tsrck                 0.461   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      5.755ns (1.196ns logic, 4.559ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  14.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y56.A3       net (fanout=9)        3.579   M_reset_cond_out
    SLICE_X9Y56.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_04
    SLICE_X8Y60.SR       net (fanout=5)        0.980   seg/ctr/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X8Y60.CLK      Tsrck                 0.450   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.744ns (1.185ns logic, 4.559ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  14.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.777 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y56.A3       net (fanout=9)        3.579   M_reset_cond_out
    SLICE_X9Y56.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_04
    SLICE_X8Y60.SR       net (fanout=5)        0.980   seg/ctr/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X8Y60.CLK      Tsrck                 0.428   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.163ns logic, 4.559ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  14.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.D4      net (fanout=19)       0.754   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_14_rstpot
                                                       M_delay_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.621ns logic, 3.976ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_delay_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_delay_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X14Y49.C4      net (fanout=4)        0.842   detect/bm/char<2>2
    SLICE_X14Y49.C       Tilo                  0.235   _n0200
                                                       detect/bm/char<3>4
    SLICE_X15Y42.B4      net (fanout=8)        1.003   M_detect_somechar[2]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.A1      net (fanout=19)       1.052   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_15_rstpot
                                                       M_delay_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.656ns logic, 3.941ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_3 (FF)
  Destination:          M_entry_count_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.676ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.681 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_3 to M_entry_count_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.DQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_3
    SLICE_X12Y51.B3      net (fanout=10)       0.929   M_button_col_cycler_q_3
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X14Y49.C4      net (fanout=4)        0.842   detect/bm/char<2>2
    SLICE_X14Y49.C       Tilo                  0.235   _n0200
                                                       detect/bm/char<3>4
    SLICE_X8Y54.B6       net (fanout=8)        1.345   M_detect_somechar[2]
    SLICE_X8Y54.B        Tilo                  0.254   M_entry_count_q[2]
                                                       _n0248_inv_SW1
    SLICE_X9Y54.C3       net (fanout=4)        0.968   N41
    SLICE_X9Y54.CLK      Tas                   0.373   M_entry_count_q[4]
                                                       M_entry_count_q_4_rstpot
                                                       M_entry_count_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.676ns (1.592ns logic, 4.084ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  14.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.588ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.596 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y43.B1      net (fanout=19)       0.745   _n0248_inv11
    SLICE_X15Y43.CLK     Tas                   0.373   M_delay_q[6]
                                                       M_delay_q_4_rstpot
                                                       M_delay_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.588ns (1.621ns logic, 3.967ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_delay_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.588ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_delay_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X14Y49.C4      net (fanout=4)        0.842   detect/bm/char<2>2
    SLICE_X14Y49.C       Tilo                  0.235   _n0200
                                                       detect/bm/char<3>4
    SLICE_X15Y42.B4      net (fanout=8)        1.003   M_detect_somechar[2]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.C2      net (fanout=19)       1.043   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_17_rstpot
                                                       M_delay_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.588ns (1.656ns logic, 3.932ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  14.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.593 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X14Y49.D4      net (fanout=7)        0.946   M_detect_somechar[4]
    SLICE_X14Y49.D       Tilo                  0.235   _n0200
                                                       _n02001
    SLICE_X15Y42.D3      net (fanout=19)       1.304   _n0200
    SLICE_X15Y42.CLK     Tas                   0.373   M_delay_q[2]
                                                       M_delay_q_2_rstpot
                                                       M_delay_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.597ns logic, 3.977ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_delay_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_delay_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X14Y49.C4      net (fanout=4)        0.842   detect/bm/char<2>2
    SLICE_X14Y49.C       Tilo                  0.235   _n0200
                                                       detect/bm/char<3>4
    SLICE_X15Y42.B4      net (fanout=8)        1.003   M_detect_somechar[2]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.B1      net (fanout=19)       0.999   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_12_rstpot
                                                       M_delay_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (1.656ns logic, 3.888ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_2 (FF)
  Destination:          M_delay_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.531ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_2 to M_delay_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_2
    SLICE_X14Y51.A4      net (fanout=14)       0.756   M_button_col_cycler_q_2
    SLICE_X14Y51.A       Tilo                  0.235   detect/bm/N28
                                                       detect/bm/char<3>21_SW0
    SLICE_X12Y51.A4      net (fanout=1)        0.631   detect/bm/N28
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.A1      net (fanout=19)       1.052   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_15_rstpot
                                                       M_delay_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (1.597ns logic, 3.934ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_delay_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.527ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_delay_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X12Y51.A5      net (fanout=4)        0.261   detect/bm/char<2>2
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.A1      net (fanout=19)       1.052   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_15_rstpot
                                                       M_delay_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.527ns (1.675ns logic, 3.852ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_2 (FF)
  Destination:          M_delay_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.522ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_2 to M_delay_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_2
    SLICE_X14Y51.A4      net (fanout=14)       0.756   M_button_col_cycler_q_2
    SLICE_X14Y51.A       Tilo                  0.235   detect/bm/N28
                                                       detect/bm/char<3>21_SW0
    SLICE_X12Y51.A4      net (fanout=1)        0.631   detect/bm/N28
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.C2      net (fanout=19)       1.043   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_17_rstpot
                                                       M_delay_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.522ns (1.597ns logic, 3.925ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  14.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_delay_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_delay_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X12Y51.A5      net (fanout=4)        0.261   detect/bm/char<2>2
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.C2      net (fanout=19)       1.043   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_17_rstpot
                                                       M_delay_q_17
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (1.675ns logic, 3.843ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  14.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (0.596 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X14Y49.D4      net (fanout=7)        0.946   M_detect_somechar[4]
    SLICE_X14Y49.D       Tilo                  0.235   _n0200
                                                       _n02001
    SLICE_X15Y43.C1      net (fanout=19)       1.236   _n0200
    SLICE_X15Y43.CLK     Tas                   0.373   M_delay_q[6]
                                                       M_delay_q_5_rstpot
                                                       M_delay_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (1.597ns logic, 3.909ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.094ns (0.593 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X14Y49.D4      net (fanout=7)        0.946   M_detect_somechar[4]
    SLICE_X14Y49.D       Tilo                  0.235   _n0200
                                                       _n02001
    SLICE_X15Y42.C4      net (fanout=19)       1.233   _n0200
    SLICE_X15Y42.CLK     Tas                   0.373   M_delay_q[2]
                                                       M_delay_q_1_rstpot
                                                       M_delay_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.503ns (1.597ns logic, 3.906ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_2 (FF)
  Destination:          M_entry_count_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.681 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_2 to M_entry_count_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_2
    SLICE_X12Y51.B4      net (fanout=14)       0.835   M_button_col_cycler_q_2
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X14Y49.C4      net (fanout=4)        0.842   detect/bm/char<2>2
    SLICE_X14Y49.C       Tilo                  0.235   _n0200
                                                       detect/bm/char<3>4
    SLICE_X8Y54.B6       net (fanout=8)        1.345   M_detect_somechar[2]
    SLICE_X8Y54.B        Tilo                  0.254   M_entry_count_q[2]
                                                       _n0248_inv_SW1
    SLICE_X9Y54.C3       net (fanout=4)        0.968   N41
    SLICE_X9Y54.CLK      Tas                   0.373   M_entry_count_q[4]
                                                       M_entry_count_q_4_rstpot
                                                       M_entry_count_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (1.592ns logic, 3.990ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  14.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.499ns (Levels of Logic = 4)
  Clock Path Skew:      -0.087ns (0.600 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y46.B6      net (fanout=19)       0.656   _n0248_inv11
    SLICE_X15Y46.CLK     Tas                   0.373   M_delay_q[18]
                                                       M_delay_q_16_rstpot
                                                       M_delay_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (1.621ns logic, 3.878ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  14.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_2 (FF)
  Destination:          M_delay_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_2 to M_delay_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_2
    SLICE_X14Y51.A4      net (fanout=14)       0.756   M_button_col_cycler_q_2
    SLICE_X14Y51.A       Tilo                  0.235   detect/bm/N28
                                                       detect/bm/char<3>21_SW0
    SLICE_X12Y51.A4      net (fanout=1)        0.631   detect/bm/N28
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.B1      net (fanout=19)       0.999   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_12_rstpot
                                                       M_delay_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.597ns logic, 3.881ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_1 (FF)
  Destination:          M_delay_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.474ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_1 to M_delay_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.CMUX    Tshcko                0.535   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_1
    SLICE_X12Y51.B2      net (fanout=9)        1.044   M_button_col_cycler_q_1
    SLICE_X12Y51.B       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<2>21
    SLICE_X12Y51.A5      net (fanout=4)        0.261   detect/bm/char<2>2
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.B1      net (fanout=19)       0.999   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_12_rstpot
                                                       M_delay_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.474ns (1.675ns logic, 3.799ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  14.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               detect/M_button_col_cycler_q_0 (FF)
  Destination:          M_delay_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.599 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: detect/M_button_col_cycler_q_0 to M_delay_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.AQ      Tcko                  0.476   M_button_col_cycler_q_3
                                                       detect/M_button_col_cycler_q_0
    SLICE_X13Y48.A1      net (fanout=13)       1.186   M_button_col_cycler_q_0
    SLICE_X13Y48.A       Tilo                  0.259   detect/bm/N16
                                                       detect/bm/char<1>_SW0
    SLICE_X12Y51.A6      net (fanout=1)        0.541   detect/bm/N16
    SLICE_X12Y51.A       Tilo                  0.254   detect/bm/char<2>2
                                                       detect/bm/char<1>
    SLICE_X15Y42.B1      net (fanout=7)        1.495   M_detect_somechar[4]
    SLICE_X15Y42.B       Tilo                  0.259   M_delay_q[2]
                                                       _n0248_inv11
    SLICE_X15Y45.A6      net (fanout=19)       0.621   _n0248_inv11
    SLICE_X15Y45.CLK     Tas                   0.373   M_delay_q[14]
                                                       M_delay_q_11_rstpot
                                                       M_delay_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.621ns logic, 3.843ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  14.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.775 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y56.A3       net (fanout=9)        3.579   M_reset_cond_out
    SLICE_X9Y56.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_04
    SLICE_X8Y59.SR       net (fanout=5)        0.796   seg/ctr/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X8Y59.CLK      Tsrck                 0.470   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.205ns logic, 4.375ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  14.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.775 - 0.743)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y29.AQ      Tcko                  0.476   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y56.A3       net (fanout=9)        3.579   M_reset_cond_out
    SLICE_X9Y56.A        Tilo                  0.259   seg/ctr/GND_7_o_GND_7_o_equal_2_o_03
                                                       seg/ctr/GND_7_o_GND_7_o_equal_2_o_04
    SLICE_X8Y59.SR       net (fanout=5)        0.796   seg/ctr/GND_7_o_GND_7_o_equal_2_o_0
    SLICE_X8Y59.CLK      Tsrck                 0.461   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.196ns logic, 4.375ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram5/CLK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram2/CLK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram3/CLK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram1/CLK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.743ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/Mram_ram4/CLK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X8Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_18/CLK
  Logical resource: seg/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X8Y60.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_entry_count_q[2]/CLK
  Logical resource: M_entry_count_q_0/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_entry_count_q[2]/CLK
  Logical resource: M_entry_count_q_1/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_entry_count_q[2]/CLK
  Logical resource: M_entry_count_q_2/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/read_data_4/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_question_read_data[3]/CLK
  Logical resource: question/read_data_1/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.017|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4352 paths, 0 nets, and 456 connections

Design statistics:
   Minimum period:   6.017ns{1}   (Maximum frequency: 166.196MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 17:29:57 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



