<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>j-marjanovic.io</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ERVP02</spirit:name>
  <spirit:version>0.3</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLOCK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLOCK.ASSOCIATED_BUSIF">CTRL</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CTRL</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="CTRL"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_B_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_R_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_B_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AW_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AW_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AW_bits_prot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_W_bits_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_R_bits_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AR_bits_prot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_R_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AR_bits_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AW_bits_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AR_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_W_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_W_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_AR_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_W_bits_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_B_bits</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ctrl_R_bits_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CTRL.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CTRL.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>uart_SOUT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>uart_SIN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>CTRL</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">32768</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ERVP02</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2e6dd2ef</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ERVP02</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1ec0b20c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16db29f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_SIN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart_SOUT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AW_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AW_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AW_bits_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AW_bits_prot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_W_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_W_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_W_bits_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_W_bits_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_B_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_B_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_B_bits</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AR_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AR_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AR_bits_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">19</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_AR_bits_prot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_R_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_R_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_R_bits_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ctrl_R_bits_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xdc/bram_attr.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>xdc/ervp02_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/DualPortRam.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ERVP02.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7b58e682</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/DualPortRam.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ERVP02.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ERVP02_v0_3.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>logo/ERVP_logo.png</spirit:name>
        <spirit:userFileType>LOGO</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>RISC-V Processor</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ERVP02_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ERVP-02</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>j-marjanovic.io:user:ERVP02:0.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>j-marjanovic.io:user:ERVP02:0.2</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-07-29T06:40:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cdc297c_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394b88d8_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac70cf1_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7311a2b3_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb4321d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42fe6dc7_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3deda2d4_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cd1c36_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dbfc54d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a02765d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7501a328_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f2c42a_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3303e118_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6651b10d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3666e5_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e588c9e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698231e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491c9895_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ce1451_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bd1a79_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae50f36_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@486f8538_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574e9ef6_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f71eaf7_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f553f93_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a572e3_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62755abd_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba8f33e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50bcc30_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e70571c_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701af46c_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35972904_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6285b866_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dadc171_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0b6b6c_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31be622d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea4e281_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d9906e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc8466e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a17f30_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28cc3c0b_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ef2ded_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23129433_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b5b5ef_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5441ffd3_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8de659_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b95875_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6d63e2_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5efff431_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd026d1_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67360c0e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd0d137_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db5377a_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c71cae_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66690d41_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac537a9_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d935ed6_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566f3a01_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431d3a2b_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315d421f_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763be648_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fbd73_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7dc6a0_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e3bbfa_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8534ca_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2881e469_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b773d72_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d939895_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66be5920_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a86176_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddc1cec_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417fee45_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f4128d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d66b7c5_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5224cf38_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf61934_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5336377e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12509f7c_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699a94d7_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15441207_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3037ac1a_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bdbf93_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c65fa7a_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72713d27_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ff3730_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd15ce3_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dff4e2d_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee3055b_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee79be6_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9361b3_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150a2dff_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238abeaa_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@921c66e_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42531d2c_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b38cd86_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c33d65_ARCHIVE_LOCATION">/home/jan/RISCV/jans-riscv-playground/implementations/impl-02/output/ervp02</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="091cd938"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="b49cf5ec"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8b57a8c3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="fc908c82"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="845e59b5"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
