0.6
2019.2
Nov  6 2019
21:42:20
/auto/fsb/ryan9801/ECEN_323/include/riscv_alu_constants.sv,1673996864,verilog,,,,,,,,,,,,
/auto/fsb/ryan9801/ECEN_323/lab02/proj_alu/proj_alu.sim/sim_2/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/auto/fsb/ryan9801/ECEN_323/lab02/proj_alu/proj_alu.srcs/sources_1/new/alu.sv,1673999816,systemVerilog,/auto/fsb/ryan9801/ECEN_323/lab02/tb_alu.sv,/auto/fsb/ryan9801/ECEN_323/lab02/tb_alu.sv,/auto/fsb/ryan9801/ECEN_323/include/riscv_alu_constants.sv,$unit_alu_sv;alu,,,../../../../../../include,,,,,
/auto/fsb/ryan9801/ECEN_323/lab02/tb_alu.sv,1673994431,systemVerilog,,,,tb_alu,,,../../../../../../include,,,,,
