{
  "module_name": "ge2d-regs.h",
  "hash_id": "64d8ab41d17528d769dc87fa7bd13fabafa7fc532b7a00a3e2e8c79de179de72",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/amlogic/meson-ge2d/ge2d-regs.h",
  "human_readable_source": " \n \n\n#ifndef __GE2D_REGS__\n#define __GE2D_REGS__\n\n \n#define GE2D_REG(x) ((0x8a0 + (x)) * 4)\n\n#define GE2D_GEN_CTRL0 GE2D_REG(0x00)\n\n#define GE2D_DST_BYTEMASK_ONLY\t\tBIT(31)\n#define GE2D_DST_BITMASK_EN\t\tBIT(30)\n#define GE2D_SRC2_KEY_EN\t\tBIT(29)\n#define GE2D_SRC2_KEY_MODE\t\tBIT(28)\n#define GE2D_SRC1_KEY_EN\t\tBIT(27)\n#define GE2D_SRC1_KEY_MODE\t\tBIT(26)\n#define GE2D_DST1_8B_MODE_SEL\t\tGENMASK(25, 24)\n#define GE2D_DST_CLIP_MODE\t\tBIT(23)\n#define GE2D_SRC2_8B_MODE_SEL\t\tGENMASK(16, 15)\n#define GE2D_SRC2_FILL_MODE\t\tBIT(14)\n#define GE2D_SRC2_PIC_STRUCT\t\tGENMASK(13, 12)\n#define GE2D_SRC2_X_YC_RATIO\t\tBIT(11)\n#define GE2D_SRC1_8B_MODE_SEL\t\tGENMASK(6, 5)\n#define GE2D_SRC1_FILL_MODE\t\tBIT(4)\n#define GE2D_SRC1_LUT_EN\t\tBIT(3)\n#define GE2D_SRC1_PIC_STRUCT\t\tGENMASK(2, 1)\n\n#define GE2D_GEN_CTRL1 GE2D_REG(0x01)\n\n#define GE2D_SOFT_RST\t\t\tBIT(31)\n#define GE2D_DST_WRITE_RESP_CNT_RST\tBIT(30)\n#define GE2D_DST_WRITE_RESP_CNT_ADD_DIS\tBIT(29)\n#define GE2D_COLOR_CONVERSION_MODE1\tBIT(26)\n#define GE2D_INTERRUPT_CTRL\t\tGENMASK(25, 24)\n#define GE2D_SRC2_BURST_SIZE_CTRL\tGENMASK(23, 22)\n#define GE2D_SRC1_BURST_SIZE_CTRL\tGENMASK(21, 16)\n#define GE2D_DST1_PIC_STRUCT\t\tGENMASK(15, 14)\n#define GE2D_SRC_RD_CTRL\t\tGENMASK(13, 12)\n#define GE2D_DST2_URGENT_EN\t\tBIT(11)\n#define GE2D_SRC1_URGENT_EN\t\tBIT(10)\n#define GE2D_SRC2_URGENT_EN\t\tBIT(9)\n#define GE2D_DST1_URGENT_EN\t\tBIT(8)\n#define GE2D_SRC1_GB_ALPHA\t\tGENMASK(7, 0)\n\n#define GE2D_GEN_CTRL2 GE2D_REG(0x02)\n\n#define GE2D_ALPHA_CONVERSION_MODE0\tBIT(31)\n#define GE2D_COLOR_CONVERSION_MODE0\tBIT(30)\n#define GE2D_SRC1_GB_ALPHA_EN\t\tBIT(29)\n#define GE2D_DST1_COLOR_ROUND_MODE\tBIT(28)\n#define GE2D_SRC2_COLOR_EXPAND_MODE\tBIT(27)\n#define GE2D_SRC2_ALPHA_EXPAND_MODE\tBIT(26)\n#define GE2D_SRC1_COLOR_EXPAND_MODE\tBIT(25)\n#define GE2D_SRC1_ALPHA_EXPAND_MODE\tBIT(24)\n#define GE2D_DST_LITTLE_ENDIAN\t\tBIT(23)\n#define GE2D_DST1_COLOR_MAP\t\tGENMASK(22, 19)\n#define GE2D_ALU_MULT_MODE\t\tBIT(18)\n#define GE2D_DST1_FORMAT\t\tGENMASK(17, 16)\n#define GE2D_SRC2_LITTLE_ENDIAN\t\tBIT(15)\n#define GE2D_SRC2_COLOR_MAP\t\tGENMASK(14, 11)\n#define GE2D_ALPHA_CONVERSION_MODE1\tBIT(10)\n#define GE2D_SRC2_FORMAT\t\tGENMASK(9, 8)\n#define GE2D_SRC1_LITTLE_ENDIAN\t\tBIT(7)\n#define GE2D_SRC1_COLOR_MAP\t\tGENMASK(6, 3)\n#define GE2D_SRC1_DEEPCOLOR\t\tBIT(2)\n#define GE2D_SRC1_FORMAT\t\tGENMASK(1, 0)\n\n#define GE2D_FORMAT_8BIT\t0\n#define GE2D_FORMAT_16BIT\t1\n#define GE2D_FORMAT_24BIT\t2\n#define GE2D_FORMAT_32BIT\t3\n\n \n#define GE2D_COLOR_MAP_YUV422\t\t0\n#define GE2D_COLOR_MAP_RGB655\t\t1\n#define GE2D_COLOR_MAP_YUV655\t\t1\n#define GE2D_COLOR_MAP_RGB844\t\t2\n#define GE2D_COLOR_MAP_YUV844\t\t2\n#define GE2D_COLOR_MAP_RGBA6442\t\t3\n#define GE2D_COLOR_MAP_YUVA6442\t\t3\n#define GE2D_COLOR_MAP_RGBA4444\t\t4\n#define GE2D_COLOR_MAP_YUVA4444\t\t4\n#define GE2D_COLOR_MAP_RGB565\t\t5\n#define GE2D_COLOR_MAP_YUV565\t\t5\n#define GE2D_COLOR_MAP_ARGB4444\t\t6\n#define GE2D_COLOR_MAP_AYUV4444\t\t6\n#define GE2D_COLOR_MAP_ARGB1555\t\t7\n#define GE2D_COLOR_MAP_AYUV1555\t\t7\n#define GE2D_COLOR_MAP_RGBA4642\t\t8\n#define GE2D_COLOR_MAP_YUVA4642\t\t8\n\n \n#define GE2D_COLOR_MAP_RGB888\t\t0\n#define GE2D_COLOR_MAP_YUV444\t\t0\n#define GE2D_COLOR_MAP_RGBA5658\t\t1\n#define GE2D_COLOR_MAP_YUVA5658\t\t1\n#define GE2D_COLOR_MAP_ARGB8565\t\t2\n#define GE2D_COLOR_MAP_AYUV8565\t\t2\n#define GE2D_COLOR_MAP_RGBA6666\t\t3\n#define GE2D_COLOR_MAP_YUVA6666\t\t3\n#define GE2D_COLOR_MAP_ARGB6666\t\t4\n#define GE2D_COLOR_MAP_AYUV6666\t\t4\n#define GE2D_COLOR_MAP_BGR888\t\t5\n#define GE2D_COLOR_MAP_VUY888\t\t5\n\n \n#define GE2D_COLOR_MAP_RGBA8888\t\t0\n#define GE2D_COLOR_MAP_YUVA8888\t\t0\n#define GE2D_COLOR_MAP_ARGB8888\t\t1\n#define GE2D_COLOR_MAP_AYUV8888\t\t1\n#define GE2D_COLOR_MAP_ABGR8888\t\t2\n#define GE2D_COLOR_MAP_AVUY8888\t\t2\n#define GE2D_COLOR_MAP_BGRA8888\t\t3\n#define GE2D_COLOR_MAP_VUYA8888\t\t3\n\n#define GE2D_CMD_CTRL GE2D_REG(0x03)\n\n#define GE2D_SRC2_FILL_COLOR_EN\t\tBIT(9)\n#define GE2D_SRC1_FILL_COLOR_EN\t\tBIT(8)\n#define GE2D_DST_XY_SWAP\t\tBIT(7)\n#define GE2D_DST_X_REV\t\t\tBIT(6)\n#define GE2D_DST_Y_REV\t\t\tBIT(5)\n#define GE2D_SRC2_X_REV\t\t\tBIT(4)\n#define GE2D_SRC2_Y_REV\t\t\tBIT(3)\n#define GE2D_SRC1_X_REV\t\t\tBIT(2)\n#define GE2D_SRC1_Y_REV\t\t\tBIT(1)\n#define GE2D_CBUS_CMD_WR\t\tBIT(0)\n\n#define GE2D_STATUS0 GE2D_REG(0x04)\n\n#define GE2D_DST_WRITE_RSP_CNT\t\tGENMASK(28, 17)\n#define GE2D_DP_STATUS\t\t\tGENMASK(16, 7)\n#define GE2D_R1CMD_RDY\t\t\tBIT(6)\n#define GE2D_R2CMD_RDY\t\t\tBIT(5)\n#define GE2D_PDPCMD_VALID\t\tBIT(4)\n#define GE2D_DPCMD_RDY\t\t\tBIT(3)\n#define GE2D_BUF_CMD_VALID\t\tBIT(2)\n#define GE2D_CURR_CMD_VALID\t\tBIT(1)\n#define GE2D_GE2D_BUSY\t\t\tBIT(0)\n\n#define GE2D_STATUS1 GE2D_REG(0x05)\n\n#define GE2D_WR_DST1_STATUS\t\tGENMASK(29, 16)\n#define GE2D_RD_SRC2_FIFO_EMPTY\t\tBIT(15)\n#define GE2D_RD_SRC2_FIFO_OVERFLOW\tBIT(14)\n#define GE2D_RD_SRC2_STATE_Y\t\tGENMASK(13, 12)\n#define GE2D_RD_SRC2_WIN_ERR\t\tBIT(11)\n#define GE2D_RD_SRC2_CMD_BUSY\t\tBIT(10)\n#define GE2D_RD_SRC1_FIFO_EMPTY\t\tBIT(9)\n#define GE2D_RD_SRC1_FIFO_OVERFLOW\tBIT(8)\n#define GE2D_RD_SRC1_STATE_CR\t\tGENMASK(7, 6)\n#define GE2D_RD_SRC1_STATE_CB\t\tGENMASK(5, 4)\n#define GE2D_RD_SRC1_STATE_Y\t\tGENMASK(3, 2)\n#define GE2D_RD_SRC1_WIN_ERR\t\tBIT(1)\n#define GE2D_RD_SRC1_CMD_BUSY\t\tBIT(0)\n\n#define GE2D_SRC1_DEF_COLOR GE2D_REG(0x06)\n\n#define GE2D_COLOR_R_Y\t\t\tGENMASK(31, 24)\n#define GE2D_COLOR_B_CB\t\t\tGENMASK(23, 16)\n#define GE2D_COLOR_B_CR\t\t\tGENMASK(15, 8)\n#define GE2D_COLOR_ALPHA\t\tGENMASK(7, 0)\n\n#define GE2D_SRC1_CLIPX_START_END GE2D_REG(0x07)\n\n#define GE2D_START_EXTRA\tBIT(31)  \n#define GE2D_START_EXTRA0\tBIT(30)\t \n#define GE2D_START\t\tGENMASK(28, 16)\n#define GE2D_END_EXTRA\t\tBIT(15)  \n#define GE2D_END_EXTRA0\t\tBIT(14)\t \n#define GE2D_END\t\tGENMASK(12, 0)\n\n#define GE2D_SRC1_CLIPY_START_END GE2D_REG(0x08)\n#define GE2D_SRC1_CANVAS GE2D_REG(0x09)\n\n#define GE2D_SRC1_CANVAS_ADDR\tGENMASK(31, 24)\n\n#define GE2D_SRC1_X_START_END GE2D_REG(0x0a)\n#define GE2D_SRC1_Y_START_END GE2D_REG(0x0b)\n#define GE2D_SRC1_LUT_ADDR GE2D_REG(0x0c)\n\n#define GE2D_LUT_READ\t\tBIT(8)\n#define GE2D_LUT_ADDR\t\tGENMASK(7, 0)\n\n#define GE2D_SRC1_LUT_DAT GE2D_REG(0x0d)\n#define GE2D_SRC1_FMT_CTRL GE2D_REG(0x0e)\n#define GE2D_SRC2_DEF_COLOR GE2D_REG(0x0f)\n#define GE2D_SRC2_CLIPX_START_END GE2D_REG(0x10)\n#define GE2D_SRC2_CLIPY_START_END GE2D_REG(0x11)\n#define GE2D_SRC2_X_START_END GE2D_REG(0x12)\n#define GE2D_SRC2_Y_START_END GE2D_REG(0x13)\n#define GE2D_DST_CLIPX_START_END GE2D_REG(0x14)\n#define GE2D_DST_CLIPY_START_END GE2D_REG(0x15)\n#define GE2D_DST_X_START_END GE2D_REG(0x16)\n#define GE2D_DST_Y_START_END GE2D_REG(0x17)\n#define GE2D_SRC2_DST_CANVAS GE2D_REG(0x18)\n\n#define GE2D_DST2_CANVAS_ADDR\tGENMASK(23, 16)\n#define GE2D_SRC2_CANVAS_ADDR\tGENMASK(15, 8)\n#define GE2D_DST1_CANVAS_ADDR\tGENMASK(7, 0)\n\n#define GE2D_VSC_START_PHASE_STEP GE2D_REG(0x19)\n#define GE2D_VSC_PHASE_SLOPE GE2D_REG(0x1a)\n#define GE2D_VSC_INI_CTRL GE2D_REG(0x1b)\n#define GE2D_HSC_START_PHASE_STEP GE2D_REG(0x1c)\n#define GE2D_HSC_PHASE_SLOPE GE2D_REG(0x1d)\n#define GE2D_HSC_INI_CTRL GE2D_REG(0x1e)\n#define GE2D_HSC_ADV_CTRL GE2D_REG(0x1f)\n#define GE2D_SC_MISC_CTRL GE2D_REG(0x20)\n#define GE2D_VSC_NRND_POINT GE2D_REG(0x21)\n#define GE2D_VSC_NRND_PHASE GE2D_REG(0x22)\n#define GE2D_HSC_NRND_POINT GE2D_REG(0x23)\n#define GE2D_HSC_NRND_PHASE GE2D_REG(0x24)\n#define GE2D_MATRIX_PRE_OFFSET GE2D_REG(0x25)\n#define GE2D_MATRIX_COEF00_01 GE2D_REG(0x26)\n#define GE2D_MATRIX_COEF02_10 GE2D_REG(0x27)\n#define GE2D_MATRIX_COEF11_12 GE2D_REG(0x28)\n#define GE2D_MATRIX_COEF20_21 GE2D_REG(0x29)\n#define GE2D_MATRIX_COEF22_CTRL GE2D_REG(0x2a)\n#define GE2D_MATRIX_OFFSET GE2D_REG(0x2b)\n#define GE2D_ALU_OP_CTRL GE2D_REG(0x2c)\n\n#define GE2D_SRC1_COLOR_MULT_ALPHA_SEL\tGENMASK(26, 25)\n#define GE2D_SRC2_COLOR_MULT_ALPHA_SEL\tBIT(24)\n#define GE2D_ALU_BLEND_MODE\t\tGENMASK(22, 20)\n\n#define OPERATION_ADD           0     \n#define OPERATION_SUB           1     \n#define OPERATION_REVERSE_SUB   2     \n#define OPERATION_MIN           3     \n#define OPERATION_MAX           4     \n#define OPERATION_LOGIC         5\n\n#define GE2D_ALU_SRC_COLOR_BLEND_FACTOR\tGENMASK(19, 16)\n#define GE2D_ALU_DST_COLOR_BLEND_FACTOR\tGENMASK(15, 12)\n\n#define COLOR_FACTOR_ZERO                     0\n#define COLOR_FACTOR_ONE                      1\n#define COLOR_FACTOR_SRC_COLOR                2\n#define COLOR_FACTOR_ONE_MINUS_SRC_COLOR      3\n#define COLOR_FACTOR_DST_COLOR                4\n#define COLOR_FACTOR_ONE_MINUS_DST_COLOR      5\n#define COLOR_FACTOR_SRC_ALPHA                6\n#define COLOR_FACTOR_ONE_MINUS_SRC_ALPHA      7\n#define COLOR_FACTOR_DST_ALPHA                8\n#define COLOR_FACTOR_ONE_MINUS_DST_ALPHA      9\n#define COLOR_FACTOR_CONST_COLOR              10\n#define COLOR_FACTOR_ONE_MINUS_CONST_COLOR    11\n#define COLOR_FACTOR_CONST_ALPHA              12\n#define COLOR_FACTOR_ONE_MINUS_CONST_ALPHA    13\n#define COLOR_FACTOR_SRC_ALPHA_SATURATE       14\n\n#define GE2D_ALU_OPERATION_LOGIC\tGENMASK(15, 12)\n\n#define LOGIC_OPERATION_CLEAR       0\n#define LOGIC_OPERATION_COPY        1\n#define LOGIC_OPERATION_NOOP        2\n#define LOGIC_OPERATION_SET         3\n#define LOGIC_OPERATION_COPY_INVERT 4\n#define LOGIC_OPERATION_INVERT      5\n#define LOGIC_OPERATION_AND_REVERSE 6\n#define LOGIC_OPERATION_OR_REVERSE  7\n#define LOGIC_OPERATION_AND         8\n#define LOGIC_OPERATION_OR          9\n#define LOGIC_OPERATION_NAND        10\n#define LOGIC_OPERATION_NOR         11\n#define LOGIC_OPERATION_XOR         12\n#define LOGIC_OPERATION_EQUIV       13\n#define LOGIC_OPERATION_AND_INVERT  14\n#define LOGIC_OPERATION_OR_INVERT   15\n\n#define GE2D_ALU_ALPHA_BLEND_MODE\tGENMASK(10, 8)\n#define GE2D_ALU_SRC_ALPHA_BLEND_FACTOR\tGENMASK(7, 4)\n#define GE2D_ALU_DST_ALPHA_BLEND_FACTOR\tGENMASK(3, 0)\n\n#define ALPHA_FACTOR_ZERO                     0\n#define ALPHA_FACTOR_ONE                      1\n#define ALPHA_FACTOR_SRC_ALPHA                2\n#define ALPHA_FACTOR_ONE_MINUS_SRC_ALPHA      3\n#define ALPHA_FACTOR_DST_ALPHA                4\n#define ALPHA_FACTOR_ONE_MINUS_DST_ALPHA      5\n#define ALPHA_FACTOR_CONST_ALPHA              6\n#define ALPHA_FACTOR_ONE_MINUS_CONST_ALPHA    7\n\n#define GE2D_ALU_ALPHA_OPERATION_LOGIC\tGENMASK(3, 0)\n\n#define GE2D_ALU_COLOR_OP(__op, __src_factor, __dst_factor) \\\n\t(FIELD_PREP(GE2D_ALU_BLEND_MODE, __op) | \\\n\t FIELD_PREP(GE2D_ALU_SRC_COLOR_BLEND_FACTOR, __src_factor) | \\\n\t FIELD_PREP(GE2D_ALU_DST_COLOR_BLEND_FACTOR, __dst_factor))\n\n#define GE2D_ALU_DO_COLOR_OPERATION_LOGIC(__op, __src_factor) \\\n\tGE2D_ALU_COLOR_OP(OPERATION_LOGIC, __src_factor, __op)\n\n#define GE2D_ALU_ALPHA_OP(__op, __src_factor, __dst_factor) \\\n\t(FIELD_PREP(GE2D_ALU_ALPHA_BLEND_MODE, __op) | \\\n\t FIELD_PREP(GE2D_ALU_SRC_ALPHA_BLEND_FACTOR, __src_factor) | \\\n\t FIELD_PREP(GE2D_ALU_DST_ALPHA_BLEND_FACTOR, __dst_factor))\n\n#define GE2D_ALU_DO_ALPHA_OPERATION_LOGIC(__op, __src_factor) \\\n\tGE2D_ALU_ALPHA_OP(OPERATION_LOGIC, __src_factor, __op)\n\n#define GE2D_ALU_CONST_COLOR GE2D_REG(0x2d)\n#define GE2D_SRC1_KEY GE2D_REG(0x2e)\n#define GE2D_SRC1_KEY_MASK GE2D_REG(0x2f)\n#define GE2D_SRC2_KEY GE2D_REG(0x30)\n#define GE2D_SRC2_KEY_MASK GE2D_REG(0x31)\n#define GE2D_DST_BITMASK GE2D_REG(0x32)\n#define GE2D_DP_ONOFF_CTRL GE2D_REG(0x33)\n#define GE2D_SCALE_COEF_IDX GE2D_REG(0x34)\n#define GE2D_SCALE_COEF GE2D_REG(0x35)\n#define GE2D_SRC_OUTSIDE_ALPHA GE2D_REG(0x36)\n#define GE2D_ANTIFLICK_CTRL0 GE2D_REG(0x38)\n#define GE2D_ANTIFLICK_CTRL1 GE2D_REG(0x39)\n#define GE2D_ANTIFLICK_COLOR_FILT0 GE2D_REG(0x3a)\n#define GE2D_ANTIFLICK_COLOR_FILT1 GE2D_REG(0x3b)\n#define GE2D_ANTIFLICK_COLOR_FILT2 GE2D_REG(0x3c)\n#define GE2D_ANTIFLICK_COLOR_FILT3 GE2D_REG(0x3d)\n#define GE2D_ANTIFLICK_ALPHA_FILT0 GE2D_REG(0x3e)\n#define GE2D_ANTIFLICK_ALPHA_FILT1 GE2D_REG(0x3f)\n#define GE2D_ANTIFLICK_ALPHA_FILT2 GE2D_REG(0x40)\n#define GE2D_ANTIFLICK_ALPHA_FILT3 GE2D_REG(0x41)\n#define GE2D_SRC1_RANGE_MAP_Y_CTRL GE2D_REG(0x43)\n#define GE2D_SRC1_RANGE_MAP_CB_CTRL GE2D_REG(0x44)\n#define GE2D_SRC1_RANGE_MAP_CR_CTRL GE2D_REG(0x45)\n#define GE2D_ARB_BURST_NUM GE2D_REG(0x46)\n#define GE2D_TID_TOKEN GE2D_REG(0x47)\n#define GE2D_GEN_CTRL3 GE2D_REG(0x48)\n\n#define GE2D_DST2_BYTEMASK_VAL\t\tGENMASK(31, 28)\n#define GE2D_DST2_PIC_STRUCT\t\tGENMASK(27, 26)\n#define GE2D_DST2_8B_MODE_SEL\t\tGENMASK(25, 24)\n#define GE2D_DST2_COLOR_MAP\t\tGENMASK(22, 19)\n#define GE2D_DST2_FORMAT\t\tGENMASK(17, 16)\n#define GE2D_DST2_COLOR_ROUND_MODE\tBIT(14)\n#define GE2D_DST2_X_DISCARD_MODE\tGENMASK(13, 12)\n#define GE2D_DST2_Y_DISCARD_MODE\tGENMASK(11, 10)\n#define GE2D_DST2_ENABLE\t\tBIT(8)\n#define GE2D_DST1_X_DISCARD_MODE\tGENMASK(5, 4)\n#define GE2D_DST1_Y_DISCARD_MODE\tGENMASK(3, 2)\n#define GE2D_DST1_ENABLE\t\tBIT(0)\n\n#define GE2D_STATUS2 GE2D_REG(0x49)\n#define GE2D_GEN_CTRL4 GE2D_REG(0x4a)\n#define GE2D_DST1_BADDR_CTRL  GE2D_REG(0x51)\n#define GE2D_DST1_STRIDE_CTRL GE2D_REG(0x52)\n\n#define GE2D_STRIDE_SIZE\tGENMASK(19, 0)\n\n#define GE2D_SRC1_BADDR_CTRL  GE2D_REG(0x53)\n#define GE2D_SRC1_STRIDE_CTRL GE2D_REG(0x54)\n#define GE2D_SRC2_BADDR_CTRL  GE2D_REG(0x55)\n#define GE2D_SRC2_STRIDE_CTRL GE2D_REG(0x56)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}