ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 12, 2022 at 11:42:53 CST
ncverilog
	/home/caid023/Verilog_pratice/HW5/sim/testfixture.v
	/home/caid023/Verilog_pratice/HW5/src/LBP.v
	+incdir+/home/caid023/Verilog_pratice/HW5/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="LBP.fsdb"
Recompiling... reason: file '../sim/testfixture.v' is newer than expected.
	expected: Tue Jul 12 11:42:24 2022
	actual:   Tue Jul 12 11:42:34 2022
file: /home/caid023/Verilog_pratice/HW5/sim/testfixture.v
	module worklib.testfixture:v
		errors: 0, warnings: 0
file: /home/caid023/Verilog_pratice/HW5/src/LBP.v
ncvlog: *W,SPDUSD: Include directory /home/caid023/Verilog_pratice/HW5/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:v <0x0243317b>
			streams:  17, words: 20099
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  3       3
		Registers:               22      22
		Scalar wires:             7       -
		Vectored wires:           4       -
		Always blocks:            4       4
		Initial blocks:          16      16
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LBP.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : Enable +all dumping.
*Verdi* : End of traversing.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

Output pixel: 0 ~           0 are correct!

Output pixel         129 are wrong!
Output pixel         130 are wrong!
Output pixel         131 are wrong!
Output pixel         132 are wrong!
Output pixel         133 are wrong!
Output pixel         134 are wrong!
Output pixel         135 are wrong!
Output pixel         136 are wrong!
Output pixel         137 are wrong!
Output pixel         138 are wrong!
Find the wrong pixel reached a total of more than 10 !, Please check the code .....

Output Pixel: 0 ~        1000 are wrong ! The wrong pixel reached a total of         848 or more ! 

Output Pixel: 0 ~        2000 are wrong ! The wrong pixel reached a total of        1815 or more ! 

Output Pixel: 0 ~        3000 are wrong ! The wrong pixel reached a total of        2768 or more ! 

Output Pixel: 0 ~        4000 are wrong ! The wrong pixel reached a total of        3724 or more ! 

Output Pixel: 0 ~        5000 are wrong ! The wrong pixel reached a total of        4671 or more ! 

Output Pixel: 0 ~        6000 are wrong ! The wrong pixel reached a total of        5632 or more ! 

Output Pixel: 0 ~        7000 are wrong ! The wrong pixel reached a total of        6593 or more ! 

Output Pixel: 0 ~        8000 are wrong ! The wrong pixel reached a total of        7543 or more ! 

Output Pixel: 0 ~        9000 are wrong ! The wrong pixel reached a total of        8499 or more ! 

Output Pixel: 0 ~       10000 are wrong ! The wrong pixel reached a total of        9462 or more ! 

Output Pixel: 0 ~       11000 are wrong ! The wrong pixel reached a total of       10415 or more ! 

Output Pixel: 0 ~       12000 are wrong ! The wrong pixel reached a total of       11366 or more ! 

Output Pixel: 0 ~       13000 are wrong ! The wrong pixel reached a total of       12319 or more ! 

Output Pixel: 0 ~       14000 are wrong ! The wrong pixel reached a total of       13272 or more ! 

Output Pixel: 0 ~       15000 are wrong ! The wrong pixel reached a total of       14231 or more ! 

Output Pixel: 0 ~       16000 are wrong ! The wrong pixel reached a total of       15189 or more ! 

Output Pixel: 0 ~       16383 are wrong ! The wrong pixel reached a total of       15432 or more ! 

-----------------------------------------------------

There are       15432 errors!

-----------------------------------------------------

Simulation complete via $finish(1) at time 144 NS + 0
../sim/testfixture.v:128       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 12, 2022 at 11:42:54 CST  (total: 00:00:01)
