;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	MOV -4, <-20
	JMZ <-724, 102
	CMP @124, 106
	CMP @124, 106
	MOV -4, <-20
	CMP @124, 106
	MOV @-127, 107
	SUB 261, 100
	ADD -1, <-20
	SUB @0, @2
	SUB @121, 103
	SUB @0, @2
	ADD 258, <29
	SUB -207, <-120
	SLT 210, 410
	SUB @0, @2
	SUB @-127, 140
	CMP @-127, 100
	SPL <-127, 100
	SPL <-127, 100
	JMP -207, @-120
	ADD 240, 460
	SUB @0, @2
	SUB @0, @2
	SLT 240, 460
	JMP <0, #2
	MOV -4, <-20
	ADD 210, 20
	SUB @-127, 100
	SUB 12, @10
	SUB @-127, 100
	SPL <-127, 100
	ADD 290, 20
	JMN 0, 0
	SUB @0, @2
	SUB 620, 0
	JMP <121, 102
	ADD 210, 20
	SUB 620, 0
	SPL 0, @-2
	ADD -1, <-20
	MOV -1, <-20
	SUB 261, 100
