#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Mar 10 15:50:35 2025
# Process ID: 45800
# Current directory: D:/Download/SDA/SDA/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/top/xsim_script.tcl}
# Log file: D:/Download/SDA/SDA/solution1/sim/verilog/xsim.log
# Journal file: D:/Download/SDA/SDA/solution1/sim/verilog\xsim.jou
# Running On: Ciallo, OS: Windows, CPU Frequency: 4100 MHz, CPU Physical cores: 16, Host memory: 33985 MB
#-----------------------------------------------------------
source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"

//////////////////////////////////////////////////////////////////////////////
// ERROR!!! DEADLOCK DETECTED at 11340000 ns! SIMULATION WILL BE STOPPED! //
//////////////////////////////////////////////////////////////////////////////
/////////////////////////
// Dependence cycle 1:
// (1): Process: top.ConvWeightToArray_U0
//      Blocked by empty input FIFO 'top.fifo_conv_w_1_U' written by process 'top.ConvertWeightToStream_U0'
// (2): Process: top.ConvertWeightToStream_U0
//      Blocked by full output FIFO 'top.fifo_conv_w_U' read by process 'top.ConvWeightToArray_U0'
////////////////////////////////////////////////////////////////////////
// Totally 1 cycles detected!
////////////////////////////////////////////////////////////////////////
$finish called at time : 11390 ns : File "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_deadlock_report_unit.v" Line 21257
## quit
INFO: xsimkernel Simulation Memory Usage: 679480 KB (Peak: 679480 KB), Simulation CPU Usage: 2843 ms
INFO: [Common 17-206] Exiting xsim at Mon Mar 10 15:50:39 2025...
