
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001251                       # Number of seconds simulated
sim_ticks                                  1250942311                       # Number of ticks simulated
final_tick                                 1250942311                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 221767                       # Simulator instruction rate (inst/s)
host_op_rate                                   221766                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130409311                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694700                       # Number of bytes of host memory used
host_seconds                                     9.59                       # Real time elapsed on the host
sim_insts                                     2127274                       # Number of instructions simulated
sim_ops                                       2127274                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          8064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          5888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          6016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             621952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        154176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        80640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           80640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data            126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             87                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             92                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             88                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             94                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1260                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         98281111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        302312902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          9209058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          6446340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          1227874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5423112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           409291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5269627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1176713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          4502206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           460453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4451045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           920906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5269627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          3683623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          4706852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1279036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4502206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           972067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          4860336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          1483682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4399883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           358130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          3888269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           153484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4246399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1944134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4809175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst          1074390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5167305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           613937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3683623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             497186796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     98281111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      9209058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      1227874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       409291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1176713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       460453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       920906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      3683623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1279036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       972067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      1483682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       358130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       153484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1944134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst      1074390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       613937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        123247890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        64463404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64463404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        64463404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        98281111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       302312902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         9209058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         6446340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         1227874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5423112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          409291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5269627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1176713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         4502206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          460453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4451045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          920906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5269627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         3683623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         4706852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1279036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4502206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          972067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         4860336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         1483682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4399883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          358130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         3888269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          153484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4246399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1944134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4809175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst         1074390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5167305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          613937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3683623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            561650201                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132438                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73769                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5668                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87848                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66345                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.522493                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26406                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               88                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3668                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2896                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            772                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          258                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     181942                       # DTB read hits
system.cpu00.dtb.read_misses                      612                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 182554                       # DTB read accesses
system.cpu00.dtb.write_hits                    127814                       # DTB write hits
system.cpu00.dtb.write_misses                    1041                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128855                       # DTB write accesses
system.cpu00.dtb.data_hits                     309756                       # DTB hits
system.cpu00.dtb.data_misses                     1653                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 311409                       # DTB accesses
system.cpu00.itb.fetch_hits                    149072                       # ITB hits
system.cpu00.itb.fetch_misses                     159                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149231                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1930                       # Number of system calls
system.cpu00.numCycles                        1019849                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            77587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1189466                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132438                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95647                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      723308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12708                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                685                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6128                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          801                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149072                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2609                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           814863                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.459713                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.725196                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 597152     73.28%     73.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16286      2.00%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17558      2.15%     77.44% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  16958      2.08%     79.52% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38031      4.67%     84.18% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15633      1.92%     86.10% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18876      2.32%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11307      1.39%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  83062     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             814863                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.129860                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.166316                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  86403                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              561471                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  129021                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33349                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4619                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26429                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1780                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123999                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7262                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4619                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 102269                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 89112                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       219183                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146611                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              253069                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104896                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2978                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22785                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2073                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               217827                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757498                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368718                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210565                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155866                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668743                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88755                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4041                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1663                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149431                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179423                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135420                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32022                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12249                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   968270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2748                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952582                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1719                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        101257                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          379                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       814863                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.169009                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.936274                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            516743     63.41%     63.41% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             73734      9.05%     72.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             60818      7.46%     79.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45222      5.55%     85.48% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43684      5.36%     90.84% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28549      3.50%     94.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26651      3.27%     97.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11537      1.42%     99.03% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7925      0.97%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        814863                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5011     16.04%     16.04% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.12%     29.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  76      0.24%     29.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5932     18.99%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.40% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9837     31.50%     79.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6278     20.10%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550745     57.82%     57.82% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12789      1.34%     59.16% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.16% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35713      3.75%     62.91% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.91% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.91% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37106      3.90%     66.80% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.81% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             185773     19.50%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130432     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952582                       # Type of FU issued
system.cpu00.iq.rate                         0.934042                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31231                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032786                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2509092                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          949230                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813156                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243885                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123464                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116996                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858491                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125322                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21305                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18482                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15904                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          219                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11223                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4619                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22661                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               57444                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078545                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1400                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179423                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135420                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1577                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  125                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               57205                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1552                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3109                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4661                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              945029                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              182568                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7553                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107527                       # number of nop insts executed
system.cpu00.iew.exec_refs                     311431                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110240                       # Number of branches executed
system.cpu00.iew.exec_stores                   128863                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.926636                       # Inst execution rate
system.cpu00.iew.wb_sent                       933658                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930152                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545504                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  777600                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.912049                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701523                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105644                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2369                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3933                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       798237                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.213117                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.309919                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       550148     68.92%     68.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51643      6.47%     75.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        50962      6.38%     81.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29943      3.75%     85.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35492      4.45%     89.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8888      1.11%     91.09% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12799      1.60%     92.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         5139      0.64%     93.33% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53223      6.67%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       798237                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968355                       # Number of instructions committed
system.cpu00.commit.committedOps               968355                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280457                       # Number of memory references committed
system.cpu00.commit.loads                      160941                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100079                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791892                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22216                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98595     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503144     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161973     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119517     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968355                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53223                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1815022                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2164773                       # The number of ROB writes
system.cpu00.timesIdled                          1448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        204986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      59481                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869760                       # Number of Instructions Simulated
system.cpu00.committedOps                      869760                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.172564                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.172564                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.852832                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.852832                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141296                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612323                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151832                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102904                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4726                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2247                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14928                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.082519                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            223975                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14992                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.939634                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26316254                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.082519                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.985664                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.985664                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1098888                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1098888                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       138795                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        138795                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        83077                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        83077                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          886                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          886                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1103                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1103                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       221872                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         221872                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       221872                       # number of overall hits
system.cpu00.dcache.overall_hits::total        221872                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11437                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11437                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35318                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35318                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          312                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          312                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           18                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46755                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46755                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46755                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46755                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    448286133                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    448286133                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5388789503                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5388789503                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      2866207                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      2866207                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       324520                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       324520                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5837075636                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5837075636                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5837075636                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5837075636                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150232                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150232                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118395                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268627                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268627                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268627                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268627                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076129                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076129                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.298307                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.298307                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.260434                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.260434                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016057                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016057                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.174052                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.174052                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.174052                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.174052                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 39196.129492                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 39196.129492                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 152579.124044                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 152579.124044                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data  9186.560897                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total  9186.560897                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 18028.888889                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 18028.888889                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 124843.880569                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 124843.880569                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 124843.880569                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 124843.880569                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       160023                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3288                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    48.668796                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10768                       # number of writebacks
system.cpu00.dcache.writebacks::total           10768                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3558                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3558                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28191                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28191                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31749                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31749                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31749                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31749                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7879                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7879                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7127                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7127                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          168                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          168                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           18                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        15006                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        15006                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        15006                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        15006                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    254191880                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    254191880                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1140567134                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1140567134                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1292285                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1292285                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       303658                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       303658                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1394759014                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1394759014                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1394759014                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1394759014                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052446                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052446                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060197                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060197                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.140234                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.140234                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016057                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016057                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055862                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055862                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055862                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055862                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 32261.946948                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 32261.946948                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 160034.675740                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 160034.675740                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  7692.172619                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7692.172619                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data 16869.888889                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total 16869.888889                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 92946.755564                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 92946.755564                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 92946.755564                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 92946.755564                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7428                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.225566                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140075                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7940                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.641688                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       777850101                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.225566                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.920362                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.920362                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          306072                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         306072                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140075                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140075                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140075                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140075                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140075                       # number of overall hits
system.cpu00.icache.overall_hits::total        140075                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8991                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8991                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8991                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8991                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8991                       # number of overall misses
system.cpu00.icache.overall_misses::total         8991                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    661980218                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    661980218                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    661980218                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    661980218                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    661980218                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    661980218                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149066                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149066                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149066                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149066                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149066                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149066                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.060316                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.060316                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.060316                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.060316                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.060316                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.060316                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 73626.984540                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 73626.984540                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 73626.984540                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 73626.984540                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 73626.984540                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 73626.984540                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1276                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              30                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    42.533333                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7428                       # number of writebacks
system.cpu00.icache.writebacks::total            7428                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1051                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1051                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1051                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1051                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1051                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1051                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7940                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7940                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7940                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7940                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7940                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7940                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    476785926                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    476785926                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    476785926                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    476785926                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    476785926                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    476785926                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053265                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053265                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053265                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053265                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053265                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053265                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 60048.605290                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 60048.605290                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 60048.605290                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 60048.605290                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 60048.605290                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 60048.605290                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 35386                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           27456                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1438                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              25050                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 17950                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           71.656687                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  3488                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           135                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            128                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      27744                       # DTB read hits
system.cpu01.dtb.read_misses                      398                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  28142                       # DTB read accesses
system.cpu01.dtb.write_hits                      8740                       # DTB write hits
system.cpu01.dtb.write_misses                      27                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  8767                       # DTB write accesses
system.cpu01.dtb.data_hits                      36484                       # DTB hits
system.cpu01.dtb.data_misses                      425                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  36909                       # DTB accesses
system.cpu01.itb.fetch_hits                     31671                       # ITB hits
system.cpu01.itb.fetch_misses                      67                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 31738                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         152735                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       199367                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     35386                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            21445                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       61360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  3157                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        49311                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2035                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   31671                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 584                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           126703                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.573499                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.638782                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  86813     68.52%     68.52% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2070      1.63%     70.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   3150      2.49%     72.64% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   6209      4.90%     77.54% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   9565      7.55%     85.09% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   1214      0.96%     86.04% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5801      4.58%     90.62% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1814      1.43%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10067      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             126703                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.231682                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.305313                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  14102                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               28512                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   31226                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                2473                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 1079                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               3683                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 524                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               182341                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                2125                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 1079                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  15735                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8158                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        15985                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   31968                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                4467                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               177573                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 334                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  459                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 2481                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  372                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            117909                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              213865                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         201130                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12728                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               93813                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  24096                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              488                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          464                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    8520                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              28577                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores             10419                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            2498                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2021                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   151875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               822                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  146784                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             443                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         26599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        12648                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       126703                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.158489                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.031734                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             87042     68.70%     68.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              5389      4.25%     72.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              8297      6.55%     79.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              7048      5.56%     85.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              4604      3.63%     88.70% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              4352      3.43%     92.13% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              7377      5.82%     97.95% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1533      1.21%     99.16% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              1061      0.84%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        126703                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1201     30.24%     30.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     30.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     30.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  80      2.01%     32.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     32.26% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                317      7.98%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     40.24% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1513     38.10%     78.34% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 860     21.66%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              103632     70.60%     70.60% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                178      0.12%     70.73% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     70.73% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2932      2.00%     72.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.72% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1935      1.32%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.04% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              28946     19.72%     93.76% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              9157      6.24%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               146784                       # Type of FU issued
system.cpu01.iq.rate                         0.961037                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      3971                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.027053                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           400806                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          165948                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       132172                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23879                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13390                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               138461                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12290                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            998                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4738                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2999                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         1038                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 1079                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3737                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1059                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            171020                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             314                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               28577                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts              10419                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              437                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1021                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          331                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          770                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               1101                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              144808                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               28142                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1976                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       18323                       # number of nop insts executed
system.cpu01.iew.exec_refs                      36909                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  29451                       # Number of branches executed
system.cpu01.iew.exec_stores                     8767                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.948100                       # Inst execution rate
system.cpu01.iew.wb_sent                       143410                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      142578                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   81435                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  100020                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.933499                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.814187                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         27755                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           670                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             939                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        73287                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.936223                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.820451                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        40830     55.71%     55.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         7991     10.90%     66.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3867      5.28%     71.89% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1829      2.50%     74.39% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         2530      3.45%     77.84% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4451      6.07%     83.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          775      1.06%     84.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4449      6.07%     91.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         6565      8.96%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        73287                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             141900                       # Number of instructions committed
system.cpu01.commit.committedOps               141900                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        31259                       # Number of memory references committed
system.cpu01.commit.loads                       23839                       # Number of loads committed
system.cpu01.commit.membars                       312                       # Number of memory barriers committed
system.cpu01.commit.branches                    26281                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  120917                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               2268                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        15806     11.14%     11.14% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          89598     63.14%     74.28% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.08%     74.36% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.03%     76.39% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     76.39% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     76.39% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.35%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.74% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         24151     17.02%     94.76% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         7432      5.24%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          141900                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                6565                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     235051                       # The number of ROB reads
system.cpu01.rob.rob_writes                    343408                       # The number of ROB writes
system.cpu01.timesIdled                           263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     926594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    126098                       # Number of Instructions Simulated
system.cpu01.committedOps                      126098                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.211240                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.211240                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.825600                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.825600                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 183123                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 99206                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11135                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8177                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   798                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  342                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             915                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          20.610821                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             30211                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             975                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           30.985641                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1123083749                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    20.610821                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.322044                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.322044                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          134185                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         134185                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        23378                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         23378                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         6337                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         6337                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data          121                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          121                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data          101                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          101                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        29715                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          29715                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        29715                       # number of overall hits
system.cpu01.dcache.overall_hits::total         29715                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2240                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2240                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          926                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          926                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           67                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           67                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           54                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3166                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3166                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3166                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3166                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    129067399                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    129067399                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     81209906                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     81209906                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1140456                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1140456                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       622383                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       622383                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       232959                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       232959                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    210277305                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    210277305                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    210277305                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    210277305                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        25618                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        25618                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         7263                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         7263                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data          155                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          155                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        32881                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        32881                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        32881                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        32881                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.087439                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.087439                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.127496                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.127496                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.356383                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.356383                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.348387                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.348387                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.096287                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.096287                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.096287                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.096287                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 57619.374554                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 57619.374554                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 87699.682505                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 87699.682505                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 17021.731343                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 17021.731343                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data 11525.611111                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total 11525.611111                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 66417.342072                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 66417.342072                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 66417.342072                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 66417.342072                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3768                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          169                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    28.984615                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          169                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu01.dcache.writebacks::total             470                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1187                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1187                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          625                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          625                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           23                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1812                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1812                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1812                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1812                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data         1053                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total         1053                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          301                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          301                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           44                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           52                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1354                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1354                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1354                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1354                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     44171808                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     44171808                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     21559704                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     21559704                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       382470                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       382470                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       565592                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       565592                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       229482                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       229482                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     65731512                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     65731512                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     65731512                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     65731512                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.041104                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.041104                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.041443                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.041443                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.234043                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.234043                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.335484                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.335484                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.041179                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.041179                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.041179                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.041179                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 41948.535613                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 41948.535613                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 71626.923588                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 71626.923588                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  8692.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8692.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data 10876.769231                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total 10876.769231                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 48546.168390                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 48546.168390                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 48546.168390                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 48546.168390                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             552                       # number of replacements
system.cpu01.icache.tags.tagsinuse         118.518771                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             30415                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            1043                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           29.161074                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   118.518771                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.231482                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.231482                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           64383                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          64383                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        30415                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         30415                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        30415                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          30415                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        30415                       # number of overall hits
system.cpu01.icache.overall_hits::total         30415                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1255                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1255                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1255                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1255                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1255                       # number of overall misses
system.cpu01.icache.overall_misses::total         1255                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     87667918                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     87667918                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     87667918                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     87667918                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     87667918                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     87667918                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        31670                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        31670                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        31670                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        31670                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        31670                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        31670                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.039627                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.039627                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.039627                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.039627                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.039627                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.039627                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 69854.914741                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 69854.914741                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 69854.914741                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 69854.914741                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 69854.914741                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 69854.914741                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          552                       # number of writebacks
system.cpu01.icache.writebacks::total             552                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          212                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          212                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          212                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         1043                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         1043                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         1043                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         1043                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         1043                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     63756589                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     63756589                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     63756589                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     63756589                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     63756589                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     63756589                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.032933                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.032933                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.032933                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.032933                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.032933                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.032933                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 61128.081496                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 61128.081496                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 61128.081496                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 61128.081496                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 61128.081496                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 61128.081496                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 23424                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           18240                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1153                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              17146                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 10888                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           63.501691                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2202                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           119                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            119                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      18477                       # DTB read hits
system.cpu02.dtb.read_misses                      419                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  18896                       # DTB read accesses
system.cpu02.dtb.write_hits                      6523                       # DTB write hits
system.cpu02.dtb.write_misses                      43                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  6566                       # DTB write accesses
system.cpu02.dtb.data_hits                      25000                       # DTB hits
system.cpu02.dtb.data_misses                      462                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  25462                       # DTB accesses
system.cpu02.itb.fetch_hits                     20298                       # ITB hits
system.cpu02.itb.fetch_misses                      77                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 20375                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         116893                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             9141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       139415                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     23424                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            13090                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       46423                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2575                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        48981                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         2231                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   20298                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 509                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           108246                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.287946                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.526797                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  81500     75.29%     75.29% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1367      1.26%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2231      2.06%     78.62% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   3573      3.30%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   5919      5.47%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    684      0.63%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   3143      2.90%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1719      1.59%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   8110      7.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             108246                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.200388                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.192672                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11099                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               25189                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   20139                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1965                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  873                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2352                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 431                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               125575                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1727                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  873                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12312                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8118                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        14151                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   20800                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3011                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               121996                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  589                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1228                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  387                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             82784                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              153223                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         140331                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12885                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               63353                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  19431                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              408                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          381                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6867                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              19130                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              7800                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1809                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           1849                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   105862                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               655                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  101604                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             305                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         21830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        10549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       108246                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.938640                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.894117                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             81041     74.87%     74.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              4095      3.78%     78.65% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              5092      4.70%     83.35% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              4226      3.90%     87.26% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3619      3.34%     90.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              3387      3.13%     93.73% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              5059      4.67%     98.40% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7               934      0.86%     99.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               793      0.73%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        108246                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1034     30.38%     30.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     30.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     30.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  82      2.41%     32.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     32.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     32.78% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                318      9.34%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     42.13% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1335     39.22%     81.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 635     18.65%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               70280     69.17%     69.17% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                189      0.19%     69.36% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.36% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2936      2.89%     72.25% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.25% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.25% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1935      1.90%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              19482     19.17%     93.33% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              6778      6.67%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               101604                       # Type of FU issued
system.cpu02.iq.rate                         0.869205                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      3404                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.033503                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           291089                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          114736                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        87756                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24074                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13644                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10430                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                92612                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12392                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            407                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3805                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2316                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  873                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3175                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1319                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            117425                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             240                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               19130                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               7800                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              360                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1290                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          214                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          677                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                891                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              100207                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               18897                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1397                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       10908                       # number of nop insts executed
system.cpu02.iew.exec_refs                      25463                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  18876                       # Number of branches executed
system.cpu02.iew.exec_stores                     6566                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.857254                       # Inst execution rate
system.cpu02.iew.wb_sent                        98953                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       98186                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   55545                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   70514                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.839965                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.787716                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         22409                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           514                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             739                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        55888                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.677695                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.675010                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        33875     60.61%     60.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         5338      9.55%     70.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2945      5.27%     75.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1444      2.58%     78.02% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         2146      3.84%     81.86% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2516      4.50%     86.36% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          612      1.10%     87.45% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2729      4.88%     92.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4283      7.66%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        55888                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              93763                       # Number of instructions committed
system.cpu02.commit.committedOps                93763                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        20809                       # Number of memory references committed
system.cpu02.commit.loads                       15325                       # Number of loads committed
system.cpu02.commit.membars                       235                       # Number of memory barriers committed
system.cpu02.commit.branches                    16257                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   79599                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1291                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         9080      9.68%      9.68% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          58723     62.63%     72.31% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.12%     72.44% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.44% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      3.07%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.51% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      2.05%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.55% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         15560     16.60%     94.15% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         5487      5.85%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           93763                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4283                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     166386                       # The number of ROB reads
system.cpu02.rob.rob_writes                    235722                       # The number of ROB writes
system.cpu02.timesIdled                           165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          8647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     962436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     84687                       # Number of Instructions Simulated
system.cpu02.committedOps                       84687                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.380294                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.380294                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.724483                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.724483                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 127291                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 66320                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11157                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8180                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   458                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  148                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             655                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.541755                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             20076                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             715                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           28.078322                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       847679851                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.541755                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.305340                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.305340                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           91558                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          91558                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        15137                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         15137                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         4520                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         4520                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           60                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           60                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           37                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        19657                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          19657                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        19657                       # number of overall hits
system.cpu02.dcache.overall_hits::total         19657                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1938                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1938                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          901                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          901                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           29                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           25                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2839                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2839                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2839                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2839                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    122170190                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    122170190                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     87732747                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     87732747                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       780007                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       780007                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       206302                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       206302                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       303658                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       303658                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    209902937                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    209902937                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    209902937                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    209902937                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        17075                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        17075                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         5421                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         5421                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        22496                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        22496                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        22496                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        22496                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.113499                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.113499                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.166205                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.166205                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.325843                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.325843                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.403226                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.403226                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.126200                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.126200                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.126200                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.126200                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 63039.313725                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 63039.313725                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 97372.638180                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 97372.638180                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 26896.793103                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 26896.793103                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  8252.080000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  8252.080000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 73935.518492                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 73935.518492                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 73935.518492                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 73935.518492                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3746                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          110                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             143                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    26.195804                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          318                       # number of writebacks
system.cpu02.dcache.writebacks::total             318                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1142                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1142                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          575                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          575                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           10                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1717                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1717                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1717                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1717                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          796                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          796                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          326                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          326                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           19                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           24                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1122                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1122                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1122                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1122                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     36778547                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     36778547                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     23454668                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     23454668                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       279319                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       279319                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       184281                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       184281                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data       297863                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total       297863                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     60233215                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     60233215                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     60233215                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     60233215                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.046618                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.046618                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.060137                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.060137                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.213483                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.213483                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.387097                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.387097                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.049876                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.049876                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.049876                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.049876                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 46204.204774                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 46204.204774                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 71946.834356                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 71946.834356                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data        14701                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14701                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  7678.375000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  7678.375000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 53683.792335                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 53683.792335                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 53683.792335                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 53683.792335                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             408                       # number of replacements
system.cpu02.icache.tags.tagsinuse         112.704137                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             19256                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             886                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           21.733634                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   112.704137                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.220125                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.220125                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           41466                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          41466                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        19256                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         19256                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        19256                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          19256                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        19256                       # number of overall hits
system.cpu02.icache.overall_hits::total         19256                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1034                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1034                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1034                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1034                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1034                       # number of overall misses
system.cpu02.icache.overall_misses::total         1034                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     44939058                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     44939058                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     44939058                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     44939058                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     44939058                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     44939058                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        20290                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        20290                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        20290                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        20290                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        20290                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        20290                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.050961                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.050961                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.050961                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.050961                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.050961                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.050961                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 43461.371373                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 43461.371373                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 43461.371373                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 43461.371373                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 43461.371373                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 43461.371373                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    14.750000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          408                       # number of writebacks
system.cpu02.icache.writebacks::total             408                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          148                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          148                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          148                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          886                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          886                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          886                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          886                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          886                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          886                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     32639750                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     32639750                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     32639750                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     32639750                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     32639750                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     32639750                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.043667                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.043667                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.043667                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.043667                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.043667                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.043667                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 36839.446953                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 36839.446953                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 36839.446953                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 36839.446953                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 36839.446953                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 36839.446953                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 30482                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           24306                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1265                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              24006                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 15447                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           64.346413                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2700                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           109                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      22516                       # DTB read hits
system.cpu03.dtb.read_misses                      388                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  22904                       # DTB read accesses
system.cpu03.dtb.write_hits                      6672                       # DTB write hits
system.cpu03.dtb.write_misses                      33                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  6705                       # DTB write accesses
system.cpu03.dtb.data_hits                      29188                       # DTB hits
system.cpu03.dtb.data_misses                      421                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  29609                       # DTB accesses
system.cpu03.itb.fetch_hits                     27324                       # ITB hits
system.cpu03.itb.fetch_misses                      67                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 27391                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                          73487                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             9503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       170573                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     30482                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            18150                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       52005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2787                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2154                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   27324                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 491                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            65223                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            2.615228                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.962094                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  31000     47.53%     47.53% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1703      2.61%     50.14% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2587      3.97%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   5659      8.68%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   8153     12.50%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    933      1.43%     76.71% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   5244      8.04%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1574      2.41%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   8370     12.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              65223                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.414794                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.321132                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11433                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               23459                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   27365                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2007                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  949                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               2827                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 462                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               155216                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1923                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  949                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12759                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8169                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        11305                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   27950                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                4081                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               151154                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 435                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  892                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 2207                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  519                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands            100699                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              183098                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         170376                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12716                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               79484                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  21215                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              359                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          337                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7293                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              23351                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              8160                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            1639                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1062                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   129766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               559                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  124857                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             401                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         23682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        11370                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          163                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        65223                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.914309                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.314784                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             31453     48.22%     48.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4188      6.42%     54.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              7680     11.77%     66.42% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              6277      9.62%     76.04% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3406      5.22%     81.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3433      5.26%     86.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              6724     10.31%     96.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1151      1.76%     98.60% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               911      1.40%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         65223                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1178     38.12%     38.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     38.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     38.12% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  91      2.94%     41.07% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     41.07% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     41.07% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                334     10.81%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     51.88% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  959     31.04%     82.91% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 528     17.09%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               89403     71.60%     71.61% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                178      0.14%     71.75% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     71.75% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2925      2.34%     74.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     74.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     74.09% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1928      1.54%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              23447     18.78%     94.42% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              6972      5.58%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               124857                       # Type of FU issued
system.cpu03.iq.rate                         1.699035                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3090                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.024748                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           294596                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          140624                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       110937                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23832                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13422                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               115680                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12263                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            750                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4156                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         2579                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  949                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3171                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 865                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            145921                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             325                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               23351                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               8160                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              304                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 840                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           40                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          300                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          697                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                997                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              123351                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               22904                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1506                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       15596                       # number of nop insts executed
system.cpu03.iew.exec_refs                      29609                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  25418                       # Number of branches executed
system.cpu03.iew.exec_stores                     6705                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.678542                       # Inst execution rate
system.cpu03.iew.wb_sent                       122137                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      121347                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   70730                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   86189                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     1.651272                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.820638                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         24602                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           396                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             821                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        61504                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.950572                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.808993                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        34046     55.36%     55.36% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6745     10.97%     66.32% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3171      5.16%     71.48% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1443      2.35%     73.82% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         1890      3.07%     76.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4350      7.07%     83.97% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          680      1.11%     85.08% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         4270      6.94%     92.02% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4909      7.98%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        61504                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             119968                       # Number of instructions committed
system.cpu03.commit.committedOps               119968                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        24776                       # Number of memory references committed
system.cpu03.commit.loads                       19195                       # Number of loads committed
system.cpu03.commit.membars                       175                       # Number of memory barriers committed
system.cpu03.commit.branches                    22583                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  101723                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1671                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        13329     11.11%     11.11% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          76765     63.99%     75.10% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           115      0.10%     75.19% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.40%     77.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.59% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.60%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.19% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         19370     16.15%     95.34% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5591      4.66%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          119968                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4909                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     199930                       # The number of ROB reads
system.cpu03.rob.rob_writes                    292847                       # The number of ROB writes
system.cpu03.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          8264                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     957021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    106643                       # Number of Instructions Simulated
system.cpu03.committedOps                      106643                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.689094                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.689094                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.451182                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.451182                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 154943                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 83323                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11136                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8155                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   576                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  255                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             767                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.191414                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             23789                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             827                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           28.765417                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1117236594                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.191414                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.284241                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.284241                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          107040                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         107040                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        18807                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         18807                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4635                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4635                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           90                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           72                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        23442                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          23442                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        23442                       # number of overall hits
system.cpu03.dcache.overall_hits::total         23442                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         1971                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1971                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          833                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          833                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           50                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           38                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           38                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2804                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2804                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2804                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2804                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    122506300                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    122506300                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     83843140                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     83843140                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1033828                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1033828                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       443897                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       443897                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       230641                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       230641                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    206349440                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    206349440                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    206349440                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    206349440                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        20778                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        20778                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5468                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5468                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        26246                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        26246                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        26246                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        26246                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.094860                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.094860                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.152341                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.152341                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.345455                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.345455                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.106835                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.106835                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.106835                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.106835                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 62154.388635                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 62154.388635                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 100652.028812                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 100652.028812                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 20676.560000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 20676.560000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 11681.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 11681.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 73591.098431                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 73591.098431                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 73591.098431                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 73591.098431                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2446                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          111                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.728814                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          356                       # number of writebacks
system.cpu03.dcache.writebacks::total             356                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1126                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1126                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          569                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          569                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           16                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1695                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1695                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1695                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1695                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          845                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          845                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          264                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           34                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           38                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           38                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1109                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1109                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1109                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1109                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     36788978                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     36788978                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     22252783                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     22252783                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       428830                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       428830                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       402173                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       402173                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       228323                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       228323                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     59041761                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     59041761                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     59041761                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     59041761                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.040668                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.040668                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.048281                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.048281                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.242857                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.242857                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.345455                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.345455                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.042254                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.042254                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.042254                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.042254                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 43537.252071                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 43537.252071                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 84290.844697                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 84290.844697                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 12612.647059                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12612.647059                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10583.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10583.500000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 53238.738503                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 53238.738503                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 53238.738503                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 53238.738503                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             431                       # number of replacements
system.cpu03.icache.tags.tagsinuse         108.793113                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             26263                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             913                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           28.765608                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   108.793113                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.212487                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.212487                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           55549                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          55549                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        26263                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         26263                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        26263                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          26263                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        26263                       # number of overall hits
system.cpu03.icache.overall_hits::total         26263                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         1055                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1055                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         1055                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1055                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         1055                       # number of overall misses
system.cpu03.icache.overall_misses::total         1055                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     39709653                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     39709653                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     39709653                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     39709653                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     39709653                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     39709653                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        27318                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        27318                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        27318                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        27318                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        27318                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        27318                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.038619                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.038619                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.038619                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.038619                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.038619                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.038619                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 37639.481517                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 37639.481517                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 37639.481517                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 37639.481517                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 37639.481517                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 37639.481517                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs    20.500000                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          431                       # number of writebacks
system.cpu03.icache.writebacks::total             431                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          142                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          142                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          142                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          913                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          913                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          913                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          913                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     29219544                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     29219544                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     29219544                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     29219544                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     29219544                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     29219544                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.033421                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.033421                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.033421                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.033421                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.033421                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.033421                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 32003.881709                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 32003.881709                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 32003.881709                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 32003.881709                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 32003.881709                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 32003.881709                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 38712                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           29762                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1368                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              26477                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 20044                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           75.703441                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  3961                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      29360                       # DTB read hits
system.cpu04.dtb.read_misses                      437                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  29797                       # DTB read accesses
system.cpu04.dtb.write_hits                      9135                       # DTB write hits
system.cpu04.dtb.write_misses                      41                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                  9176                       # DTB write accesses
system.cpu04.dtb.data_hits                      38495                       # DTB hits
system.cpu04.dtb.data_misses                      478                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  38973                       # DTB accesses
system.cpu04.itb.fetch_hits                     35245                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 35315                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         134374                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             9246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       215236                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     38712                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            24015                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       64542                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3065                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        48201                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2336                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   35245                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 481                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           125973                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.708588                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.671915                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  82153     65.21%     65.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2257      1.79%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3271      2.60%     69.60% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   7370      5.85%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  10810      8.58%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1464      1.16%     85.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   6816      5.41%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1785      1.42%     92.02% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  10047      7.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             125973                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.288091                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.601768                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  11864                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               27477                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   34881                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2490                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1060                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               4170                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 494                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               197281                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2081                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1060                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  13518                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  9312                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        14630                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   35614                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                3638                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               192164                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  688                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1791                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  227                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            127145                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              229297                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         216218                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           13073                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps              101791                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  25354                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              491                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          471                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    8855                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              30554                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             10850                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            2475                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           1396                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   164155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               792                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  158169                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             444                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         28304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        13465                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          198                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       125973                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.255579                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.080286                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             82890     65.80%     65.80% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              5662      4.49%     70.29% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              9573      7.60%     77.89% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              8203      6.51%     84.41% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4364      3.46%     87.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              4323      3.43%     91.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              8251      6.55%     97.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1481      1.18%     99.03% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1226      0.97%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        125973                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1314     35.02%     35.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     35.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     35.02% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  68      1.81%     36.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     36.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     36.83% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                337      8.98%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     45.82% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1215     32.38%     78.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 818     21.80%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              113044     71.47%     71.47% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                221      0.14%     71.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2953      1.87%     73.48% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.48% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.48% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1929      1.22%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.70% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              30472     19.27%     93.96% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              9546      6.04%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               158169                       # Type of FU issued
system.cpu04.iq.rate                         1.177080                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      3752                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.023721                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           422771                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          179532                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       143823                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23736                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13776                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10441                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               149715                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12202                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1310                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         4896                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3279                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1060                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3903                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1445                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            185719                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             250                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               30554                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              10850                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              434                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1402                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          330                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          738                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1068                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              156348                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               29801                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1821                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       20772                       # number of nop insts executed
system.cpu04.iew.exec_refs                      38977                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  32610                       # Number of branches executed
system.cpu04.iew.exec_stores                     9176                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.163529                       # Inst execution rate
system.cpu04.iew.wb_sent                       155175                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      154264                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   89140                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  108690                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.148020                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.820131                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         29711                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           594                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             896                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        73377                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.107186                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.885621                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        38343     52.25%     52.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         8632     11.76%     64.02% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3902      5.32%     69.34% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1908      2.60%     71.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2318      3.16%     75.10% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         5357      7.30%     82.40% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          848      1.16%     83.55% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         5238      7.14%     90.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         6831      9.31%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        73377                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             154619                       # Number of instructions committed
system.cpu04.commit.committedOps               154619                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        33229                       # Number of memory references committed
system.cpu04.commit.loads                       25658                       # Number of loads committed
system.cpu04.commit.membars                       267                       # Number of memory barriers committed
system.cpu04.commit.branches                    29228                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  131574                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               2657                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        17980     11.63%     11.63% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          98180     63.50%     75.13% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           153      0.10%     75.23% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.23% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.86%     77.09% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     77.09% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     77.09% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.24%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.33% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         25925     16.77%     95.10% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         7583      4.90%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          154619                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                6831                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     249394                       # The number of ROB reads
system.cpu04.rob.rob_writes                    373061                       # The number of ROB writes
system.cpu04.timesIdled                           119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          8401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     944955                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    136643                       # Number of Instructions Simulated
system.cpu04.committedOps                      136643                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.983395                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.983395                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.016886                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.016886                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 197342                       # number of integer regfile reads
system.cpu04.int_regfile_writes                107878                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11186                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8198                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   827                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  410                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             998                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.637258                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             31720                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1060                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           29.924528                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1120559447                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.637258                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.275582                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.275582                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          140789                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         140789                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        24736                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         24736                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         6468                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         6468                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          158                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          131                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          131                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        31204                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          31204                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        31204                       # number of overall hits
system.cpu04.dcache.overall_hits::total         31204                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2336                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2336                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          913                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          913                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           63                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           57                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3249                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3249                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3249                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3249                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    112465883                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    112465883                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     79243071                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     79243071                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1403549                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1403549                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       600362                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       600362                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       288591                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       288591                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    191708954                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    191708954                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    191708954                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    191708954                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        27072                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        27072                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         7381                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         7381                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        34453                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        34453                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        34453                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        34453                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.086288                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.086288                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.123696                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.123696                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.285068                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.285068                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.303191                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.303191                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.094302                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.094302                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.094302                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.094302                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 48144.641695                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 48144.641695                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 86794.163198                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 86794.163198                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 22278.555556                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 22278.555556                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 10532.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 10532.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 59005.526008                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 59005.526008                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 59005.526008                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 59005.526008                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         2449                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          108                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             117                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.931624                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          108                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          492                       # number of writebacks
system.cpu04.dcache.writebacks::total             492                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1239                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1239                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          623                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          623                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           18                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1862                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1862                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1862                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1862                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1097                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1097                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          290                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          290                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           45                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           57                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           57                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1387                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1387                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1387                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1387                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     38362900                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     38362900                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     20361292                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     20361292                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       711626                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       711626                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       540094                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       540094                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       282796                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       282796                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     58724192                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     58724192                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     58724192                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     58724192                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.040522                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.040522                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.039290                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.039290                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.203620                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.203620                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.303191                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.303191                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.040258                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.040258                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.040258                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.040258                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 34970.738377                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 34970.738377                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 70211.351724                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 70211.351724                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 15813.911111                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15813.911111                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  9475.333333                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  9475.333333                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 42338.999279                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 42338.999279                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 42338.999279                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 42338.999279                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             508                       # number of replacements
system.cpu04.icache.tags.tagsinuse         103.050155                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             34153                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             973                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           35.100719                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   103.050155                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.201270                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.201270                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           71459                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          71459                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        34153                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         34153                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        34153                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          34153                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        34153                       # number of overall hits
system.cpu04.icache.overall_hits::total         34153                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1090                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1090                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1090                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1090                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1090                       # number of overall misses
system.cpu04.icache.overall_misses::total         1090                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     37346457                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     37346457                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     37346457                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     37346457                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     37346457                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     37346457                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        35243                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        35243                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        35243                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        35243                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        35243                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        35243                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.030928                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.030928                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.030928                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.030928                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.030928                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.030928                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 34262.804587                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 34262.804587                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 34262.804587                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 34262.804587                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 34262.804587                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 34262.804587                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          508                       # number of writebacks
system.cpu04.icache.writebacks::total             508                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          117                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          117                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          117                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          117                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          117                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          117                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          973                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          973                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          973                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          973                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          973                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          973                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     28522990                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     28522990                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     28522990                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     28522990                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     28522990                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     28522990                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.027608                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.027608                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.027608                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.027608                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.027608                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.027608                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 29314.480987                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 29314.480987                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 29314.480987                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 29314.480987                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 29314.480987                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 29314.480987                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                  8016                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            6210                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             760                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               6446                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  2112                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           32.764505                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   660                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           137                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            133                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                       6580                       # DTB read hits
system.cpu05.dtb.read_misses                      367                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                   6947                       # DTB read accesses
system.cpu05.dtb.write_hits                      3448                       # DTB write hits
system.cpu05.dtb.write_misses                      35                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  3483                       # DTB write accesses
system.cpu05.dtb.data_hits                      10028                       # DTB hits
system.cpu05.dtb.data_misses                      402                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  10430                       # DTB accesses
system.cpu05.itb.fetch_hits                      6571                       # ITB hits
system.cpu05.itb.fetch_misses                      90                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                  6661                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                          87943                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             5225                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        60172                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                      8016                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             2776                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       21372                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  1711                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 74                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        50066                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2553                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    6571                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 306                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            80228                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.750012                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.166066                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  70167     87.46%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    613      0.76%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    729      0.91%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    829      1.03%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   1242      1.55%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    380      0.47%     92.19% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    499      0.62%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                    400      0.50%     93.31% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5369      6.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              80228                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.091150                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.684216                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   7677                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               14153                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    6461                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1282                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  589                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                721                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 277                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                51247                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1112                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  589                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   8403                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  7477                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         4979                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    6939                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                1775                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                49021                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 314                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  391                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  767                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                   31                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands             36268                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups               69372                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          56383                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12980                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  13119                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              116                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           96                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    4280                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               6890                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              4196                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             314                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            156                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    43915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               124                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   40989                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             237                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         13887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined         7052                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           35                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        80228                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.510906                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.549389                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             69908     87.14%     87.14% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              1966      2.45%     89.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1458      1.82%     91.40% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              1174      1.46%     92.87% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              1415      1.76%     94.63% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1023      1.28%     95.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              1855      2.31%     98.22% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7               752      0.94%     99.16% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8               677      0.84%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         80228                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   961     49.28%     49.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     49.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     49.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  73      3.74%     53.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     53.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     53.03% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                343     17.59%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     70.62% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  436     22.36%     92.97% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 137      7.03%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               25138     61.33%     61.34% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                189      0.46%     61.80% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     61.80% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2949      7.19%     68.99% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 2      0.00%     69.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     69.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1930      4.71%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.71% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               7204     17.58%     91.28% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              3573      8.72%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                40989                       # Type of FU issued
system.cpu05.iq.rate                         0.466086                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      1950                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.047574                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           140412                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           44153                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        28046                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23981                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13799                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10450                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                30602                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12333                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            234                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2128                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         1229                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  589                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  2223                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1402                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             45632                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             185                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                6890                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               4196                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               92                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                1368                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          458                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                600                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               40041                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                6947                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             948                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                        1593                       # number of nop insts executed
system.cpu05.iew.exec_refs                      10430                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   5275                       # Number of branches executed
system.cpu05.iew.exec_stores                     3483                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.455306                       # Inst execution rate
system.cpu05.iew.wb_sent                        39123                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       38496                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   22634                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   32065                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.437738                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.705879                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         13939                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             494                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        27989                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.111401                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.415505                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        21342     76.25%     76.25% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         1024      3.66%     79.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1238      4.42%     84.33% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          665      2.38%     86.71% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          672      2.40%     89.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5          260      0.93%     90.04% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          214      0.76%     90.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          252      0.90%     91.70% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         2322      8.30%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        27989                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              31107                       # Number of instructions committed
system.cpu05.commit.committedOps                31107                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         7729                       # Number of memory references committed
system.cpu05.commit.loads                        4762                       # Number of loads committed
system.cpu05.commit.membars                        23                       # Number of memory barriers committed
system.cpu05.commit.branches                     3759                       # Number of branches committed
system.cpu05.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                254                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          959      3.08%      3.08% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          17472     56.17%     59.25% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           114      0.37%     59.62% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     59.62% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2887      9.28%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            2      0.01%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     68.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1921      6.18%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          4785     15.38%     90.46% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2967      9.54%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           31107                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                2322                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      69751                       # The number of ROB reads
system.cpu05.rob.rob_writes                     92260                       # The number of ROB writes
system.cpu05.timesIdled                           135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          7715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     991386                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu05.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.916656                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.916656                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.342858                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.342858                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  47263                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 21803                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11174                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8197                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   124                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             401                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.782870                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6882                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             461                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           14.928416                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       907197978                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.782870                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.262232                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.262232                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           34955                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          34955                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         4411                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4411                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         2382                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2382                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           26                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6793                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6793                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6793                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6793                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1201                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1201                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          558                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          558                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            9                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            9                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         1759                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1759                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         1759                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1759                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    108011846                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    108011846                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     75862271                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     75862271                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       572546                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       572546                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       151829                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       151829                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    183874117                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    183874117                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    183874117                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    183874117                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5612                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5612                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         8552                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         8552                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         8552                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         8552                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.214006                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.214006                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.189796                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.189796                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.205683                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.205683                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.205683                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.205683                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 89934.925895                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 89934.925895                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 135953.890681                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 135953.890681                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 63616.222222                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 63616.222222                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 16869.888889                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 16869.888889                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 104533.324048                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 104533.324048                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 104533.324048                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 104533.324048                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3017                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    27.678899                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          173                       # number of writebacks
system.cpu05.dcache.writebacks::total             173                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          812                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          812                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          429                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          429                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1241                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1241                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1241                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1241                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          389                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          389                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          129                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          518                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          518                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     30398252                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     30398252                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     17788315                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     17788315                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       141398                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       141398                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     48186567                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     48186567                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     48186567                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     48186567                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.069316                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.069316                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.043878                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.043878                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.060571                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.060571                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.060571                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.060571                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 78144.606684                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 78144.606684                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 137893.914729                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 137893.914729                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data 15710.888889                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total 15710.888889                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 93024.260618                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 93024.260618                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 93024.260618                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 93024.260618                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             126                       # number of replacements
system.cpu05.icache.tags.tagsinuse          95.192361                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              5929                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             558                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           10.625448                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    95.192361                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.185923                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.185923                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          432                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           13692                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          13692                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         5929                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          5929                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         5929                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           5929                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         5929                       # number of overall hits
system.cpu05.icache.overall_hits::total          5929                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          638                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          638                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          638                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          638                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          638                       # number of overall misses
system.cpu05.icache.overall_misses::total          638                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     26259457                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     26259457                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     26259457                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     26259457                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     26259457                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     26259457                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         6567                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         6567                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         6567                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         6567                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         6567                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         6567                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.097152                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.097152                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.097152                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.097152                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.097152                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.097152                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 41159.023511                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 41159.023511                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 41159.023511                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 41159.023511                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 41159.023511                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 41159.023511                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          126                       # number of writebacks
system.cpu05.icache.writebacks::total             126                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           80                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           80                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          558                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          558                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          558                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          558                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          558                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          558                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     20654533                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     20654533                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     20654533                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     20654533                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     20654533                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     20654533                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.084970                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.084970                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.084970                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.084970                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.084970                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.084970                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 37015.292115                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 37015.292115                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 37015.292115                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 37015.292115                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 37015.292115                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 37015.292115                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 31398                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           25685                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1298                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              24536                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 16161                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           65.866482                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2434                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           127                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            122                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      23196                       # DTB read hits
system.cpu06.dtb.read_misses                      399                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  23595                       # DTB read accesses
system.cpu06.dtb.write_hits                      6373                       # DTB write hits
system.cpu06.dtb.write_misses                      46                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  6419                       # DTB write accesses
system.cpu06.dtb.data_hits                      29569                       # DTB hits
system.cpu06.dtb.data_misses                      445                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  30014                       # DTB accesses
system.cpu06.itb.fetch_hits                     28337                       # ITB hits
system.cpu06.itb.fetch_misses                      78                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 28415                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         122714                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             9944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       173009                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     31398                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            18600                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       49649                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2865                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        50215                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2280                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   28337                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 520                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           113750                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.520958                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.589810                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  78963     69.42%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1607      1.41%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2339      2.06%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   6249      5.49%     78.38% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   8245      7.25%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    941      0.83%     86.46% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   5887      5.18%     91.63% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1182      1.04%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   8337      7.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             113750                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.255863                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.409855                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  11986                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               20387                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   28295                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1888                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  979                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               2587                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 471                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               157687                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1889                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  979                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  13256                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7672                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         9414                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   28815                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3399                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               153455                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 294                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  428                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1978                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  227                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            101944                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              184445                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         171579                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12859                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               80831                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  21113                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              326                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          301                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6529                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              23914                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              7800                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            1336                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            854                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   131568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               483                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  126926                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             328                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         23311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        11049                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          164                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       113750                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.115833                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.013768                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             79727     70.09%     70.09% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              3817      3.36%     73.45% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              7977      7.01%     80.46% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              6820      6.00%     86.45% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3012      2.65%     89.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              2996      2.63%     91.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              7082      6.23%     97.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1377      1.21%     99.17% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               942      0.83%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        113750                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1151     39.66%     39.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  77      2.65%     42.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     42.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     42.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                325     11.20%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     53.51% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  876     30.19%     83.70% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 473     16.30%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               91076     71.76%     71.76% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                181      0.14%     71.90% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     71.90% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2930      2.31%     74.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     74.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.21% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1941      1.53%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.74% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              24118     19.00%     94.74% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              6676      5.26%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               126926                       # Type of FU issued
system.cpu06.iq.rate                         1.034324                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      2902                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.022864                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           346670                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          141710                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       112750                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             24162                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13688                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10434                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               117390                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12434                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            668                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4165                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2597                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  979                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3099                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 983                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            148023                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             307                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               23914                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               7800                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              268                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 954                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          299                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          711                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               1010                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              125334                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               23595                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1592                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       15972                       # number of nop insts executed
system.cpu06.iew.exec_refs                      30014                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  26258                       # Number of branches executed
system.cpu06.iew.exec_stores                     6419                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.021350                       # Inst execution rate
system.cpu06.iew.wb_sent                       124000                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      123184                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   72598                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   87205                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     1.003830                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.832498                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         23726                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           319                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             845                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        59964                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.045210                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.857425                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        32205     53.71%     53.71% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         7025     11.72%     65.42% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2869      4.78%     70.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1256      2.09%     72.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1545      2.58%     74.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         4905      8.18%     83.06% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          561      0.94%     83.99% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         4747      7.92%     91.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         4851      8.09%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        59964                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             122639                       # Number of instructions committed
system.cpu06.commit.committedOps               122639                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        24952                       # Number of memory references committed
system.cpu06.commit.loads                       19749                       # Number of loads committed
system.cpu06.commit.membars                       139                       # Number of memory barriers committed
system.cpu06.commit.branches                    23536                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  103876                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1435                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        13903     11.34%     11.34% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          78723     64.19%     75.53% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           115      0.09%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.35%     77.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     77.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     77.97% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.57%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.53% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         19888     16.22%     95.75% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         5212      4.25%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          122639                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                4851                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     200126                       # The number of ROB reads
system.cpu06.rob.rob_writes                    296291                       # The number of ROB writes
system.cpu06.timesIdled                           164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          8964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     956615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    108740                       # Number of Instructions Simulated
system.cpu06.committedOps                      108740                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.128508                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.128508                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.886125                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.886125                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 156143                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 84341                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11162                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8187                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   517                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  235                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             771                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          15.724556                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             24240                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             830                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           29.204819                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       925877581                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    15.724556                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.245696                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.245696                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          108300                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         108300                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        19578                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         19578                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         4304                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         4304                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           92                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           92                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        23882                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          23882                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        23882                       # number of overall hits
system.cpu06.dcache.overall_hits::total         23882                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1896                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1896                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          794                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          794                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           49                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           45                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2690                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2690                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2690                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2690                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    116479500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    116479500                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     82006136                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     82006136                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       970083                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       970083                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       454328                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       454328                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       231800                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       231800                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    198485636                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    198485636                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    198485636                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    198485636                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        21474                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        21474                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         5098                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         5098                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        26572                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        26572                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        26572                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        26572                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.088293                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.088293                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.155747                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.155747                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.347518                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.347518                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.101234                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.101234                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.101234                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.101234                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 61434.335443                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 61434.335443                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 103282.287154                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 103282.287154                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 19797.612245                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 19797.612245                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 10096.177778                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 10096.177778                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 73786.481784                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 73786.481784                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 73786.481784                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 73786.481784                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         3595                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          128                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             134                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.828358                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          128                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          387                       # number of writebacks
system.cpu06.dcache.writebacks::total             387                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1069                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1069                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          536                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          536                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           18                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1605                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1605                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1605                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1605                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          827                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          258                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           31                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           44                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1085                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1085                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     37655910                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     37655910                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     20619756                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     20619756                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       370880                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       370880                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       407968                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       407968                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       227164                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       227164                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     58275666                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     58275666                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     58275666                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     58275666                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.038512                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.038512                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.050608                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.050608                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.219858                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.219858                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.419048                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.419048                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.040832                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.040832                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.040832                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.040832                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 45533.143894                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 45533.143894                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 79921.534884                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 79921.534884                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 11963.870968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11963.870968                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9272                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9272                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 53710.291244                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 53710.291244                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 53710.291244                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 53710.291244                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             478                       # number of replacements
system.cpu06.icache.tags.tagsinuse          95.630910                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             27215                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             958                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           28.408142                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    95.630910                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.186779                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.186779                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           57608                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          57608                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        27215                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         27215                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        27215                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          27215                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        27215                       # number of overall hits
system.cpu06.icache.overall_hits::total         27215                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         1110                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1110                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         1110                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1110                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         1110                       # number of overall misses
system.cpu06.icache.overall_misses::total         1110                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     43732542                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     43732542                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     43732542                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     43732542                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     43732542                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     43732542                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        28325                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        28325                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        28325                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        28325                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        28325                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        28325                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.039188                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.039188                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.039188                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.039188                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.039188                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.039188                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 39398.686486                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 39398.686486                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 39398.686486                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 39398.686486                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 39398.686486                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 39398.686486                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          478                       # number of writebacks
system.cpu06.icache.writebacks::total             478                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          152                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          152                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          152                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          958                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          958                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          958                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          958                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          958                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          958                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     31616356                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     31616356                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     31616356                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     31616356                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     31616356                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     31616356                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.033822                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.033822                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.033822                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.033822                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.033822                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.033822                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 33002.459290                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 33002.459290                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 33002.459290                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 33002.459290                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 33002.459290                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 33002.459290                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 18347                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           15228                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             928                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              13970                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  8290                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           59.341446                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                  1286                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups           106                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                      14240                       # DTB read hits
system.cpu07.dtb.read_misses                      364                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                  14604                       # DTB read accesses
system.cpu07.dtb.write_hits                      5107                       # DTB write hits
system.cpu07.dtb.write_misses                      37                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  5144                       # DTB write accesses
system.cpu07.dtb.data_hits                      19347                       # DTB hits
system.cpu07.dtb.data_misses                      401                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                  19748                       # DTB accesses
system.cpu07.itb.fetch_hits                     15338                       # ITB hits
system.cpu07.itb.fetch_misses                      80                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                 15418                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          60896                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             7888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       111560                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     18347                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             9576                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       36041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  2053                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 66                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2123                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   15338                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 420                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            47163                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.365414                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.070253                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  26300     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    935      1.98%     57.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1390      2.95%     60.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   3183      6.75%     67.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   4251      9.01%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    472      1.00%     77.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2455      5.21%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   1214      2.57%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   6963     14.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              47163                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.301284                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.831976                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   9582                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               19539                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   15743                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1602                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  687                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved               1335                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 351                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               100625                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1371                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  687                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  10566                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6396                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        10161                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   16287                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                3056                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                97749                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 305                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  414                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                 1588                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  240                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             67116                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              125228                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         112375                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12846                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               52524                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  14592                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              301                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          273                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    5773                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              14620                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              5989                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads            1260                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           1200                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    85524                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               466                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   82582                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             280                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         15725                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         7756                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        47163                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.750991                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.353901                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             25876     54.87%     54.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              2827      5.99%     60.86% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              3787      8.03%     68.89% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              3767      7.99%     76.88% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              2479      5.26%     82.13% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              2141      4.54%     86.67% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              4491      9.52%     96.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              1047      2.22%     98.41% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               748      1.59%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         47163                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  1008     35.04%     35.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     35.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     35.04% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  76      2.64%     37.68% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     37.68% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     37.68% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                332     11.54%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     49.22% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1012     35.18%     84.39% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 449     15.61%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               57209     69.28%     69.28% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                189      0.23%     69.51% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     69.51% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2936      3.56%     73.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1928      2.33%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.40% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              15047     18.22%     93.62% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              5269      6.38%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                82582                       # Type of FU issued
system.cpu07.iq.rate                         1.356115                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      2877                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.034838                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           191494                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           88022                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        69432                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23990                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13716                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10428                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                73107                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12348                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            276                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2530                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1491                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  687                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2162                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 879                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             94029                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             171                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               14620                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               5989                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              262                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 850                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           25                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          159                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          555                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                714                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               81537                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               14605                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            1045                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        8039                       # number of nop insts executed
system.cpu07.iew.exec_refs                      19749                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  14976                       # Number of branches executed
system.cpu07.iew.exec_stores                     5144                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.338955                       # Inst execution rate
system.cpu07.iew.wb_sent                        80512                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       79860                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   46203                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   58569                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     1.311416                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.788864                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         16070                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             589                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        44702                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.731958                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.715483                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        27051     60.51%     60.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         4054      9.07%     69.58% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2113      4.73%     74.31% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1053      2.36%     76.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         1783      3.99%     80.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2293      5.13%     85.78% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          482      1.08%     86.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         2490      5.57%     92.43% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         3383      7.57%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        44702                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              77422                       # Number of instructions committed
system.cpu07.commit.committedOps                77422                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        16588                       # Number of memory references committed
system.cpu07.commit.loads                       12090                       # Number of loads committed
system.cpu07.commit.membars                       170                       # Number of memory barriers committed
system.cpu07.commit.branches                    13220                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   65304                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                767                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass         7161      9.25%      9.25% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          48588     62.76%     72.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           115      0.15%     72.16% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     72.16% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      3.72%     75.87% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.87% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.87% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      2.48%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.35% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         12260     15.84%     94.19% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         4500      5.81%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           77422                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                3383                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     133784                       # The number of ROB reads
system.cpu07.rob.rob_writes                    189426                       # The number of ROB writes
system.cpu07.timesIdled                           170                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                         13733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     968527                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     70265                       # Number of Instructions Simulated
system.cpu07.committedOps                       70265                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.866662                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.866662                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.153852                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.153852                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 102737                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 52424                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8175                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   227                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  100                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             495                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.800719                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             15718                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             556                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           28.269784                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1128243617                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.800719                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.231261                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.231261                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           71488                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          71488                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        11711                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         11711                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         3720                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         3720                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           44                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           25                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data        15431                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          15431                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        15431                       # number of overall hits
system.cpu07.dcache.overall_hits::total         15431                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1439                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1439                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          734                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          734                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           21                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           18                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2173                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2173                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2173                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2173                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    104083995                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    104083995                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     84393664                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     84393664                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       810141                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       810141                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       156465                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       156465                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       206302                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       206302                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    188477659                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    188477659                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    188477659                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    188477659                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        13150                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        13150                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         4454                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         4454                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           65                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           65                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        17604                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        17604                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        17604                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        17604                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.109430                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.109430                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.164796                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.164796                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.323077                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.323077                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.418605                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.418605                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.123438                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.123438                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.123438                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.123438                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 72330.781793                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 72330.781793                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 114977.743869                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 114977.743869                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 38578.142857                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 38578.142857                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  8692.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  8692.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 86736.152324                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 86736.152324                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 86736.152324                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 86736.152324                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2791                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             121                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    23.066116                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          241                       # number of writebacks
system.cpu07.dcache.writebacks::total             241                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          938                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          938                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          504                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          504                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1442                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1442                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1442                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1442                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          501                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          501                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          230                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          230                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           10                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           18                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          731                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          731                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          731                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          731                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     29850045                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     29850045                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     21018446                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     21018446                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       162260                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       162260                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       137921                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       137921                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       203984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       203984                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     50868491                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     50868491                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     50868491                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     50868491                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.038099                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.038099                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.051639                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.051639                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.418605                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.418605                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.041525                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.041525                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.041525                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.041525                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 59580.928144                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 59580.928144                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 91384.547826                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 91384.547826                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data        16226                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16226                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  7662.277778                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  7662.277778                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 69587.538988                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 69587.538988                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 69587.538988                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 69587.538988                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             275                       # number of replacements
system.cpu07.icache.tags.tagsinuse          89.699405                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             14478                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             735                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           19.697959                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    89.699405                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.175194                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.175194                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           31409                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          31409                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        14478                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         14478                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        14478                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          14478                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        14478                       # number of overall hits
system.cpu07.icache.overall_hits::total         14478                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          859                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          859                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          859                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          859                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          859                       # number of overall misses
system.cpu07.icache.overall_misses::total          859                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     55109289                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     55109289                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     55109289                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     55109289                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     55109289                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     55109289                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        15337                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        15337                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        15337                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        15337                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        15337                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        15337                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.056008                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.056008                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.056008                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.056008                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.056008                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.056008                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 64155.167637                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 64155.167637                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 64155.167637                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 64155.167637                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 64155.167637                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 64155.167637                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          275                       # number of writebacks
system.cpu07.icache.writebacks::total             275                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          124                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          124                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          124                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          735                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          735                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          735                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          735                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          735                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          735                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     38139211                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     38139211                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     38139211                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     38139211                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     38139211                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     38139211                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.047923                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.047923                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.047923                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.047923                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.047923                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.047923                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 51890.082993                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 51890.082993                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 51890.082993                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 51890.082993                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 51890.082993                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 51890.082993                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 19759                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           16293                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             869                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              15303                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  9325                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           60.935764                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1498                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      16072                       # DTB read hits
system.cpu08.dtb.read_misses                      330                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  16402                       # DTB read accesses
system.cpu08.dtb.write_hits                      5704                       # DTB write hits
system.cpu08.dtb.write_misses                      31                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  5735                       # DTB write accesses
system.cpu08.dtb.data_hits                      21776                       # DTB hits
system.cpu08.dtb.data_misses                      361                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  22137                       # DTB accesses
system.cpu08.itb.fetch_hits                     16901                       # ITB hits
system.cpu08.itb.fetch_misses                      68                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 16969                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          62477                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             6923                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       120524                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     19759                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            10824                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       41878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  1923                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2321                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   16901                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 363                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            52206                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.308624                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.017649                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  29220     55.97%     55.97% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1060      2.03%     58.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1688      3.23%     61.23% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   3472      6.65%     67.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   5014      9.60%     77.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    489      0.94%     78.43% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   2644      5.06%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1645      3.15%     86.64% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   6974     13.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              52206                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.316260                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.929094                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   9117                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               23496                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   17175                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1770                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  638                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1533                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 334                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               109753                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1377                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  638                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  10183                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  7360                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        13693                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   17810                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2512                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               107045                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 326                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  420                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  812                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  269                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             73108                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              136951                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         124074                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12871                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               58996                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  14112                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              385                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          360                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6682                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              16217                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              6643                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            1728                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1797                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    93582                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               638                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   91021                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             285                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         15318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         7612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        52206                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.743497                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.313559                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             28446     54.49%     54.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3144      6.02%     60.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              4164      7.98%     68.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              4173      7.99%     76.48% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3090      5.92%     82.40% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              2606      4.99%     87.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              5113      9.79%     97.18% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7               798      1.53%     98.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               672      1.29%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         52206                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1044     30.47%     30.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     30.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     30.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  77      2.25%     32.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     32.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     32.72% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                367     10.71%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     43.43% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1352     39.46%     82.90% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 586     17.10%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               63233     69.47%     69.48% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                189      0.21%     69.68% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     69.68% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2922      3.21%     72.89% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.89% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.89% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1928      2.12%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.01% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              16892     18.56%     93.57% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              5853      6.43%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                91021                       # Type of FU issued
system.cpu08.iq.rate                         1.456872                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3426                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.037640                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           213689                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           95887                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        77872                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24270                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13672                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                81931                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12512                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            276                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2401                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1530                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         1020                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  638                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2140                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1331                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            103514                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             197                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               16217                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               6643                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              350                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    9                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1313                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          158                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          503                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                661                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               90053                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               16402                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             968                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                        9294                       # number of nop insts executed
system.cpu08.iew.exec_refs                      22137                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  16548                       # Number of branches executed
system.cpu08.iew.exec_stores                     5735                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.441378                       # Inst execution rate
system.cpu08.iew.wb_sent                        88865                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       88278                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   50182                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   63252                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.412968                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.793366                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         15555                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           547                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             546                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        49832                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.751505                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.693727                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        29491     59.18%     59.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         4824      9.68%     68.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2407      4.83%     73.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1267      2.54%     76.23% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2308      4.63%     80.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2552      5.12%     85.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          585      1.17%     87.16% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         2844      5.71%     92.87% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         3554      7.13%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        49832                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              87281                       # Number of instructions committed
system.cpu08.commit.committedOps                87281                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        18929                       # Number of memory references committed
system.cpu08.commit.loads                       13816                       # Number of loads committed
system.cpu08.commit.membars                       250                       # Number of memory barriers committed
system.cpu08.commit.branches                    14846                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   73795                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                994                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass         8383      9.60%      9.60% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          54804     62.79%     72.39% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.13%     72.53% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     72.53% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      3.30%     75.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.82% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      2.20%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.02% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         14066     16.12%     94.14% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         5115      5.86%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           87281                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                3554                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     148139                       # The number of ROB reads
system.cpu08.rob.rob_writes                    208029                       # The number of ROB writes
system.cpu08.timesIdled                           168                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                         10271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     967397                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     78902                       # Number of Instructions Simulated
system.cpu08.committedOps                       78902                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.791830                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.791830                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.262897                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.262897                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 115368                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 58903                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11131                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8152                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   285                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  117                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             495                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          13.756504                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             17868                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             553                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           32.311031                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1129381755                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    13.756504                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.214945                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.214945                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           80619                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          80619                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        13274                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         13274                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         4215                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         4215                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           45                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           28                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        17489                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          17489                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        17489                       # number of overall hits
system.cpu08.dcache.overall_hits::total         17489                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1536                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1536                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          847                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          847                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           21                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           21                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2383                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2383                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2383                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2383                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data    101956071                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total    101956071                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     84735573                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     84735573                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       711626                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       711626                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       159942                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       159942                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       231800                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       231800                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    186691644                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    186691644                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    186691644                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    186691644                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        14810                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        14810                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         5062                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         5062                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           49                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        19872                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        19872                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        19872                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        19872                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.103714                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.103714                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.167325                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.167325                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.318182                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.318182                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.119917                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.119917                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.119917                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.119917                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 66377.650391                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 66377.650391                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 100041.998819                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 100041.998819                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 33886.952381                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 33886.952381                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data  7616.285714                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total  7616.285714                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 78343.115401                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 78343.115401                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 78343.115401                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 78343.115401                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2480                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.840336                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          281                       # number of writebacks
system.cpu08.dcache.writebacks::total             281                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1004                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1004                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          547                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          547                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data           11                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1551                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1551                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1551                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1551                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          532                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          532                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          300                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           19                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          832                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          832                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          832                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          832                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     30794630                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     30794630                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     23171872                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     23171872                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        67222                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        67222                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       139080                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       139080                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       230641                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       230641                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     53966502                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     53966502                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     53966502                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     53966502                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.035922                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.035922                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.059265                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.059265                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.151515                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.151515                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.387755                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.387755                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.041868                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.041868                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.041868                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.041868                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 57884.642857                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 57884.642857                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 77239.573333                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 77239.573333                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  6722.200000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6722.200000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         7320                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         7320                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 64863.584135                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 64863.584135                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 64863.584135                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 64863.584135                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             199                       # number of replacements
system.cpu08.icache.tags.tagsinuse          84.095040                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             16148                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             653                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           24.728943                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    84.095040                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.164248                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.164248                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           34445                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          34445                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        16148                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         16148                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        16148                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          16148                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        16148                       # number of overall hits
system.cpu08.icache.overall_hits::total         16148                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          748                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          748                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          748                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          748                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          748                       # number of overall misses
system.cpu08.icache.overall_misses::total          748                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     39049027                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     39049027                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     39049027                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     39049027                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     39049027                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     39049027                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        16896                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        16896                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        16896                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        16896                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        16896                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        16896                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.044271                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.044271                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.044271                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.044271                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.044271                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.044271                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 52204.581551                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 52204.581551                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 52204.581551                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 52204.581551                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 52204.581551                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 52204.581551                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          199                       # number of writebacks
system.cpu08.icache.writebacks::total             199                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           95                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           95                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           95                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          653                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          653                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          653                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          653                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          653                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          653                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     29666922                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     29666922                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     29666922                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     29666922                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     29666922                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     29666922                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.038648                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.038648                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.038648                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.038648                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.038648                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.038648                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 45431.733538                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 45431.733538                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 45431.733538                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 45431.733538                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 45431.733538                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 45431.733538                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 32656                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           25107                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            1338                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              23297                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 16428                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           70.515517                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                  3350                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           116                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits               10                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                      25791                       # DTB read hits
system.cpu09.dtb.read_misses                      403                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                  26194                       # DTB read accesses
system.cpu09.dtb.write_hits                      8483                       # DTB write hits
system.cpu09.dtb.write_misses                      32                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  8515                       # DTB write accesses
system.cpu09.dtb.data_hits                      34274                       # DTB hits
system.cpu09.dtb.data_misses                      435                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  34709                       # DTB accesses
system.cpu09.itb.fetch_hits                     29272                       # ITB hits
system.cpu09.itb.fetch_misses                      66                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                 29338                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                         130956                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       186850                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     32656                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            19788                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       58900                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  2957                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        49158                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2198                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                   29272                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 508                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples           121158                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.542201                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.627813                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  83803     69.17%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   1980      1.63%     70.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   3172      2.62%     73.42% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   5614      4.63%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   8866      7.32%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1108      0.91%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   5144      4.25%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   1952      1.61%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   9519      7.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total             121158                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.249366                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.426815                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  11867                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               27900                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   28796                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                2423                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 1014                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved               3511                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 484                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               170493                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1992                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 1014                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  13436                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  9166                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        15375                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   29551                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                3458                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               165877                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  569                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1230                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  515                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands            110708                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              201316                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         188402                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           12908                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               87286                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  23422                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              508                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          485                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    8900                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              26718                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores             10056                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads            2569                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2109                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   142513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               855                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  137241                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             364                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         26248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        12520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples       121158                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.132744                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.013159                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             83953     69.29%     69.29% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              5189      4.28%     73.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              7770      6.41%     79.99% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              6303      5.20%     85.19% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              4616      3.81%     89.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              4220      3.48%     92.48% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              6770      5.59%     98.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              1277      1.05%     99.13% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              1060      0.87%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total        121158                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  1217     30.68%     30.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     30.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     30.68% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  94      2.37%     33.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     33.05% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                335      8.44%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     41.49% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1489     37.53%     79.03% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 832     20.97%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               96475     70.30%     70.30% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                191      0.14%     70.44% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     70.44% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2932      2.14%     72.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     72.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     72.57% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1935      1.41%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.98% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              26884     19.59%     93.57% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              8820      6.43%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               137241                       # Type of FU issued
system.cpu09.iq.rate                         1.047993                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      3967                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.028905                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           375985                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          155956                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       123055                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23986                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13708                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10434                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               128848                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12356                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            949                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         4615                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         2804                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          970                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 1014                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  3749                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1658                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            160239                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             316                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               26718                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts              10056                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              456                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1617                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          313                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          734                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               1047                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              135551                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               26194                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            1690                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       16871                       # number of nop insts executed
system.cpu09.iew.exec_refs                      34709                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  27068                       # Number of branches executed
system.cpu09.iew.exec_stores                     8515                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.035088                       # Inst execution rate
system.cpu09.iew.wb_sent                       134303                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      133489                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   75936                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   94217                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     1.019342                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.805969                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         27539                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             874                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        67902                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.935878                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.814712                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        37662     55.47%     55.47% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         7397     10.89%     66.36% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         3702      5.45%     71.81% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1888      2.78%     74.59% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4         2472      3.64%     78.23% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3899      5.74%     83.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          781      1.15%     85.12% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         3892      5.73%     90.86% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         6209      9.14%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        67902                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             131450                       # Number of instructions committed
system.cpu09.commit.committedOps               131450                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        29355                       # Number of memory references committed
system.cpu09.commit.loads                       22103                       # Number of loads committed
system.cpu09.commit.membars                       305                       # Number of memory barriers committed
system.cpu09.commit.branches                    23928                       # Number of branches committed
system.cpu09.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  111956                       # Number of committed integer instructions.
system.cpu09.commit.function_calls               2197                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        14334     10.90%     10.90% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          82532     62.79%     73.69% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           115      0.09%     73.78% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     73.78% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2878      2.19%     75.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.97% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1920      1.46%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         22408     17.05%     94.47% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         7263      5.53%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          131450                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                6209                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     219395                       # The number of ROB reads
system.cpu09.rob.rob_writes                    322076                       # The number of ROB writes
system.cpu09.timesIdled                           160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          9798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     948373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    117120                       # Number of Instructions Simulated
system.cpu09.committedOps                      117120                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.118135                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.118135                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.894346                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.894346                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 171837                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 92626                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8191                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   842                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                  334                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             875                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          12.951916                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             28194                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             934                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           30.186296                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1123337570                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    12.951916                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.202374                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.202374                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          126228                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         126228                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        21562                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         21562                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         6184                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         6184                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data          116                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          116                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data          106                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          106                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data        27746                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          27746                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        27746                       # number of overall hits
system.cpu09.dcache.overall_hits::total         27746                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2241                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2241                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          915                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          915                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           64                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data           44                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           44                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3156                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3156                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3156                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3156                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data    110217423                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total    110217423                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     85128469                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     85128469                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data      1046577                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total      1046577                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       449692                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       449692                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data       275842                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total       275842                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    195345892                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    195345892                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    195345892                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    195345892                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        23803                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        23803                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         7099                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         7099                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        30902                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        30902                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        30902                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        30902                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.094148                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.094148                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.128891                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.128891                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.355556                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.355556                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.293333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.293333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.102129                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.102129                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.102129                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.102129                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 49182.250335                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 49182.250335                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 93036.578142                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 93036.578142                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 16352.765625                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 16352.765625                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 10220.272727                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 10220.272727                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 61896.670469                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 61896.670469                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 61896.670469                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 61896.670469                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2498                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    21.534483                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          438                       # number of writebacks
system.cpu09.dcache.writebacks::total             438                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1178                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1178                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          613                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          613                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data           21                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1791                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1791                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1791                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1791                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1063                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          302                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          302                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           43                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data           43                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total           43                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1365                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1365                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1365                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1365                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     36710166                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     36710166                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     22944702                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     22944702                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       518073                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       518073                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       404491                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       404491                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data       271206                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total       271206                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     59654868                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     59654868                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     59654868                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     59654868                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.044658                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.044658                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.042541                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.042541                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.238889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.238889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.286667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.286667                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.044172                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.044172                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.044172                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.044172                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 34534.492944                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 34534.492944                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 75975.834437                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 75975.834437                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 12048.209302                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12048.209302                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  9406.767442                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  9406.767442                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 43703.200000                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 43703.200000                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 43703.200000                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 43703.200000                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             443                       # number of replacements
system.cpu09.icache.tags.tagsinuse          81.647095                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             28191                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             925                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           30.476757                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    81.647095                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.159467                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.159467                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           59467                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          59467                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        28191                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         28191                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        28191                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          28191                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        28191                       # number of overall hits
system.cpu09.icache.overall_hits::total         28191                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         1080                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1080                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         1080                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1080                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         1080                       # number of overall misses
system.cpu09.icache.overall_misses::total         1080                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     42262935                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     42262935                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     42262935                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     42262935                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     42262935                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     42262935                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        29271                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        29271                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        29271                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        29271                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        29271                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        29271                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.036897                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.036897                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.036897                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.036897                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.036897                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.036897                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 39132.347222                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 39132.347222                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 39132.347222                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 39132.347222                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 39132.347222                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 39132.347222                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          443                       # number of writebacks
system.cpu09.icache.writebacks::total             443                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          155                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          155                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          155                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          925                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          925                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          925                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     30684525                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     30684525                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     30684525                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     30684525                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     30684525                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     30684525                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.031601                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.031601                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.031601                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.031601                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.031601                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.031601                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 33172.459459                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 33172.459459                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 33172.459459                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 33172.459459                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 33172.459459                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 33172.459459                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 23566                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           18657                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            1132                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              19600                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 11248                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           57.387755                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  2138                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect               10                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             86                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      17221                       # DTB read hits
system.cpu10.dtb.read_misses                      376                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  17597                       # DTB read accesses
system.cpu10.dtb.write_hits                      5388                       # DTB write hits
system.cpu10.dtb.write_misses                      29                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  5417                       # DTB write accesses
system.cpu10.dtb.data_hits                      22609                       # DTB hits
system.cpu10.dtb.data_misses                      405                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  23014                       # DTB accesses
system.cpu10.itb.fetch_hits                     20904                       # ITB hits
system.cpu10.itb.fetch_misses                      68                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 20972                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          67699                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             9250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       134737                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     23566                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            13386                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       40399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  2509                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 82                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2530                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   20904                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 471                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            53595                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.513985                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.009384                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  27063     50.50%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   1540      2.87%     53.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   2024      3.78%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   4072      7.60%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   5848     10.91%     75.65% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    739      1.38%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   3691      6.89%     83.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1244      2.32%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   7374     13.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              53595                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.348100                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.990236                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  11230                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               18808                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   21019                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1685                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  843                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               2193                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 423                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               121305                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1686                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  843                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  12346                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  8496                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8010                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   21494                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2396                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               117834                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  511                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  785                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  418                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             79788                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              145935                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         133150                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12779                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               61619                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  18169                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              256                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          230                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    6065                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              17532                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              6519                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             921                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            627                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   101785                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   98381                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             329                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         19863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         9031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        53595                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.835638                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.324896                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             27341     51.01%     51.01% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3237      6.04%     57.05% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              5962     11.12%     68.18% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              4482      8.36%     76.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              2720      5.08%     81.62% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2923      5.45%     87.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              5076      9.47%     96.54% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              1009      1.88%     98.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               845      1.58%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         53595                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1108     42.11%     42.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     42.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     42.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  90      3.42%     45.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     45.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     45.53% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                331     12.58%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     58.11% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  747     28.39%     86.51% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 355     13.49%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               69626     70.77%     70.78% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                191      0.19%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.97% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2934      2.98%     73.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.95% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1928      1.96%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.91% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              18061     18.36%     94.27% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              5637      5.73%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                98381                       # Type of FU issued
system.cpu10.iq.rate                         1.453212                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2631                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.026743                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           229054                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          108445                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        84417                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24263                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13578                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                88512                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12496                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            553                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         3397                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         2068                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         1191                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  843                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3004                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                2014                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            113145                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             294                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               17532                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               6519                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              206                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1983                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          233                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          636                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                869                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               96962                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               17597                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            1419                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       11021                       # number of nop insts executed
system.cpu10.iew.exec_refs                      23014                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  19295                       # Number of branches executed
system.cpu10.iew.exec_stores                     5417                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.432252                       # Inst execution rate
system.cpu10.iew.wb_sent                        95568                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       94841                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   55587                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   69167                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.400922                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.803664                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         20464                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             721                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        50474                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.815271                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.770520                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        29757     58.96%     58.96% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         4673      9.26%     68.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2789      5.53%     73.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1114      2.21%     75.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1534      3.04%     78.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2955      5.85%     84.84% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          590      1.17%     86.01% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2916      5.78%     91.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         4146      8.21%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        50474                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              91624                       # Number of instructions committed
system.cpu10.commit.committedOps                91624                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        18586                       # Number of memory references committed
system.cpu10.commit.loads                       14135                       # Number of loads committed
system.cpu10.commit.membars                        95                       # Number of memory barriers committed
system.cpu10.commit.branches                    16867                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   77474                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               1255                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         9367     10.22%     10.22% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          58657     64.02%     74.24% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.13%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.37% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      3.14%     77.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     77.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     77.51% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.10%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.60% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         14230     15.53%     95.14% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4457      4.86%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           91624                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                4146                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     157233                       # The number of ROB reads
system.cpu10.rob.rob_writes                    227281                       # The number of ROB writes
system.cpu10.timesIdled                           218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         14104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     962025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     82261                       # Number of Instructions Simulated
system.cpu10.committedOps                       82261                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.822978                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.822978                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.215099                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.215099                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 120760                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 63619                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   398                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  177                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             683                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.217076                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             17660                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             741                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           23.832659                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       999368612                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.217076                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.190892                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.190892                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           81021                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          81021                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        13750                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         13750                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         3664                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3664                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           70                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           47                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        17414                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          17414                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        17414                       # number of overall hits
system.cpu10.dcache.overall_hits::total         17414                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1730                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1730                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          711                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          711                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           35                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           27                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2441                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2441                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2441                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2441                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    107195910                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    107195910                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     82171866                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     82171866                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       899384                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       899384                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       214415                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       214415                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       249185                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       249185                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    189367776                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    189367776                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    189367776                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    189367776                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        15480                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        15480                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         4375                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4375                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        19855                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        19855                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        19855                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        19855                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.111757                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.111757                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.162514                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.162514                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.364865                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.364865                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.122941                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.122941                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.122941                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.122941                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 61962.953757                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 61962.953757                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 115572.244726                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 115572.244726                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 25696.685714                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 25696.685714                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  7941.296296                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  7941.296296                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 77577.950020                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 77577.950020                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 77577.950020                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 77577.950020                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2712                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          120                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             138                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    19.652174                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          372                       # number of writebacks
system.cpu10.dcache.writebacks::total             372                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1023                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1023                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          491                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          491                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data           13                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1514                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1514                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1514                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1514                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          707                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          707                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          220                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          220                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           22                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           27                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          927                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          927                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     34802452                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     34802452                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20983676                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20983676                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       228323                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       228323                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       188917                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       188917                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       243390                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       243390                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     55786128                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     55786128                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     55786128                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     55786128                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.045672                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.045672                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.050286                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.050286                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.209524                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.209524                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.364865                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.364865                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.046688                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.046688                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.046688                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.046688                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 49225.533239                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 49225.533239                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 95380.345455                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 95380.345455                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 10378.318182                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10378.318182                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  6996.925926                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  6996.925926                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 60179.210356                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 60179.210356                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 60179.210356                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 60179.210356                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             354                       # number of replacements
system.cpu10.icache.tags.tagsinuse          77.148032                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             19927                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             828                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           24.066425                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    77.148032                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.150680                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.150680                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           42624                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          42624                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        19927                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         19927                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        19927                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          19927                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        19927                       # number of overall hits
system.cpu10.icache.overall_hits::total         19927                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          971                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          971                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          971                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          971                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          971                       # number of overall misses
system.cpu10.icache.overall_misses::total          971                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     52600049                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     52600049                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     52600049                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     52600049                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     52600049                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     52600049                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        20898                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        20898                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        20898                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        20898                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        20898                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        20898                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.046464                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.046464                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.046464                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.046464                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.046464                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.046464                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 54171.008239                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 54171.008239                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 54171.008239                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 54171.008239                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 54171.008239                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 54171.008239                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          354                       # number of writebacks
system.cpu10.icache.writebacks::total             354                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          143                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          143                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          143                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          828                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          828                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          828                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          828                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          828                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          828                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     37056700                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     37056700                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     37056700                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     37056700                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     37056700                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     37056700                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.039621                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.039621                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.039621                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.039621                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.039621                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.039621                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 44754.468599                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 44754.468599                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 44754.468599                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 44754.468599                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 44754.468599                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 44754.468599                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  9709                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            7631                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             727                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               7929                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  3109                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           39.210493                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   800                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            94                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             93                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           23                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                       6449                       # DTB read hits
system.cpu11.dtb.read_misses                      336                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                   6785                       # DTB read accesses
system.cpu11.dtb.write_hits                      3426                       # DTB write hits
system.cpu11.dtb.write_misses                      30                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                  3456                       # DTB write accesses
system.cpu11.dtb.data_hits                       9875                       # DTB hits
system.cpu11.dtb.data_misses                      366                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  10241                       # DTB accesses
system.cpu11.itb.fetch_hits                      7387                       # ITB hits
system.cpu11.itb.fetch_misses                      70                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                  7457                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          87601                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             5549                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        66365                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      9709                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             3910                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       22260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  1629                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        49766                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2118                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    7387                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 301                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            80624                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.823142                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.237837                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  69200     85.83%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    840      1.04%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    911      1.13%     88.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    873      1.08%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   1623      2.01%     91.10% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    348      0.43%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    508      0.63%     92.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                    764      0.95%     93.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   5557      6.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              80624                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.110832                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.757583                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   7361                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               13891                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    7833                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1206                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  567                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                887                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 255                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                57092                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1028                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  567                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   8088                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7264                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         4769                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    8246                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1924                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                54751                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 296                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  415                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  764                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  200                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands             39905                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups               76929                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          64092                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12832                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps               27191                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12714                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              132                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          108                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    4298                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               6856                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              4207                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             321                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            276                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    49059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               134                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   46097                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             286                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         13689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         6795                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        80624                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.571753                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.620964                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             69153     85.77%     85.77% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1899      2.36%     88.13% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1823      2.26%     90.39% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              1120      1.39%     91.78% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1569      1.95%     93.72% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              1550      1.92%     95.65% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              2070      2.57%     98.21% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7               774      0.96%     99.17% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8               666      0.83%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         80624                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1023     51.48%     51.48% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     51.48% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     51.48% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  74      3.72%     55.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     55.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     55.21% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                332     16.71%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     71.92% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  412     20.73%     92.65% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 146      7.35%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               30457     66.07%     66.08% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                187      0.41%     66.49% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     66.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2938      6.37%     72.86% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.86% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.86% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1929      4.18%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.04% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               7026     15.24%     92.29% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              3556      7.71%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                46097                       # Type of FU issued
system.cpu11.iq.rate                         0.526215                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      1987                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.043105                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           151574                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           49303                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        33497                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23517                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13602                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10424                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                35987                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12093                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads            220                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1979                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         1261                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  567                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  2352                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1591                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             51531                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             134                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                6856                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               4207                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              104                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1564                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          449                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                580                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               45220                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                6785                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             877                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                        2338                       # number of nop insts executed
system.cpu11.iew.exec_refs                      10241                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   6839                       # Number of branches executed
system.cpu11.iew.exec_stores                     3456                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.516204                       # Inst execution rate
system.cpu11.iew.wb_sent                        44492                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       43921                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   26043                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   36505                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.501376                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.713409                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         13929                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             480                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        28744                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.293731                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.541073                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        20891     72.68%     72.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1          964      3.35%     76.03% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         1598      5.56%     81.59% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          626      2.18%     83.77% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1033      3.59%     87.36% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5          248      0.86%     88.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          418      1.45%     89.68% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          459      1.60%     91.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         2507      8.72%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        28744                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              37187                       # Number of instructions committed
system.cpu11.commit.committedOps                37187                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         7823                       # Number of memory references committed
system.cpu11.commit.loads                        4877                       # Number of loads committed
system.cpu11.commit.membars                        21                       # Number of memory barriers committed
system.cpu11.commit.branches                     5274                       # Number of branches committed
system.cpu11.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   30835                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                434                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass         1687      4.54%      4.54% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          22745     61.16%     65.70% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           113      0.30%     66.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     66.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2878      7.74%     73.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     73.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     73.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1920      5.16%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          4898     13.17%     92.08% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2946      7.92%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           37187                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                2507                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      76456                       # The number of ROB reads
system.cpu11.rob.rob_writes                    104334                       # The number of ROB writes
system.cpu11.timesIdled                           133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          6977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     991728                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     35504                       # Number of Instructions Simulated
system.cpu11.committedOps                       35504                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.467356                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.467356                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.405292                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.405292                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  55110                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 25867                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11163                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8169                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   126                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             391                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.378919                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              6943                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             451                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           15.394678                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1106185529                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.378919                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.177796                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.177796                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           35048                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          35048                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         4426                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          4426                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         2400                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         2400                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           38                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           13                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data         6826                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           6826                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         6826                       # number of overall hits
system.cpu11.dcache.overall_hits::total          6826                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1220                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1220                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          518                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          518                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           10                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           13                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1738                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1738                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1738                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1738                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     94861832                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     94861832                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     74144637                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     74144637                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       667584                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       667584                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       141398                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       141398                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data       171532                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       171532                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    169006469                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    169006469                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    169006469                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    169006469                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         5646                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         5646                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         2918                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         2918                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           48                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         8564                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         8564                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         8564                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         8564                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.216082                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.216082                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.177519                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.177519                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.208333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.208333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.202943                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.202943                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.202943                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.202943                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 77755.600000                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 77755.600000                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 143136.364865                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 143136.364865                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 66758.400000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 66758.400000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 10876.769231                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 10876.769231                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 97241.926928                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 97241.926928                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 97241.926928                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 97241.926928                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         1955                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs              88                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    22.215909                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    69.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          192                       # number of writebacks
system.cpu11.dcache.writebacks::total             192                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          834                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          834                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          389                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          389                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            8                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1223                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1223                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1223                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1223                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          386                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          386                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          129                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          515                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          515                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     27430053                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     27430053                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     17751228                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     17751228                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11590                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11590                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       128649                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       128649                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data       169214                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       169214                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     45181281                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     45181281                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     45181281                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     45181281                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.068367                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.068367                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.044208                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.044208                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.060135                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.060135                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.060135                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.060135                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 71062.313472                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 71062.313472                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 137606.418605                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 137606.418605                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5795                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5795                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  9896.076923                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  9896.076923                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 87730.642718                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 87730.642718                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 87730.642718                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 87730.642718                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             112                       # number of replacements
system.cpu11.icache.tags.tagsinuse          66.590118                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              6785                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             522                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           12.998084                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    66.590118                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.130059                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.130059                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           15290                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          15290                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         6785                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          6785                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         6785                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           6785                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         6785                       # number of overall hits
system.cpu11.icache.overall_hits::total          6785                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          599                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          599                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          599                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          599                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          599                       # number of overall misses
system.cpu11.icache.overall_misses::total          599                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     29841930                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     29841930                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     29841930                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     29841930                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     29841930                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     29841930                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         7384                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         7384                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         7384                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         7384                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         7384                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         7384                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.081121                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.081121                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.081121                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.081121                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.081121                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.081121                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 49819.582638                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 49819.582638                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 49819.582638                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 49819.582638                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 49819.582638                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 49819.582638                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          112                       # number of writebacks
system.cpu11.icache.writebacks::total             112                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           77                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           77                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           77                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          522                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          522                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          522                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          522                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          522                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     21732407                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     21732407                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     21732407                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     21732407                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     21732407                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     21732407                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.070693                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.070693                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.070693                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.070693                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.070693                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.070693                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 41632.963602                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 41632.963602                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 41632.963602                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 41632.963602                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 41632.963602                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 41632.963602                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  7098                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            5638                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             626                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               5745                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  1908                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           33.211488                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   553                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                       5981                       # DTB read hits
system.cpu12.dtb.read_misses                      288                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                   6269                       # DTB read accesses
system.cpu12.dtb.write_hits                      3202                       # DTB write hits
system.cpu12.dtb.write_misses                      25                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  3227                       # DTB write accesses
system.cpu12.dtb.data_hits                       9183                       # DTB hits
system.cpu12.dtb.data_misses                      313                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                   9496                       # DTB accesses
system.cpu12.itb.fetch_hits                      6046                       # ITB hits
system.cpu12.itb.fetch_misses                      74                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                  6120                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                          83701                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             4596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        54623                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      7098                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             2461                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       20579                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  1409                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        48529                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2282                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                    6046                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 247                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            76722                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.711960                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.119578                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  67616     88.13%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    598      0.78%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    586      0.76%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    741      0.97%     90.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   1154      1.50%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    306      0.40%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    479      0.62%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                    326      0.42%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   4916      6.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              76722                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.084802                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.652597                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   6587                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               14121                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    5837                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1164                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  484                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                592                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 228                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                46644                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 951                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  484                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   7265                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  6562                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         5267                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    6247                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2368                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                44778                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 287                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  710                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1167                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  173                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands             33223                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups               64135                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          51510                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12621                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  11137                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               96                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4443                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               6082                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              3897                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             263                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            287                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    40496                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   38208                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             246                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         11907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         5935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        76722                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.498006                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.536529                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             67210     87.60%     87.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              1728      2.25%     89.85% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1363      1.78%     91.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              1073      1.40%     93.03% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              1330      1.73%     94.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               873      1.14%     95.90% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              1794      2.34%     98.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7               722      0.94%     99.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               629      0.82%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         76722                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                   957     49.61%     49.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     49.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     49.61% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  83      4.30%     53.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     53.91% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                365     18.92%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     72.84% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  409     21.20%     94.04% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 115      5.96%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               23374     61.18%     61.19% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                195      0.51%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     61.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2904      7.60%     69.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     69.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     69.30% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1927      5.04%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.34% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               6490     16.99%     91.33% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              3314      8.67%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                38208                       # Type of FU issued
system.cpu12.iq.rate                         0.456482                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      1929                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.050487                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           131647                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           39233                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        25647                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23666                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13288                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10375                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                27949                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12184                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            217                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1669                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         1107                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  484                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2205                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1240                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             41958                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             172                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                6082                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               3897                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1211                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          114                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          367                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                481                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               37422                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                6269                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             786                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                        1364                       # number of nop insts executed
system.cpu12.iew.exec_refs                       9496                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   4842                       # Number of branches executed
system.cpu12.iew.exec_stores                     3227                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.447091                       # Inst execution rate
system.cpu12.iew.wb_sent                        36522                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       36022                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   21380                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   30418                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.430365                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.702873                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         11937                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             406                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        26365                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.119515                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.432478                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        20183     76.55%     76.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1          875      3.32%     79.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         1125      4.27%     84.14% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          630      2.39%     86.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          618      2.34%     88.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5          260      0.99%     89.86% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          207      0.79%     90.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          249      0.94%     91.59% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         2218      8.41%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        26365                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              29516                       # Number of instructions committed
system.cpu12.commit.committedOps                29516                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         7203                       # Number of memory references committed
system.cpu12.commit.loads                        4413                       # Number of loads committed
system.cpu12.commit.membars                        17                       # Number of memory barriers committed
system.cpu12.commit.branches                     3498                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                216                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          833      2.82%      2.82% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          16552     56.08%     58.90% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           113      0.38%     59.28% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     59.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      9.75%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     69.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      6.50%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.54% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          4430     15.01%     90.55% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2790      9.45%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           29516                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                2218                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      64794                       # The number of ROB reads
system.cpu12.rob.rob_writes                     84723                       # The number of ROB writes
system.cpu12.timesIdled                           130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          6979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     995628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu12.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.917733                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.917733                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.342732                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.342732                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  43944                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 19991                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11117                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8121                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                    95                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             397                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.220118                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              6134                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           13.481319                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1101160105                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.220118                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.159689                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.159689                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           31796                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          31796                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3793                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3793                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         2291                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         2291                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           22                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data         6084                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           6084                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         6084                       # number of overall hits
system.cpu12.dcache.overall_hits::total          6084                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1218                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1218                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          477                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            9                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         1695                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1695                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         1695                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1695                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    113031475                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    113031475                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     68114361                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     68114361                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       355813                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       355813                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       338428                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       338428                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    181145836                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    181145836                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    181145836                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    181145836                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         5011                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         5011                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         7779                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         7779                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         7779                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         7779                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.243065                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.243065                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.172327                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.172327                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.409091                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.409091                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.217894                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.217894                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.217894                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.217894                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 92800.882594                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 92800.882594                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 142797.402516                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 142797.402516                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 71162.600000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 71162.600000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 37603.111111                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 37603.111111                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 106870.699705                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 106870.699705                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 106870.699705                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 106870.699705                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2449                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             108                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    22.675926                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu12.dcache.writebacks::total             249                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          833                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          833                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          366                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          366                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1199                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1199                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1199                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1199                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          385                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          111                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          496                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          496                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          496                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          496                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     30813174                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     30813174                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     17673574                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     17673574                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        12749                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       327997                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       327997                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     48486748                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     48486748                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     48486748                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     48486748                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.076831                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.076831                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.040101                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.040101                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.063761                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.063761                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.063761                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.063761                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 80034.218182                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 80034.218182                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 159221.387387                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 159221.387387                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6374.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 36444.111111                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 36444.111111                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 97755.540323                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 97755.540323                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 97755.540323                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 97755.540323                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              57                       # number of replacements
system.cpu12.icache.tags.tagsinuse          58.044707                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              5541                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           12.650685                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    58.044707                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.113369                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.113369                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          304                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           12530                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          12530                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         5541                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          5541                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         5541                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           5541                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         5541                       # number of overall hits
system.cpu12.icache.overall_hits::total          5541                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          505                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          505                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          505                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          505                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          505                       # number of overall misses
system.cpu12.icache.overall_misses::total          505                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     22279457                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     22279457                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     22279457                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     22279457                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     22279457                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     22279457                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         6046                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         6046                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         6046                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         6046                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         6046                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         6046                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.083526                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.083526                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.083526                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.083526                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.083526                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.083526                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 44117.736634                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 44117.736634                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 44117.736634                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 44117.736634                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 44117.736634                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 44117.736634                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu12.icache.writebacks::total              57                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           67                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           67                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           67                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          438                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          438                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          438                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     16633968                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     16633968                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     16633968                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     16633968                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     16633968                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     16633968                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.072445                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.072445                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.072445                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.072445                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.072445                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.072445                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 37977.095890                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 37977.095890                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 37977.095890                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 37977.095890                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 37977.095890                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 37977.095890                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 30995                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           22727                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            1320                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              22099                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 15325                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           69.347029                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                  3660                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                7                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses            106                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                      24920                       # DTB read hits
system.cpu13.dtb.read_misses                      429                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                  25349                       # DTB read accesses
system.cpu13.dtb.write_hits                      8956                       # DTB write hits
system.cpu13.dtb.write_misses                      33                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  8989                       # DTB write accesses
system.cpu13.dtb.data_hits                      33876                       # DTB hits
system.cpu13.dtb.data_misses                      462                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  34338                       # DTB accesses
system.cpu13.itb.fetch_hits                     27631                       # ITB hits
system.cpu13.itb.fetch_misses                      75                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                 27706                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                         131253                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10047                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       180126                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     30995                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            18992                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       55667                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  2921                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        48379                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2004                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                   27631                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 445                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples           117673                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.530733                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.636396                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  81848     69.56%     69.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2060      1.75%     71.31% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   3115      2.65%     73.95% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   5035      4.28%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   8299      7.05%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1421      1.21%     86.49% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   4570      3.88%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   1590      1.35%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   9735      8.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total             117673                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.236147                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.372357                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  12073                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               26269                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   27554                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2387                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 1011                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved               3909                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 466                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               163944                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                2003                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 1011                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  13626                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  9276                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        13648                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   28284                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                3449                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               159332                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 334                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  711                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1412                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  428                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands            106441                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              192238                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         179423                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12810                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               82762                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  23679                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              442                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          423                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    8397                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              25855                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores             10590                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads            2507                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           1432                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   136276                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               756                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  131075                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             390                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         26185                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        12568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          175                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples       117673                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.113892                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.019602                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             82406     70.03%     70.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              5121      4.35%     74.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              7031      5.98%     80.36% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              6071      5.16%     85.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              4283      3.64%     89.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              4036      3.43%     92.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              5873      4.99%     97.58% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              1687      1.43%     99.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              1165      0.99%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total        117673                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  1203     32.23%     32.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     32.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     32.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  89      2.38%     34.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     34.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     34.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                348      9.32%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     43.93% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1276     34.18%     78.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 817     21.89%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               90611     69.13%     69.13% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                178      0.14%     69.27% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     69.27% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2936      2.24%     71.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     71.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     71.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1927      1.47%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.98% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              26061     19.88%     92.86% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              9358      7.14%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               131075                       # Type of FU issued
system.cpu13.iq.rate                         0.998644                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      3733                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.028480                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           359910                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          149693                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       116581                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             24036                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13572                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               122427                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12377                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           1265                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         4610                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3023                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         1022                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 1011                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3583                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1582                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            153080                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             314                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               25855                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts              10590                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              394                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   37                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1537                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          330                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          698                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               1028                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              129212                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               25349                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            1863                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       16048                       # number of nop insts executed
system.cpu13.iew.exec_refs                      34338                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  25399                       # Number of branches executed
system.cpu13.iew.exec_stores                     8989                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.984450                       # Inst execution rate
system.cpu13.iew.wb_sent                       127906                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      126995                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   72033                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   90543                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.967559                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.795567                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         27293                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           581                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             871                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        65287                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.903258                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.840254                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        37347     57.20%     57.20% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         6387      9.78%     66.99% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3752      5.75%     72.73% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1757      2.69%     75.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         2241      3.43%     78.86% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3241      4.96%     83.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          819      1.25%     85.08% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2931      4.49%     89.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         6812     10.43%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        65287                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             124258                       # Number of instructions committed
system.cpu13.commit.committedOps               124258                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        28812                       # Number of memory references committed
system.cpu13.commit.loads                       21245                       # Number of loads committed
system.cpu13.commit.membars                       276                       # Number of memory barriers committed
system.cpu13.commit.branches                    22285                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  105783                       # Number of committed integer instructions.
system.cpu13.commit.function_calls               2480                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        13415     10.80%     10.80% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          76834     61.83%     72.63% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.09%     72.72% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     72.72% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      2.32%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      1.55%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.58% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         21521     17.32%     93.90% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         7577      6.10%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          124258                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                6812                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     208739                       # The number of ROB reads
system.cpu13.rob.rob_writes                    307103                       # The number of ROB writes
system.cpu13.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                         13580                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     948076                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    110847                       # Number of Instructions Simulated
system.cpu13.committedOps                      110847                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.184092                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.184092                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.844529                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.844529                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 161757                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 87747                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11152                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8160                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   755                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  391                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             895                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.256701                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             27412                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             953                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           28.763903                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1101192557                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.256701                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.144636                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.144636                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          122479                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         122479                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        20474                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         20474                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         6427                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         6427                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data          149                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          149                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data          128                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data        26901                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          26901                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        26901                       # number of overall hits
system.cpu13.dcache.overall_hits::total         26901                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2069                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2069                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          958                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          958                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           61                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           52                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         3027                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         3027                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         3027                       # number of overall misses
system.cpu13.dcache.overall_misses::total         3027                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    109371353                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    109371353                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     89030826                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     89030826                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data      1073234                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total      1073234                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       543571                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       543571                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       237595                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       237595                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    198402179                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    198402179                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    198402179                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    198402179                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        22543                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        22543                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         7385                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         7385                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        29928                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        29928                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        29928                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        29928                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.091780                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.091780                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.129722                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.129722                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.290476                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.290476                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.288889                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.288889                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.101143                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.101143                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.101143                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.101143                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 52861.939584                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 52861.939584                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 92934.056367                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 92934.056367                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data        17594                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total        17594                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 10453.288462                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 10453.288462                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 65544.162207                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 65544.162207                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 65544.162207                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 65544.162207                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2476                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             115                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.530435                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          461                       # number of writebacks
system.cpu13.dcache.writebacks::total             461                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1100                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1100                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          655                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          655                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data           15                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1755                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1755                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1755                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1755                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          969                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          303                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          303                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           46                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           51                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1272                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1272                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1272                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1272                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     36760003                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     36760003                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     22641046                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     22641046                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       588772                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       588772                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       486780                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       486780                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       235277                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       235277                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     59401049                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     59401049                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     59401049                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     59401049                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.042985                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.042985                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.041029                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.041029                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.219048                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.219048                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.283333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.283333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.042502                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.042502                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.042502                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.042502                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 37936.019608                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 37936.019608                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 74722.924092                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 74722.924092                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 12799.391304                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12799.391304                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  9544.705882                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  9544.705882                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 46698.937893                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 46698.937893                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 46698.937893                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 46698.937893                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             441                       # number of replacements
system.cpu13.icache.tags.tagsinuse          62.318324                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             26593                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             904                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           29.417035                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    62.318324                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.121715                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.121715                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           56162                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          56162                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        26593                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         26593                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        26593                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          26593                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        26593                       # number of overall hits
system.cpu13.icache.overall_hits::total         26593                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         1036                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1036                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         1036                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1036                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         1036                       # number of overall misses
system.cpu13.icache.overall_misses::total         1036                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     50362027                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     50362027                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     50362027                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     50362027                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     50362027                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     50362027                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        27629                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        27629                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        27629                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        27629                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        27629                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        27629                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.037497                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.037497                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.037497                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.037497                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.037497                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.037497                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 48611.995174                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 48611.995174                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 48611.995174                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 48611.995174                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 48611.995174                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 48611.995174                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          441                       # number of writebacks
system.cpu13.icache.writebacks::total             441                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          132                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          132                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          132                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          904                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          904                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          904                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          904                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     37267645                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     37267645                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     37267645                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     37267645                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     37267645                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     37267645                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.032719                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.032719                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.032719                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.032719                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.032719                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.032719                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 41225.271018                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 41225.271018                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 41225.271018                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 41225.271018                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 41225.271018                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 41225.271018                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 32118                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           25690                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1304                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              22271                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 16530                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           74.222083                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  2763                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           119                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      25088                       # DTB read hits
system.cpu14.dtb.read_misses                      423                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  25511                       # DTB read accesses
system.cpu14.dtb.write_hits                      7399                       # DTB write hits
system.cpu14.dtb.write_misses                      31                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  7430                       # DTB write accesses
system.cpu14.dtb.data_hits                      32487                       # DTB hits
system.cpu14.dtb.data_misses                      454                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  32941                       # DTB accesses
system.cpu14.itb.fetch_hits                     29561                       # ITB hits
system.cpu14.itb.fetch_misses                      74                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 29635                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         125595                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             8886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       180695                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     32118                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            19301                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       54072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  2885                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                349                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        48679                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2288                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   29561                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 479                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           115761                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.560932                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.612335                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  79492     68.67%     68.67% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1557      1.35%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   2509      2.17%     72.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   6442      5.56%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   8710      7.52%     85.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1096      0.95%     86.22% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   6036      5.21%     91.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   1094      0.95%     92.38% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   8825      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             115761                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.255727                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.438712                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  11664                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               23495                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   28712                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2227                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  984                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               2944                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 474                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               164376                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2057                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  984                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  13098                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8755                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        11097                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   29394                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3754                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               159856                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 323                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  833                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 2066                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  239                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            105916                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              190899                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         178050                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12843                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               83335                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  22581                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              373                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          349                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    7706                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              25969                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              8944                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            1832                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           1228                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   136930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               595                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  131766                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             385                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         25324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        12229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          158                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       115761                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.138259                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.025366                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             80224     69.30%     69.30% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4308      3.72%     73.02% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              8049      6.95%     79.98% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              7161      6.19%     86.16% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3407      2.94%     89.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              2925      2.53%     91.63% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              7183      6.21%     97.84% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1506      1.30%     99.14% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8               998      0.86%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        115761                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1140     34.95%     34.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     34.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     34.95% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  89      2.73%     37.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     37.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     37.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                343     10.52%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     48.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1068     32.74%     80.93% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 622     19.07%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               92821     70.44%     70.45% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                186      0.14%     70.59% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     70.59% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2932      2.23%     72.81% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     72.81% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     72.81% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1927      1.46%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.28% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              26144     19.84%     94.12% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              7752      5.88%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               131766                       # Type of FU issued
system.cpu14.iq.rate                         1.049134                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      3262                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.024756                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           359006                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          149281                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       117410                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23934                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13614                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10418                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               122696                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12328                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            861                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4524                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2870                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         1039                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  984                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3441                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                1235                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            154292                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             278                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               25969                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               8944                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              315                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                1204                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          285                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          721                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1006                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              130038                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               25511                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1728                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       16767                       # number of nop insts executed
system.cpu14.iew.exec_refs                      32941                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  26720                       # Number of branches executed
system.cpu14.iew.exec_stores                     7430                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.035376                       # Inst execution rate
system.cpu14.iew.wb_sent                       128664                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      127828                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   74243                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   89554                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.017779                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.829031                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         26003                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           437                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             846                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        63194                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.003355                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.844175                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        34324     54.32%     54.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         7496     11.86%     66.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2929      4.63%     70.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1542      2.44%     73.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1503      2.38%     75.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         4993      7.90%     83.53% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          499      0.79%     84.32% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4615      7.30%     91.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         5293      8.38%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        63194                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             126600                       # Number of instructions committed
system.cpu14.commit.committedOps               126600                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        27519                       # Number of memory references committed
system.cpu14.commit.loads                       21445                       # Number of loads committed
system.cpu14.commit.membars                       201                       # Number of memory barriers committed
system.cpu14.commit.branches                    23739                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  107240                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               1626                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        14403     11.38%     11.38% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          79554     62.84%     74.22% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.09%     74.31% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.31% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.27%     76.58% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     76.58% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     76.58% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.52%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.10% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         21646     17.10%     95.19% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         6084      4.81%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          126600                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                5293                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     209204                       # The number of ROB reads
system.cpu14.rob.rob_writes                    309091                       # The number of ROB writes
system.cpu14.timesIdled                           154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          9834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     953734                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    112201                       # Number of Instructions Simulated
system.cpu14.committedOps                      112201                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.119375                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.119375                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.893356                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.893356                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 161597                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 87821                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11158                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8162                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   644                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  279                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             825                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           8.572876                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             26597                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             885                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           30.053107                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1101227327                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     8.572876                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.133951                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.133951                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          118634                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         118634                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        21139                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         21139                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         5076                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         5076                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          102                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           80                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           80                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        26215                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          26215                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        26215                       # number of overall hits
system.cpu14.dcache.overall_hits::total         26215                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2009                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2009                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          871                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          871                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           50                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           47                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2880                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2880                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2880                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2880                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    142434146                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    142434146                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     82681824                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     82681824                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       872727                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       872727                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       704672                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       704672                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        66063                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        66063                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    225115970                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    225115970                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    225115970                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    225115970                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        23148                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        23148                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         5947                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         5947                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        29095                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        29095                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        29095                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        29095                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.086789                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.086789                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.146460                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.146460                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.328947                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.328947                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.370079                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.370079                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.098986                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.098986                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.098986                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.098986                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 70898.031857                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 70898.031857                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 94927.467279                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 94927.467279                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 17454.540000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 17454.540000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 14993.021277                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 14993.021277                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 78165.267361                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 78165.267361                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 78165.267361                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 78165.267361                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2593                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             125                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.744000                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          394                       # number of writebacks
system.cpu14.dcache.writebacks::total             394                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1093                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1093                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          593                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          593                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           16                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1686                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1686                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1686                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1686                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          916                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          916                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          278                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           34                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           47                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1194                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1194                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1194                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1194                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     40894156                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     40894156                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     21455390                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     21455390                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       427671                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       427671                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       653676                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       653676                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        62586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        62586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     62349546                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     62349546                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     62349546                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     62349546                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.039571                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.039571                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.046746                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.046746                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.223684                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.370079                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.041038                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.041038                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.041038                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.041038                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 44644.275109                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 44644.275109                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 77177.661871                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 77177.661871                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 12578.558824                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12578.558824                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data        13908                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total        13908                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 52219.050251                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 52219.050251                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 52219.050251                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 52219.050251                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             433                       # number of replacements
system.cpu14.icache.tags.tagsinuse          59.399437                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             28518                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             915                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           31.167213                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    59.399437                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.116015                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.116015                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          183                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           60029                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          60029                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        28518                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         28518                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        28518                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          28518                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        28518                       # number of overall hits
system.cpu14.icache.overall_hits::total         28518                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1039                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1039                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1039                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1039                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1039                       # number of overall misses
system.cpu14.icache.overall_misses::total         1039                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     40163047                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     40163047                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     40163047                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     40163047                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     40163047                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     40163047                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        29557                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        29557                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        29557                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        29557                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        29557                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        29557                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.035152                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.035152                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.035152                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.035152                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.035152                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.035152                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 38655.483157                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 38655.483157                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 38655.483157                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 38655.483157                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 38655.483157                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 38655.483157                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          433                       # number of writebacks
system.cpu14.icache.writebacks::total             433                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          124                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          124                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          124                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          915                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          915                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          915                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     30523644                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     30523644                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     30523644                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     30523644                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     30523644                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     30523644                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.030957                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.030957                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.030957                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.030957                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.030957                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.030957                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 33359.173770                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 33359.173770                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 33359.173770                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 33359.173770                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 33359.173770                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 33359.173770                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  7132                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5634                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             639                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5763                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1880                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           32.621898                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   561                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6169                       # DTB read hits
system.cpu15.dtb.read_misses                      322                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6491                       # DTB read accesses
system.cpu15.dtb.write_hits                      3240                       # DTB write hits
system.cpu15.dtb.write_misses                      26                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3266                       # DTB write accesses
system.cpu15.dtb.data_hits                       9409                       # DTB hits
system.cpu15.dtb.data_misses                      348                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                   9757                       # DTB accesses
system.cpu15.itb.fetch_hits                      6172                       # ITB hits
system.cpu15.itb.fetch_misses                      77                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  6249                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          86342                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4882                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        54966                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      7132                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2441                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       19092                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1437                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        50395                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2398                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    6172                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 275                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            77519                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.709065                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.117506                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  68379     88.21%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    623      0.80%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    527      0.68%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    755      0.97%     90.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1168      1.51%     92.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    305      0.39%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    490      0.63%     93.20% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    289      0.37%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   4983      6.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              77519                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.082602                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.636608                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6630                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               12927                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5930                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1150                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  487                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                608                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                47068                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1026                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  487                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7288                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  7060                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         4382                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6368                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1539                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                45137                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 329                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  463                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  474                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  118                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             33520                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               64625                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          51787                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12834                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               22135                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11385                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              100                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4137                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6195                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3930                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             263                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            340                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    40923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   38739                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             259                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         12258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         6000                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        77519                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.499736                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.544734                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             67999     87.72%     87.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1671      2.16%     89.87% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1344      1.73%     91.61% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1027      1.32%     92.93% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1353      1.75%     94.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               919      1.19%     95.86% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1788      2.31%     98.17% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               780      1.01%     99.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               638      0.82%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         77519                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   968     50.16%     50.16% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     50.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     50.26% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  84      4.35%     54.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     54.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                333     17.25%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     71.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  430     22.28%     94.15% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 113      5.85%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               23596     60.91%     60.92% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                202      0.52%     61.44% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.44% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2940      7.59%     69.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     69.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     69.03% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1927      4.97%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.01% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               6717     17.34%     91.34% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3353      8.66%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                38739                       # Type of FU issued
system.cpu15.iq.rate                         0.448669                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1930                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.049821                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           133243                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           39788                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        25932                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23943                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13512                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                28349                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12316                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            211                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1765                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1121                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  487                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1795                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1769                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             42373                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             160                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6195                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               3930                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1748                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          103                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          392                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                495                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               37900                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6491                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             839                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        1351                       # number of nop insts executed
system.cpu15.iew.exec_refs                       9757                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4909                       # Number of branches executed
system.cpu15.iew.exec_stores                     3266                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.438952                       # Inst execution rate
system.cpu15.iew.wb_sent                        36885                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       36349                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   21452                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   30453                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.420989                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.704430                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         12385                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             408                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        25260                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.170744                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.480508                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        19094     75.59%     75.59% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          874      3.46%     79.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1112      4.40%     83.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          614      2.43%     85.88% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          623      2.47%     88.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          251      0.99%     89.34% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          205      0.81%     90.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          240      0.95%     91.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2247      8.90%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        25260                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              29573                       # Number of instructions committed
system.cpu15.commit.committedOps                29573                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7239                       # Number of memory references committed
system.cpu15.commit.loads                        4430                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                     3507                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   24117                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                216                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          813      2.75%      2.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          16594     56.11%     58.86% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.38%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      9.73%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      6.49%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4446     15.03%     90.50% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2809      9.50%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           29573                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2247                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      64139                       # The number of ROB reads
system.cpu15.rob.rob_writes                     85768                       # The number of ROB writes
system.cpu15.timesIdled                           121                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8823                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     992987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     28764                       # Number of Instructions Simulated
system.cpu15.committedOps                       28764                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             3.001738                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       3.001738                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.333140                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.333140                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  44495                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 20172                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11155                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                    83                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             398                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.548343                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6172                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           13.564835                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1099204872                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.548343                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.117943                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.117943                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           32236                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          32236                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3867                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3867                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2304                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2304                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           21                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           12                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6171                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6171                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6171                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6171                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1238                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1238                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          485                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          485                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1723                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1723                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1723                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1723                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     94664802                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     94664802                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     70869309                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     70869309                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       278160                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       278160                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data       261934                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total       261934                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    165534111                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    165534111                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    165534111                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    165534111                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5105                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5105                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         7894                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7894                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         7894                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7894                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.242507                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.242507                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.173897                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.173897                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.218267                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.218267                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.218267                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.218267                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 76465.914378                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 76465.914378                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 146122.286598                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 146122.286598                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data        69540                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total        69540                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data 32741.750000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total 32741.750000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 96073.192687                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 96073.192687                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 96073.192687                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 96073.192687                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2588                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs              97                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    26.680412                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          254                       # number of writebacks
system.cpu15.dcache.writebacks::total             254                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          859                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          859                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          369                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          369                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1228                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1228                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1228                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1228                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          379                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          495                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          495                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     28528785                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     28528785                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     16943406                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     16943406                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data       252662                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total       252662                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     45472191                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     45472191                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     45472191                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     45472191                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.074241                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.074241                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.062706                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.062706                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.062706                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.062706                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 75273.839050                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 75273.839050                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 146063.844828                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 146063.844828                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data 31582.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 31582.750000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 91863.012121                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 91863.012121                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 91863.012121                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 91863.012121                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              77                       # number of replacements
system.cpu15.icache.tags.tagsinuse          45.611682                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              5627                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             466                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           12.075107                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    45.611682                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.089085                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.089085                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          389                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.759766                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12810                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12810                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         5627                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          5627                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         5627                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           5627                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         5627                       # number of overall hits
system.cpu15.icache.overall_hits::total          5627                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          545                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          545                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          545                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          545                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          545                       # number of overall misses
system.cpu15.icache.overall_misses::total          545                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     30210494                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     30210494                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     30210494                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     30210494                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     30210494                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     30210494                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         6172                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6172                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         6172                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6172                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         6172                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6172                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.088302                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.088302                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.088302                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.088302                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.088302                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.088302                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 55432.099083                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 55432.099083                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 55432.099083                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 55432.099083                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 55432.099083                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 55432.099083                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu15.icache.writebacks::total              77                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           79                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           79                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           79                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           79                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           79                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          466                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          466                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          466                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     22145013                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     22145013                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     22145013                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     22145013                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     22145013                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     22145013                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.075502                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.075502                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.075502                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.075502                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.075502                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.075502                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 47521.487124                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 47521.487124                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 47521.487124                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 47521.487124                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 47521.487124                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 47521.487124                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1691                       # number of replacements
system.l2.tags.tagsinuse                  4090.223846                       # Cycle average of tags in use
system.l2.tags.total_refs                       49860                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.322942                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2287.372257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1206.785732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      449.265950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       56.741288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.375952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.150535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        5.477724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.023985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        4.747356                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        2.008823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.011886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.827548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        5.062374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        1.626139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        4.009454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        6.832104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        3.875848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.461367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.295954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.400324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.339000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        3.093208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.254835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.593944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.350179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.296972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        3.945175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        3.833772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        2.640803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        2.052353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        3.273011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.926842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.271150                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.139610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.073656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000199                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.249647                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1666                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.468506                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    592807                       # Number of tag accesses
system.l2.tags.data_accesses                   592807                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        15845                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15845                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6766                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6766                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  116                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 31                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               97                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               60                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data               57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3178                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5985                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           798                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           512                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           848                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16322                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6931                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          426                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          436                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          190                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12898                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5985                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8903                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 810                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 697                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 798                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 832                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 897                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 717                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 512                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 263                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 863                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 569                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 600                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 341                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 560                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 840                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 638                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 703                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 519                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 461                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 247                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 317                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 783                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 640                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 848                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 590                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 426                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 299                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32398                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5985                       # number of overall hits
system.l2.overall_hits::cpu00.data               8903                       # number of overall hits
system.l2.overall_hits::cpu01.inst                810                       # number of overall hits
system.l2.overall_hits::cpu01.data                697                       # number of overall hits
system.l2.overall_hits::cpu02.inst                798                       # number of overall hits
system.l2.overall_hits::cpu02.data                462                       # number of overall hits
system.l2.overall_hits::cpu03.inst                832                       # number of overall hits
system.l2.overall_hits::cpu03.data                523                       # number of overall hits
system.l2.overall_hits::cpu04.inst                897                       # number of overall hits
system.l2.overall_hits::cpu04.data                717                       # number of overall hits
system.l2.overall_hits::cpu05.inst                512                       # number of overall hits
system.l2.overall_hits::cpu05.data                263                       # number of overall hits
system.l2.overall_hits::cpu06.inst                863                       # number of overall hits
system.l2.overall_hits::cpu06.data                569                       # number of overall hits
system.l2.overall_hits::cpu07.inst                600                       # number of overall hits
system.l2.overall_hits::cpu07.data                341                       # number of overall hits
system.l2.overall_hits::cpu08.inst                560                       # number of overall hits
system.l2.overall_hits::cpu08.data                351                       # number of overall hits
system.l2.overall_hits::cpu09.inst                840                       # number of overall hits
system.l2.overall_hits::cpu09.data                638                       # number of overall hits
system.l2.overall_hits::cpu10.inst                703                       # number of overall hits
system.l2.overall_hits::cpu10.data                519                       # number of overall hits
system.l2.overall_hits::cpu11.inst                461                       # number of overall hits
system.l2.overall_hits::cpu11.data                247                       # number of overall hits
system.l2.overall_hits::cpu12.inst                404                       # number of overall hits
system.l2.overall_hits::cpu12.data                317                       # number of overall hits
system.l2.overall_hits::cpu13.inst                783                       # number of overall hits
system.l2.overall_hits::cpu13.data                640                       # number of overall hits
system.l2.overall_hits::cpu14.inst                848                       # number of overall hits
system.l2.overall_hits::cpu14.data                590                       # number of overall hits
system.l2.overall_hits::cpu15.inst                426                       # number of overall hits
system.l2.overall_hits::cpu15.data                299                       # number of overall hits
system.l2.overall_hits::total                   32398                       # number of overall hits
system.l2.UpgradeReq_misses::cpu01.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data           136                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           149                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                684                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu13.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               37                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             44                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5858                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1955                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           88                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           95                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst          135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           85                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst          121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           67                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3335                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          826                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           29                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1558                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1955                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5914                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               233                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               131                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                88                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               110                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                94                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               112                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data               101                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                85                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               125                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                85                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                34                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                86                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst               121                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data               100                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                67                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10751                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1955                       # number of overall misses
system.l2.overall_misses::cpu00.data             5914                       # number of overall misses
system.l2.overall_misses::cpu01.inst              233                       # number of overall misses
system.l2.overall_misses::cpu01.data              131                       # number of overall misses
system.l2.overall_misses::cpu02.inst               88                       # number of overall misses
system.l2.overall_misses::cpu02.data              117                       # number of overall misses
system.l2.overall_misses::cpu03.inst               81                       # number of overall misses
system.l2.overall_misses::cpu03.data              110                       # number of overall misses
system.l2.overall_misses::cpu04.inst               76                       # number of overall misses
system.l2.overall_misses::cpu04.data               95                       # number of overall misses
system.l2.overall_misses::cpu05.inst               46                       # number of overall misses
system.l2.overall_misses::cpu05.data               94                       # number of overall misses
system.l2.overall_misses::cpu06.inst               95                       # number of overall misses
system.l2.overall_misses::cpu06.data              112                       # number of overall misses
system.l2.overall_misses::cpu07.inst              135                       # number of overall misses
system.l2.overall_misses::cpu07.data              101                       # number of overall misses
system.l2.overall_misses::cpu08.inst               93                       # number of overall misses
system.l2.overall_misses::cpu08.data               96                       # number of overall misses
system.l2.overall_misses::cpu09.inst               85                       # number of overall misses
system.l2.overall_misses::cpu09.data              100                       # number of overall misses
system.l2.overall_misses::cpu10.inst              125                       # number of overall misses
system.l2.overall_misses::cpu10.data               96                       # number of overall misses
system.l2.overall_misses::cpu11.inst               61                       # number of overall misses
system.l2.overall_misses::cpu11.data               85                       # number of overall misses
system.l2.overall_misses::cpu12.inst               34                       # number of overall misses
system.l2.overall_misses::cpu12.data               86                       # number of overall misses
system.l2.overall_misses::cpu13.inst              121                       # number of overall misses
system.l2.overall_misses::cpu13.data              100                       # number of overall misses
system.l2.overall_misses::cpu14.inst               67                       # number of overall misses
system.l2.overall_misses::cpu14.data              107                       # number of overall misses
system.l2.overall_misses::cpu15.inst               40                       # number of overall misses
system.l2.overall_misses::cpu15.data               72                       # number of overall misses
system.l2.overall_misses::total                 10751                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        46360                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        32452                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        30134                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        30134                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        31293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        42883                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        15067                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        13908                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       272365                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        16226                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu03.data        30134                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu06.data        16226                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu08.data        15067                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu13.data        15067                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        16226                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       108946                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1101796396                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     11567979                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10517925                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     11514665                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10246719                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      8938208                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10717273                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10696411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11785871                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     11780076                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10931688                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      9028610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9367038                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     12007240                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11580728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9340381                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1261817208                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    421005591                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     47590858                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     16968919                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     14327558                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     13730673                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      8339005                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     17163631                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst     26683855                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     17572758                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst     15588550                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     23651713                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     11076563                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      5724301                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     23028171                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst     13134947                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      7498730                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    683085823                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    178893968                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     16069535                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     13649543                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data     12055918                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data      9724010                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     10727704                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12755954                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data     10240924                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8155883                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      9480620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      9055267                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      8271783                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data      9076129                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      9284749                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11189157                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6282939                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    334914083                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    421005591                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1280690364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     47590858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     27637514                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     16968919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     24167468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     14327558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     23570583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     13730673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     19970729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      8339005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     19665912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     17163631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     23473227                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst     26683855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     20937335                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     17572758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19941754                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst     15588550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     21260696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     23651713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19986955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     11076563                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     17300393                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      5724301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     18443167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     23028171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     21291989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst     13134947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     22769885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      7498730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     15623320                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2279817114                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    421005591                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1280690364                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     47590858                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     27637514                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     16968919                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     24167468                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     14327558                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     23570583                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     13730673                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     19970729                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      8339005                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     19665912                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     17163631                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     23473227                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst     26683855                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     20937335                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     17572758                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19941754                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst     15588550                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     21260696                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     23651713                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19986955                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     11076563                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     17300393                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      5724301                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     18443167                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     23028171                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     21291989                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst     13134947                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     22769885                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      7498730                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     15623320                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2279817114                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        15845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15845                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6766                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6766                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data          145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data           62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              800                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          150                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          118                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         1043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          973                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          558                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          828                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          466                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7757                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          275                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14456                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7940                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14817                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            1043                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             828                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             579                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             913                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             633                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             973                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             812                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             558                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             357                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             958                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             681                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             735                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             442                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             447                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             925                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             738                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             828                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             615                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             522                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             904                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             740                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             915                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             697                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             466                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43149                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7940                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14817                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           1043                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            828                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            579                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            913                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            633                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            973                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            812                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            558                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            357                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            958                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            681                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            735                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            442                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            447                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            925                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            738                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            828                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            615                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            522                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            904                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            740                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            915                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            697                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            466                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43149                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.803571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.937931                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.894737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.940476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.986755                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.741935                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.860465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.855000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu07.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu13.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.544118                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.720680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.370130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.395522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.353333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.312102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.423077                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.376812                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.440678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.483051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.350000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.389706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.446602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.458333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.356688                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.354839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.447917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648296                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.246222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.223394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.099323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.088719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.078109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.082437                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.099165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.183673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.142420                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.091892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.150966                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.116858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.077626                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.133850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.073224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.085837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.169660                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.106484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.109792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.143820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.118012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.070229                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.197628                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.110497                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.151235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.118541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.076125                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.089770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.170306                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.136808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.075472                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.095941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.105455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107775                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.246222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.399136                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.223394                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.158213                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.099323                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.202073                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.088719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.173776                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.078109                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.116995                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.082437                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.263305                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.099165                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.164464                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.183673                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.228507                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.142420                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.214765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.091892                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.135501                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.150966                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.156098                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.116858                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.256024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.077626                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.213400                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.133850                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.135135                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.073224                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.153515                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.085837                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.194070                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.249160                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.246222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.399136                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.223394                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.158213                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.099323                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.202073                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.088719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.173776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.078109                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.116995                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.082437                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.263305                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.099165                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.164464                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.183673                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.228507                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.142420                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.214765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.091892                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.135501                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.150966                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.156098                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.116858                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.256024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.077626                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.213400                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.133850                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.135135                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.073224                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.153515                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.085837                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.194070                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.249160                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  1030.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data   238.617647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   456.575758                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   860.971429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data   381.443038                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   101.120805                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data   579.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data   765.767857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   407.216216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        13908                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   398.194444                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  1802.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu03.data 10044.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu06.data  5408.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu08.data  7533.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu13.data  5022.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  5408.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2944.486486                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 216548.033805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       202947                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 198451.415094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 217257.830189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 209116.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 203141.090909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 206101.403846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 205700.211538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 206769.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 210358.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 206258.264151                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 196274.130435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 212887.227273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       214415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 210558.690909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 217218.162791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 215400.684193                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 215348.128389                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 204252.609442                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 192828.625000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 176883.432099                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 180666.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 181282.717391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 180669.800000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 197658.185185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 188954.387097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 183394.705882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 189213.704000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst       181583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 168361.794118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 190315.462810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 196043.985075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 187468.250000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 204823.335232                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216578.653753                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217155.878378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 213274.109375                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 211507.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 211391.521739                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 214554.080000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 212599.233333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 208998.448980                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 209125.205128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 215468.636364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 210587.604651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data       212097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216098.309524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 211017.022727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 215176.096154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 216653.068966                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 214964.109756                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 215348.128389                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216552.310450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 204252.609442                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 210973.389313                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 192828.625000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 206559.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 176883.432099                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214278.027273                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 180666.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 210218.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 181282.717391                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 209211.829787                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 180669.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 209582.383929                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 197658.185185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 207300.346535                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 188954.387097                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 207726.604167                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 183394.705882                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 212606.960000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 189213.704000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 208197.447917                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst       181583                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 203534.035294                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 168361.794118                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 214455.430233                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 190315.462810                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 212919.890000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 196043.985075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 212802.663551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 187468.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 216990.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 212056.284439                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 215348.128389                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216552.310450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 204252.609442                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 210973.389313                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 192828.625000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 206559.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 176883.432099                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214278.027273                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 180666.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 210218.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 181282.717391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 209211.829787                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 180669.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 209582.383929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 197658.185185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 207300.346535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 188954.387097                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 207726.604167                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 183394.705882                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 212606.960000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 189213.704000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 208197.447917                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst       181583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 203534.035294                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 168361.794118                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 214455.430233                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 190315.462810                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 212919.890000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 196043.985075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 212802.663551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 187468.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 216990.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 212056.284439                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 25                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             6158                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         6                       # number of cycles access was blocked
system.l2.blocked::no_targets                      45                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       4.166667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   136.844444                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1260                       # number of writebacks
system.l2.writebacks::total                      1260                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           64                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           77                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           68                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           926                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           67                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             64                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             77                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 993                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            64                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            77                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                993                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data          136                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          149                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           684                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu07.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu13.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           37                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           44                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           56                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5858                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          180                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           23                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            9                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2409                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          824                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           73                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           50                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           46                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           54                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           34                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           40                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           29                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1491                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data          130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           91                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           81                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data           84                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9758                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data          130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           91                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           81                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data           84                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9758                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       568348                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data      1743642                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data       430371                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       419080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        25291                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       438133                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data      1003618                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      1885221                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data       684549                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data       291143                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data       712849                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data       466410                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        10881                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8679536                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        11986                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data       113108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        13450                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        35477                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data        79765                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        15091                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        39322                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu07.data        11197                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        23640                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        36963                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        12720                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu13.data        36704                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data        39606                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       469029                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1087200617                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     11403753                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10364639                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     11366362                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10106916                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      8808554                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10568210                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10542114                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     11622320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data     11616825                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     10780958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data      8894915                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      9241893                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data     11847120                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     11422701                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9221156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1245009053                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    409663359                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38355741                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      5119036                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      1704904                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      4910497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1916351                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      3841588                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     15419612                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      5339862                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      4048827                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst      6189761                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      1494473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       639105                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      8118911                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      4490448                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2558302                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    513810777                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    176197095                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     15645865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data     12398960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data     10674012                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data      8759539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      9879177                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11553047                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      9177579                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7277646                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      8748590                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7679176                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      7512408                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data      8583903                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      8337122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10236274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      6197100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    318857493                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    409663359                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1263397712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38355741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     27049618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      5119036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     22763599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      1704904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     22040374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      4910497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     18866455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1916351                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     18687731                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      3841588                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22121257                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     15419612                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     19719693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      5339862                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18899966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      4048827                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     20365415                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst      6189761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18460134                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      1494473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     16407323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       639105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     17825796                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      8118911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     20184242                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      4490448                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21658975                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2558302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     15418256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2077677323                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    409663359                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1263397712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38355741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     27049618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      5119036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     22763599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      1704904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     22040374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      4910497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     18866455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1916351                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     18687731                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      3841588                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22121257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     15419612                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     19719693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      5339862                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18899966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      4048827                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     20365415                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst      6189761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18460134                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      1494473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     16407323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       639105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     17825796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      8118911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     20184242                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      4490448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21658975                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2558302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     15418256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2077677323                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.803571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.937931                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.894737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.940476                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.986755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.741935                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.860465                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.855000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu13.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.544118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.720680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.370130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.395522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.353333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.312102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.423077                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.376812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.440678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.483051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.350000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.389706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.446602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.458333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.356688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.354839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.447917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648296                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.241940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.172579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.027088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.023638                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.016129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.018789                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.097959                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.038285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.020541                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.035024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.013410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.006849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.042035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.022951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.025751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.122552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.106227                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.108309                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.130337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.103520                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.062595                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.181818                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.099448                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.132716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.103343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.070934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.075157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.152838                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.130293                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.066895                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.088561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.105455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103141                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.241940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.399001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.172579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.157005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.027088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.191710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.162717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.023638                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.110837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.016129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.252101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.018789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.155653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.097959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.214932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.038285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.203579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.020541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.131436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.035024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.144715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.013410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.243976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.006849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.208437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.042035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.128378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.022951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.147776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.025751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.194070                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.226147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.241940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.399001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.172579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.157005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.027088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.191710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.162717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.023638                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.110837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.016129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.252101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.018789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.155653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.097959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.214932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.038285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.203579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.020541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.131436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.035024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.144715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.013410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.243976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.006849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.208437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.042035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.128378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.022951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.147776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.025751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.194070                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.226147                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12629.955556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12820.897059                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12657.970588                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 12699.393939                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 12645.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12518.085714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12704.025316                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12652.489933                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 12676.833333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12658.391304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 12729.446429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12605.675676                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        10881                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12689.380117                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        11986                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data 12567.555556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        13450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data 11825.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data 13294.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data        15091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 13107.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu07.data        11197                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        11820                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        12321                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data        12720                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu13.data 12234.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data        13202                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 12676.459459                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213679.366549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 200065.842105                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 195559.226415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 214459.660377                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 206263.591837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 200194.409091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 203234.807692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 202732.961538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 203900.350877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 207443.303571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 203414.301887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 193367.717391                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 210043.022727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 211555.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 207685.472727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 214445.488372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 212531.419085                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213255.262363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213087.450000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 213293.166667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst       213113                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 213499.869565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 212927.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 213421.555556                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214161.277778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 213594.480000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 213096.157895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 213440.034483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 213496.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       213035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 213655.552632                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213830.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 213191.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213287.993773                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213831.425971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214326.917808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 213775.172414                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 213480.240000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 213647.292683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214764.717391                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 213945.314815                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 213432.069767                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214048.411765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 213380.243902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 213310.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214640.228571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214597.575000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 213772.358974                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 213255.708333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 213693.103448                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 213854.790744                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213255.262363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213700.560217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213087.450000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 208073.984615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 213293.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 205077.468468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       213113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213984.213592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 213499.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 209627.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 212927.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 207641.455556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 213421.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 208691.103774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214161.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 207575.715789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 213594.480000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 207691.934066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 213096.157895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 209952.731959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 213440.034483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 207417.235955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 213496.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 202559.543210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       213035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 212211.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 213655.552632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212465.705263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213830.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 210281.310680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 213191.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214142.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212920.406128                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213255.262363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213700.560217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213087.450000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 208073.984615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 213293.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 205077.468468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       213113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213984.213592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 213499.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 209627.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 212927.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 207641.455556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 213421.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 208691.103774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214161.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 207575.715789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 213594.480000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 207691.934066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 213096.157895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 209952.731959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 213440.034483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 207417.235955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 213496.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 202559.543210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       213035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 212211.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 213655.552632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212465.705263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213830.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 210281.310680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 213191.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214142.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212920.406128                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1260                       # Transaction distribution
system.membus.trans_dist::CleanEvict              274                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1304                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            408                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5869                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5818                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3900                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22733                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       702592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  702592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1002                       # Total snoops (count)
system.membus.snoop_fanout::samples             15123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15123                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25169546                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48590000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        87322                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26339                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            160                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          132                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             38883                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9473                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1380                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           439                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1819                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           38                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9324                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19657                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         2394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1745                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         2293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         3131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         2010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         2308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         2249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         2847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                131290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       983552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1637440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       102080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        83072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        82816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        57408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        86016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        63296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        94784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        83456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        43776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        33920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        91904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        68352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        43712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        54528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        46592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        87552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        75264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        75648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        63168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        40576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        33536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        41728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        86080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        76864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        86272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        69760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        40000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4564224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7738                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            51792                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.130638                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.765510                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30597     59.08%     59.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6512     12.57%     71.65% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2288      4.42%     76.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1353      2.61%     78.68% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1226      2.37%     81.05% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1202      2.32%     83.37% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1207      2.33%     85.70% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1184      2.29%     87.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1045      2.02%     90.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    876      1.69%     91.69% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   881      1.70%     93.39% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   783      1.51%     94.91% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   776      1.50%     96.40% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   728      1.41%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   699      1.35%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   430      0.83%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51792                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          166576733                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27997315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52946721                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3712014                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4804461                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3162571                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3716991                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3268310                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           3926573                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3458883                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           4951683                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1999904                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1822056                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          3432648                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3828575                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          2652652                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          2432658                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2363143                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2652827                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          3311426                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          4803950                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          3002514                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3274060                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1884260                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          1818022                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1569052                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1742664                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          3262280                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4493453                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3256268                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          4235318                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1662149                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1734631                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
