;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV #12, @6
	JMN 10, -30
	SPL -107, @-21
	JMN 10, -30
	MOV 700, -500
	ADD 130, 69
	SUB @127, 106
	SUB -100, -406
	ADD 10, -30
	MOV #12, @6
	MOV #12, @6
	SUB <700, @8
	MOV #12, @6
	SUB <700, @8
	SPL 0, <-2
	MOV 12, @616
	SPL 0, <-2
	SPL 0, <-2
	JMN 10, -30
	JMP <127, 106
	MOV @121, 60
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SPL 0, <-2
	ADD 130, 9
	SLT @177, -109
	SUB -100, -406
	SLT @170, 109
	MOV 12, @616
	SUB -100, -406
	ADD 130, 9
	SUB 610, 40
	ADD 3, @20
	MOV 700, -500
	SUB @13, 0
	SUB @13, 0
	SUB 0, -2
	JMP @0, #0
	SPL 0, <-2
	MOV 700, -500
	SUB 0, @0
	MOV -7, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <-2
