## 2023
* Ya Li, Jing-Hao Luo, Qing-Yun Dai, Jason K. Eshraghian, Bingo Wing-Kuen Ling, Ciyan Zheng, Xiao-Li Wang, **[A deep learning approach to cardiovascular disease classification using empirical mode decomposition for ECG feature extraction.](https://doi.org/10.1016/j.bspc.2022.104188)** *Biomed. Signal Process. Control.* 79(Part), 104188, 2023.


## 2022
* Shixin Song, Tanvir Ahmed Khan, Sara Mahdizadeh-Shahri, Akshitha Sriraman, Niranjan K. Soundararajan, Sreenivas Subramoney, Daniel A. Jiménez, Heiner Litz, Baris Kasikci, **[Thermometer: profile-guided btb replacement for data center applications.](https://doi.org/10.1145/3470496.3527430)** *ISCA*, 742-756, 2022.

* Lin Cheng, Peitian Pan, Zhongyuan Zhao 0004, Krithik Ranjan, Jack Weber, Bandhav Veluri, Seyed Borna Ehsani, Max Ruttenberg, Dai Cheol Jung, Preslav Ivanov, Dustin Richmond, Michael B. Taylor, Zhiru Zhang, Christopher Batten, **[A Tensor Processing Framework for CPU-Manycore Heterogeneous Systems.](https://doi.org/10.1109/TCAD.2021.3103825)** *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 41(6), 1620-1635, 2022.

* Heiner Litz, Grant Ayers, Parthasarathy Ranganathan, **[CRISP: critical slice prefetching.](https://doi.org/10.1145/3503222.3507745)** *ASPLOS*, 300-313, 2022.

* Yuxuan Zhang, Tanvir Ahmed Khan, Gilles Pokam, Baris Kasikci, Heiner Litz, Joseph Devietti, **[OCOLOS: Online COde Layout OptimizationS.](https://doi.org/10.1109/MICRO56248.2022.00045)** *MICRO*, 530-545, 2022.

* Gabriel Marcano, Colleen Josephson, Pat Pannuto, **[Early Characterization of Soil Microbial Fuel Cells.](https://doi.org/10.1109/ISCAS48785.2022.9937297)** *ISCAS*, 1362-1366, 2022.

* Saba Jamilan, Tanvir Ahmed Khan, Grant Ayers, Baris Kasikci, Heiner Litz, **[APT-GET: profile-guided ](https://doi.org/10.1145/3492321.3519583)** *EuroSys*, 747-764, 2022.

* Alexander Henkes, Jason K. Eshraghian, Henning Wessels, **[Spiking neural networks for nonlinear regression.](https://doi.org/10.48550/arXiv.2210.03515)** *CoRR* abs/2210.03515, 2022.

* Heiner Litz, Javier Gonzalez, Ana Klimovic, Christos Kozyrakis, **[RAIL: Predictable, Low Tail Latency for NVMe Flash.](https://doi.org/10.1145/3465406)** *ACM Trans. Storage* 18(1), 5:1-5:21, 2022.

* Colleen Josephson, Weitao Shuai, Gabriel Marcano, Pat Pannuto, Josiah Hester, George Wells, **[The Future of Clean Computing May Be Dirty.](https://doi.org/10.1145/3568113.3568117)** *GetMobile Mob. Comput. Commun.* 26(3), 9-15, 2022.

* Tanvir Ahmed Khan, Muhammed Ugur, Krishnendra Nathella, Dam Sunwoo, Heiner Litz, Daniel A. Jiménez, Baris Kasikci, **[Whisper: Profile-Guided Branch Misprediction Elimination for Data Center Applications.](https://doi.org/10.1109/MICRO56248.2022.00017)** *MICRO*, 19-34, 2022.

* Devashish R. Purandare, Peter Wilcox, Heiner Litz, Shel Finkelstein, **[Append is Near: Log-based Data Management on ZNS SSDs.](https://www.cidrdb.org/cidr2022/papers/p93-purandare.pdf)** *CIDR*, 2022.


## 2021
* David R. Ditzel, Roger Espasa, Nivard Aymerich, Allen Baum, Tom Berg, Jim Burr, Eric Hao, Jayesh Iyer, Miquel Izquierdo, Shankar Jayaratnam, Darren Jones, Chris Klingner, Jin Kim, Stephen Lee, Marc Lupon, Grigorios Magklis, Bojan Maric, Rajib Nath, Mike Neilly, J. Duane Northcutt, Bill Orner, Jose Renau, Gerard Reves, Xavier Reves, Tom Riordan, Pedro Sanchez, Sridhar Samudrala, Guillem Sole, Raymond Tang, Tommy Thorn, Francisco Torres, Sebastia Tortella, Daniel Yau, **[Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto's ET-SoC-1 Chip.](https://doi.org/10.1109/HCS52781.2021.9566904)** *HCS*, 1-23, 2021.

* Colleen Josephson, **[Low-cost In-ground Soil Moisture Sensing with Radar Backscatter Tags.](https://doi.org/10.1145/3460112.3472326)** *COMPASS*, 299-311, 2021.

* Aninda Manocha, Tyler Sorensen 0001, Esin Tureci, Opeoluwa Matthews, Juan L. Aragón, Margaret Martonosi, **[GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures.](https://doi.org/10.1145/3469846)** *ACM Trans. Archit. Code Optim.* 18(4), 53:1-53:26, 2021.

* Tanvir Ahmed Khan, Dexin Zhang, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, Baris Kasikci, **[Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications.](https://doi.org/10.1109/ISCA52012.2021.00063)** *ISCA*, 734-747, 2021.

* Colin Drewes, Steven Harris, Winnie Wang, Richard Appen, Olivia Weng, Ryan Kastner, William Hunter, Christopher McCarty, Dustin Richmond, **[A Tunable Dual-Edge Time-to-Digital Converter.](https://doi.org/10.1109/FCCM51124.2021.00040)** *FCCM*, 253, 2021.

* Chandranil Chakraborttii, Heiner Litz, **[Reducing write amplification in flash by death-time prediction of logical block addresses.](https://doi.org/10.1145/3456727.3463784)** *SYSTOR*, 11:1-11:12, 2021.

* Mustafa S. Gobulukoglu, Colin Drewes, William Hunter, Ryan Kastner, Dustin Richmond, **[Classifying Computations on Multi-Tenant FPGAs.](https://doi.org/10.1109/DAC18074.2021.9586098)** *DAC*, 1261-1266, 2021.

* Saeed Kargar, Heiner Litz, Faisal Nawab, **[Predict and Write: Using K-Means Clustering to Extend the Lifetime of NVM Storage.](https://doi.org/10.1109/ICDE51399.2021.00072)** *ICDE*, 768-779, 2021.

* Amogh Lonkar, Scott Beamer, **[Accelerating Clique Counting in Sparse Real-World Graphs via Communication-Reducing Optimizations.](https://arxiv.org/abs/2112.10913)** *CoRR* abs/2112.10913, 2021.

* Tyler Sorensen 0001, Lucas F. Salvador, Harmit Raval, Hugues Evrard, John Wickerson, Margaret Martonosi, Alastair F. Donaldson, **[Specifying and testing GPU workgroup progress models.](https://doi.org/10.1145/3485508)** *Proc. ACM Program. Lang.* 5(OOPSLA), 1-30, 2021.

* Tyler Sorensen 0001, Lucas F. Salvador, Harmit Raval, Hugues Evrard, John Wickerson, Margaret Martonosi, Alastair F. Donaldson, **[Specifying and Testing GPU Workgroup Progress Models.](https://arxiv.org/abs/2109.06132)** *CoRR* abs/2109.06132, 2021.

* Niranjan K. Soundararajan, Peter Braun 0005, Tanvir Ahmed Khan, Baris Kasikci, Heiner Litz, Sreenivas Subramoney, **[PDede: Partitioned, Deduplicated, Delta Branch Target Buffer.](https://doi.org/10.1145/3466752.3480046)** *MICRO*, 779-791, 2021.

* Mustafa S. Gobulukoglu, Colin Drewes, Bill Hunter, Dustin Richmond, Ryan Kastner, **[Classifying Computations on Multi-Tenant FPGAs.](https://doi.org/10.1145/3431920.3439475)** *FPGA*, 227, 2021.

* Tanvir Ahmed Khan, Nathan Brown, Akshitha Sriraman, Niranjan K. Soundararajan, Rakesh Kumar 0003, Joseph Devietti, Sreenivas Subramoney, Gilles A. Pokam, Heiner Litz, Baris Kasikci, **[Twig: Profile-Guided BTB Prefetching for Data Center Applications.](https://doi.org/10.1145/3466752.3480124)** *MICRO*, 816-829, 2021.

* Ajay Brahmakshatriya, Emily Furst, Victor A. Ying, Claire Hsu, Changwan Hong, Max Ruttenberg, Yunming Zhang, Dai Cheol Jung, Dustin Richmond, Michael B. Taylor, Julian Shun, Mark Oskin, Daniel Sánchez 0003, Saman P. Amarasinghe, **[Taming the Zoo: The Unified GraphIt Compiler Framework for Novel Architectures.](https://doi.org/10.1109/ISCA52012.2021.00041)** *ISCA*, 429-442, 2021.

* Peter Wilcox, Heiner Litz, **[Design for computational storage simulation platform.](https://doi.org/10.1145/3439839.3459085)** *CHEOPS@EuroSys*, 5:1-5:8, 2021.

* Dan Iorga, Alastair F. Donaldson, Tyler Sorensen 0001, John Wickerson, **[The semantics of shared memory in Intel CPU/FPGA systems.](https://doi.org/10.1145/3485497)** *Proc. ACM Program. Lang.* 5(OOPSLA), 1-28, 2021.

* Nursultan Kabylkas, Tommy Thorn, Shreesha Srinath, Polychronis Xekalakis, Jose Renau, **[Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation.](https://doi.org/10.1145/3466752.3480092)** *MICRO*, 667-678, 2021.


## 2020
* Sheng-Hong Wang, Rafael Trapani Possignolo, Haven Blake Skinner, Jose Renau, **[LiveHD: A Productive Live Hardware Development Flow.](https://doi.org/10.1109/MM.2020.2996508)** *IEEE Micro* 40(4), 67-75, 2020.

* Chandranil Chakraborttii, Heiner Litz, **[Improving the accuracy, adaptability, and interpretability of SSD failure prediction models.](https://doi.org/10.1145/3419111.3421300)** *SoCC*, 120-133, 2020.

* Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen 0001, Tae Jun Ham, Juan L. Aragón, Luca P. Carloni, Margaret Martonosi, **[MosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems.](https://doi.org/10.1109/ISPASS48437.2020.00029)** *ISPASS*, 136-148, 2020.

* Scott Beamer, **[A Case for Accelerating Software RTL Simulation.](https://doi.org/10.1109/MM.2020.2997639)** *IEEE Micro* 40(4), 112-119, 2020.

* Chandranil Chakraborttii, Heiner Litz, **[Learning I/O Access Patterns to Improve Prefetching in SSDs.](https://doi.org/10.1007/978-3-030-67667-4_26)** *ECML/PKDD (4)*, 427-443, 2020.

* Akash Sridhar, Nursultan Kabylkas, Jose Renau, **[Load Driven Branch Predictor (LDBP).](https://arxiv.org/abs/2009.09064)** *CoRR* abs/2009.09064, 2020.

* Dai Cheol Jung, Scott Davidson, Chun Zhao, Dustin Richmond, Michael Bedford Taylor, **[Ruche Networks: Wire-Maximal, No-Fuss NoCs : Special Session Paper.](https://doi.org/10.1109/NOCS50636.2020.9241586)** *NOCS*, 1-8, 2020.

* Opeoluwa Matthews, Aninda Manocha, Davide Giri, Marcelo Orenes-Vera, Esin Tureci, Tyler Sorensen 0001, Tae Jun Ham, Juan L. Aragón, Luca P. Carloni, Margaret Martonosi, **[The MosaicSim Simulator (Full Technical Report).](https://arxiv.org/abs/2004.07415)** *CoRR* abs/2004.07415, 2020.

* Daniel Petrisko, Chun Zhao, Scott Davidson, Paul Gao, Dustin Richmond, Michael Bedford Taylor, **[NoC Symbiosis : (Special Session Paper).](https://doi.org/10.1109/NOCS50636.2020.9241584)** *NOCS*, 1-8, 2020.

* Tanvir Ahmed Khan, Akshitha Sriraman, Joseph Devietti, Gilles Pokam, Heiner Litz, Baris Kasikci, **[I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing.](https://doi.org/10.1109/MICRO50266.2020.00024)** *MICRO*, 146-159, 2020.

* Scott Beamer, David Donofrio, **[Efficiently Exploiting Low Activity Factors to Accelerate RTL Simulation.](https://doi.org/10.1109/DAC18072.2020.9218632)** *DAC*, 1-6, 2020.

* Colleen Josephson, Bradley Barnhart, Sachin Katti, Keith Winstein, Ranveer Chandra, **[Demo Abstract: RF Soil Moisture Sensing via Radar Backscatter Tags.](https://doi.org/10.1109/IPSN48710.2020.000-4)** *IPSN*, 365-366, 2020.

* Jake Kirkham, Tyler Sorensen 0001, Esin Tureci, Margaret Martonosi, **[Foundations of empirical memory consistency testing.](https://doi.org/10.1145/3428294)** *Proc. ACM Program. Lang.* 4(OOPSLA), 226:1-226:29, 2020.

* Haven Blake Skinner, Rafael Trapani Possignolo, Sheng-Hong Wang, Jose Renau, **[LiveSim: A Fast Hot Reload Simulator for HDLs.](https://doi.org/10.1109/ISPASS48437.2020.00028)** *ISPASS*, 126-135, 2020.

* Dan Iorga, Tyler Sorensen 0001, John Wickerson, Alastair F. Donaldson, **[Slow and Steady: Measuring and Tuning Multicore Interference.](https://doi.org/10.1109/RTAS48715.2020.000-6)** *RTAS*, 200-212, 2020.

* Heiner Litz, Milad Hashemi, **[Machine Learning for Systems.](https://doi.org/10.1109/MM.2020.3016551)** *IEEE Micro* 40(5), 6-7, 2020.

* Michael Bedford Taylor, Luis Vega, Moein Khazraee, Ikuo Magaki, Scott Davidson, Dustin Richmond, **[ASIC clouds: specializing the datacenter for planet-scale applications.](https://doi.org/10.1145/3399734)** *Commun. ACM* 63(7), 103-109, 2020.

* Nayana Prasad Nagendra, Grant Ayers, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan, **[AsmDB: Understanding and Mitigating Front-End Stalls in Warehouse-Scale Computers.](https://doi.org/10.1109/MM.2020.2986212)** *IEEE Micro* 40(3), 56-63, 2020.

* Tyler Sorensen 0001, Aninda Manocha, Esin Tureci, Marcelo Orenes-Vera, Juan L. Aragón, Margaret Martonosi, **[A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration.](https://doi.org/10.1145/3400302.3415751)** *ICCAD*, 97:1-97:9, 2020.

* Saeed Kargar, Heiner Litz, Faisal Nawab, **[Predict and Write: Using K-Means Clustering to Extend the Lifetime of NVM Storage.](https://arxiv.org/abs/2011.02556)** *CoRR* abs/2011.02556, 2020.

* Ariful Azad, Mohsen Mahmoudi Aznaveh, Scott Beamer, Mark P. Blanco, Jinhao Chen, Luke D'Alessandro, Roshan Dathathri, Timothy A. Davis 0001, Kevin Deweese, Jesun Firoz, Henry A. Gabb, Gurbinder Gill, Bálint Hegyi, Scott P. Kolodziej, Tze Meng Low, Andrew Lumsdaine, Tugsbayasgalan Manlaibaatar, Timothy G. Mattson, Scott McMillan, Ramesh Peri, Keshav Pingali, Upasana Sridhar, Gábor Szárnyas, Yunming Zhang, Yongzhe Zhang, **[Evaluation of Graph Analytics Frameworks Using the GAP Benchmark Suite.](https://doi.org/10.1109/IISWC50251.2020.00029)** *IISWC*, 216-227, 2020.

* Grant Ayers, Heiner Litz, Christos Kozyrakis, Parthasarathy Ranganathan, **[Classifying Memory Access Patterns for Prefetching.](https://doi.org/10.1145/3373376.3378498)** *ASPLOS*, 513-526, 2020.

* Colleen Josephson, Bradley Barnhart, Keith Winstein, Sachin Katti, Ranveer Chandra, **[Time-of-Flight Soil Moisture Estimation Using RF Backscatter Tags.](https://doi.org/10.1109/IGARSS39084.2020.9323308)** *IGARSS*, 5049-5052, 2020.


## 2019
* Yuanjiang Ni, Jishen Zhao, Heiner Litz, Daniel Bittman, Ethan L. Miller, **[SSP: Eliminating Redundant Writes in Failure-Atomic NVRAMs via Shadow Sub-Paging.](https://doi.org/10.1145/3352460.3358326)** *MICRO*, 836-848, 2019.

* Tyler Sorensen 0001, Sreepathi Pai, Alastair F. Donaldson, **[Performance Evaluation of OpenCL Standard Support (and Beyond).](https://doi.org/10.1145/3318170.3318177)** *IWOCL*, 8:1-8:2, 2019.

* Riadul Islam, Matthew R. Guthaus, **[HCDN: Hybrid-Mode Clock Distribution Networks.](https://doi.org/10.1109/TCSI.2018.2866224)** *IEEE Trans. Circuits Syst. I Regul. Pap.* 66-I(1), 251-262, 2019.

* Nathan Chong, Tyler Sorensen 0001, John Wickerson, **[The Semantics of Transactions and Weak Memory in x86, Power, ARM, and C++.](https://www.usenix.org/conference/atc19/presentation/chong)** *USENIX Annual Technical Conference*, 2019.

* Austin Rovinski, Chun Zhao, Khalid Al-Hawaj, Paul Gao, Shaolin Xie, Christopher Torng, Scott Davidson, Aporva Amarnath, Luis Vega, Bandhav Veluri, Anuj Rao, Tutu Ajayi, Julian Puscar, Steve Dai, Ritchie Zhao, Dustin Richmond, Zhiru Zhang, Ian Galton, Christopher Batten, Michael B. Taylor, Ronald G. Dreslinski, **[A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS.](https://doi.org/10.23919/VLSIC.2019.8778031)** *VLSI Circuits*, 30-, 2019.

* Grant Ayers, Nayana Prasad Nagendra, David I. August, Hyoun Kyu Cho, Svilen Kanev, Christos Kozyrakis, Trivikram Krishnamurthy, Heiner Litz, Tipp Moseley, Parthasarathy Ranganathan, **[AsmDB: understanding and mitigating front-end stalls in warehouse-scale computers.](https://doi.org/10.1145/3307650.3322234)** *ISCA*, 462-473, 2019.

* Rafael Trapani Possignolo, Jose Renau, **[SMatch: Structural Matching for Fast Resynthesis in FPGAs.](https://doi.org/10.1145/3316781.3317912)** *DAC*, 75, 2019.

* Colleen Josephson, Lei Yang 0031, Pengyu Zhang, Sachin Katti, **[Wireless computer vision using commodity radios.](https://doi.org/10.1145/3302506.3310403)** *IPSN*, 229-240, 2019.

* Hunter Nichols, Michael Grimes, Jennifer Sowash, Jesse Cirimelli-Low, Matthew R. Guthaus, **[Automated Synthesis of Multi-Port Memories and Control.](https://doi.org/10.1109/VLSI-SoC.2019.8920314)** *VLSI-SoC*, 59-64, 2019.

* Tyler Sorensen 0001, Sreepathi Pai, Alastair F. Donaldson, **[One Size Doesn't Fit All: Quantifying Performance Portability of Graph Applications on GPUs.](https://doi.org/10.1109/IISWC47752.2019.9042139)** *IISWC*, 155-166, 2019.

* Daphne I. Gorman, Rafael Trapani Possignolo, Jose Renau, **[EMI Architectural Model and Core Hopping.](https://doi.org/10.1145/3352460.3358289)** *MICRO*, 899-910, 2019.

* Bin Wu, Matthew R. Guthaus, **[Bottom-Up Approach for High Speed SRAM Word-line Buffer Insertion Optimization.](https://doi.org/10.1109/VLSI-SoC.2019.8920325)** *VLSI-SoC*, 305-310, 2019.

* Bin Wu, James E. Stine, Matthew R. Guthaus, **[Fast and Area-Efficient SRAM Word-Line Optimization.](https://doi.org/10.1109/ISCAS.2019.8702518)** *ISCAS*, 1-5, 2019.


## 2018
* Nathan Chong, Tyler Sorensen 0001, John Wickerson, **[The semantics of transactions and weak memory in x86, Power, ARM, and C++.](https://doi.org/10.1145/3192366.3192373)** *PLDI*, 211-225, 2018.

* Ana Klimovic, Heiner Litz, Christos Kozyrakis, **[Selecta: Heterogeneous Cloud Storage Configuration for Data Analytics.](https://www.usenix.org/conference/atc18/presentation/klimovic-selecta)** *USENIX Annual Technical Conference*, 759-773, 2018.

* Chandranil Chakraborttii, Vikas Sinha, Heiner Litz, **[SSD QoS Improvements through Machine Learning.](https://doi.org/10.1145/3267809.3275453)** *SoCC*, 511, 2018.

* Dustin Richmond, Alric Althoff, Ryan Kastner, **[Synthesizable Higher-Order Functions for C++.](https://doi.org/10.1109/TCAD.2018.2857259)** *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 37(11), 2835-2844, 2018.

* Dustin Richmond, Michael Barrow, Ryan Kastner, **[Everyone's a Critic: A Tool for Exploring RISC-V Projects.](https://doi.org/10.1109/FPL.2018.00052)** *FPL*, 260-264, 2018.

* Rafael Trapani Possignolo, Elnaz Ebrahimi 0001, Ehsan K. Ardestani, Alamelu Sankaranarayanan, José Luis Briz, Jose Renau, **[GPU NTC Process Variation Compensation With Voltage Stacking.](http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2831665)** *IEEE Trans. Very Large Scale Integr. Syst.* 26(9), 1713-1726, 2018.

* Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan, **[Learning Memory Access Patterns.](http://arxiv.org/abs/1803.02329)** *CoRR* abs/1803.02329, 2018.

* Riadul Islam, Hany Ahmed Fahmy, Ping-Yao Lin, Matthew R. Guthaus, **[DCMCS: Highly Robust Low-Power Differential Current-Mode Clocking and Synthesis.](http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2837681)** *IEEE Trans. Very Large Scale Integr. Syst.* 26(10), 2108-2117, 2018.

* Samuel Grossman, Heiner Litz, Christos Kozyrakis, **[Making pull-based graph processing performant.](https://doi.org/10.1145/3178487.3178506)** *PPoPP*, 246-260, 2018.

* Tyler Sorensen 0001, Hugues Evrard, Alastair F. Donaldson, **[GPU Schedulers: How Fair Is Fair Enough?.](https://doi.org/10.4230/LIPIcs.CONCUR.2018.23)** *CONCUR*, 23:1-23:17, 2018.

* Milad Hashemi, Kevin Swersky, Jamie A. Smith, Grant Ayers, Heiner Litz, Jichuan Chang, Christos Kozyrakis, Parthasarathy Ranganathan, **[Learning Memory Access Patterns.](http://proceedings.mlr.press/v80/hashemi18a.html)** *ICML*, 1924-1933, 2018.

* Brennan Cain, Zain Merchant, Indira Avendano, Dustin Richmond, Ryan Kastner, **[PynqCopter - An Open-source FPGA Overlay for UAVs.](https://doi.org/10.1109/BigData.2018.8622102)** *IEEE BigData*, 2491-2498, 2018.

* Dan Iorga, Tyler Sorensen 0001, Alastair F. Donaldson, **[Do Your Cores Play Nicely? A Portable Framework for Multi-core Interference Tuning and Analysis.](http://arxiv.org/abs/1809.05197)** *CoRR* abs/1809.05197, 2018.


## 2017
* Riadul Islam, Matthew R. Guthaus, **[CMCS: Current-Mode Clock Synthesis.](https://doi.org/10.1109/TVLSI.2016.2605580)** *IEEE Trans. Very Large Scale Integr. Syst.* 25(3), 1054-1062, 2017.

* Scott Beamer, Krste Asanovic, David A. Patterson, **[Reducing Pagerank Communication via Propagation Blocking.](https://doi.org/10.1109/IPDPS.2017.112)** *IPDPS*, 820-831, 2017.

* Alastair F. Donaldson, Jeroen Ketema, Tyler Sorensen 0001, John Wickerson, **[Forward Progress on GPU Concurrency (Invited Talk).](https://doi.org/10.4230/LIPIcs.CONCUR.2017.1)** *CONCUR*, 1:1-1:13, 2017.

* Rajsaktish Sankaranarayanan, Matthew R. Guthaus, **[Energy Savings and Performance Improvement in Subthreshold Using Adaptive Body Bias.](https://doi.org/10.1145/3060403.3060421)** *ACM Great Lakes Symposium on VLSI*, 431-434, 2017.

* Elnaz Ebrahimi 0001, Matthew R. Guthaus, Jose Renau, **[Timing speculative SRAM.](https://doi.org/10.1109/ISCAS.2017.8050754)** *ISCAS*, 1-4, 2017.

* Daphne I. Gorman, Matthew R. Guthaus, Jose Renau, **[Architectural opportunities for novel dynamic EMI shifting (DEMIS).](https://doi.org/10.1145/3123939.3123973)** *MICRO*, 774-785, 2017.

* Tyler Sorensen 0001, Hugues Evrard, Alastair F. Donaldson, **[Cooperative Kernels: GPU Multitasking for Blocking Algorithms (Extended Version).](http://arxiv.org/abs/1707.01989)** *CoRR* abs/1707.01989, 2017.

* Ana Klimovic, Heiner Litz, Christos Kozyrakis, **[ReFlex: Remote Flash ≈ Local Flash.](https://doi.org/10.1145/3037697.3037732)** *ASPLOS*, 345-359, 2017.

* Haven Blake Skinner, Rafael Trapani Possignolo, Jose Renau, **[Liam: an actor based programming model for HDLs.](https://doi.org/10.1145/3127041.3127060)** *MEMOCODE*, 185-188, 2017.

* Aydin Buluç, Scott Beamer, Kamesh Madduri, Krste Asanovic, David A. Patterson, **[Distributed-Memory Breadth-First Search on Massive Graphs.](http://arxiv.org/abs/1705.04590)** *CoRR* abs/1705.04590, 2017.

* Pengyu Zhang, Colleen Josephson, Dinesh Bharadia, Sachin Katti, **[FreeRider: Backscatter Communication Using Commodity Radios.](https://doi.org/10.1145/3143361.3143374)** *CoNEXT*, 389-401, 2017.

* John Wickerson, Mark Batty, Tyler Sorensen 0001, George A. Constantinides, **[Automatically comparing memory consistency models.](https://doi.org/10.1145/3009837.3009838)** *POPL*, 190-204, 2017.

* Rafael Trapani Possignolo, Jose Renau, **[LiveSynth: Towards an Interactive Synthesis Flow.](https://doi.org/10.1145/3061639.3062275)** *DAC*, 74:1-74:6, 2017.

* Nathan Chong, Tyler Sorensen 0001, John Wickerson, **[The Semantics of Transactions and Weak Memory in x86, Power, ARMv8, and C++.](http://arxiv.org/abs/1710.04839)** *CoRR* abs/1710.04839, 2017.

* Dajung Lee, Alric Althoff, Dustin Richmond, Ryan Kastner, **[A streaming clustering approach using a heterogeneous system for big data analysis.](https://doi.org/10.1109/ICCAD.2017.8203845)** *ICCAD*, 699-706, 2017.

* Tyler Sorensen 0001, Hugues Evrard, Alastair F. Donaldson, **[Cooperative kernels: GPU multitasking for blocking algorithms.](https://doi.org/10.1145/3106237.3106265)** *ESEC/SIGSOFT FSE*, 431-441, 2017.

* Elnaz Ebrahimi 0001, Rafael Trapani Possignolo, Jose Renau, **[Level shifter design for voltage stacking.](https://doi.org/10.1109/ISCAS.2017.8050831)** *ISCAS*, 1-4, 2017.


## 2016
* Tyler Sorensen 0001, Alastair F. Donaldson, **[The Hitchhiker's Guide to Cross-Platform OpenCL Application Development.](https://doi.org/10.1145/2909437.2909440)** *IWOCL*, 2:1-2:12, 2016.

* Tyler Sorensen 0001, Alastair F. Donaldson, **[Exposing errors related to weak memory in GPU applications.](https://doi.org/10.1145/2908080.2908114)** *PLDI*, 100-113, 2016.

* Gabriel Southern, Jose Renau, **[Overhead of deoptimization checks in the V8 javascript engine.](https://doi.org/10.1109/IISWC.2016.7581268)** *IISWC*, 75-84, 2016.

* Rafael Trapani Possignolo, Jose Renau, **[LiveSynth: Towards an interactive synthesis flow.](https://doi.org/10.1109/HOTCHIPS.2016.7936229)** *Hot Chips Symposium*, 1, 2016.

* Tyler Sorensen 0001, Alastair F. Donaldson, Mark Batty, Ganesh Gopalakrishnan, Zvonimir Rakamaric, **[Portable inter-workgroup barrier synchronisation for GPUs.](https://doi.org/10.1145/2983990.2984032)** *OOPSLA*, 39-58, 2016.

* Elnaz Ebrahimi 0001, Rafael Trapani Possignolo, Jose Renau, **[SRAM voltage stacking.](https://doi.org/10.1109/ISCAS.2016.7538879)** *ISCAS*, 1634-1637, 2016.

* Heiner Litz, Benjamin Braun, David R. Cheriton, **[EXCITE-VM: Extending the Virtual Memory System to Support Snapshot Isolation Transactions.](https://doi.org/10.1145/2967938.2967955)** *PACT*, 401-412, 2016.

* Samira Ataei, James E. Stine, Matthew R. Guthaus, **[A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS.](https://doi.org/10.1109/ICCD.2016.7753333)** *ICCD*, 499-506, 2016.

* Rafael Trapani Possignolo, Elnaz Ebrahimi 0001, Haven Blake Skinner, Jose Renau, **[Fluid Pipelines: Elastic circuitry meets Out-of-Order execution.](https://doi.org/10.1109/ICCD.2016.7753285)** *ICCD*, 233-240, 2016.

* Ehsan K. Ardestani, Rafael Trapani Possignolo, José Luis Briz, Jose Renau, **[Managing Mismatches in Voltage Stacking with CoreUnfolding.](https://doi.org/10.1145/2835178)** *ACM Trans. Archit. Code Optim.* 12(4), 43:1-43:26, 2016.

* Gabriel Southern, Jose Renau, **[Analysis of PARSEC workload scalability.](https://doi.org/10.1109/ISPASS.2016.7482081)** *ISPASS*, 133-142, 2016.

* Dustin Richmond, Jeremy Blackstone, Matthew Hogains, Kevin Thai, Ryan Kastner, **[Tinker: Generating Custom Memory Architectures for Altera's OpenCL Compiler.](https://doi.org/10.1109/FCCM.2016.13)** *FCCM*, 21-24, 2016.

* Sina Hassani, Gabriel Southern, Jose Renau, **[LiveSim: Going live with microarchitecture simulation.](https://doi.org/10.1109/HPCA.2016.7446098)** *HPCA*, 606-617, 2016.

* Janarbek Matai, Dustin Richmond, Dajung Lee, Zac Blair, Qiongzhi Wu, Amin Abazari, Ryan Kastner, **[Resolve: Generation of High-Performance Sorting Architectures from High-Level Synthesis.](https://doi.org/10.1145/2847263.2847268)** *FPGA*, 195-204, 2016.

* Matthew R. Guthaus, James E. Stine, Samira Ataei, Brian Chen, Bin Wu, Mehedi Sarwar, **[OpenRAM: an open-source memory compiler.](https://doi.org/10.1145/2966986.2980098)** *ICCAD*, 93, 2016.


## 2015
* Jade Alglave, Mark Batty, Alastair F. Donaldson, Ganesh Gopalakrishnan, Jeroen Ketema, Daniel Poetzl, Tyler Sorensen 0001, John Wickerson, **[GPU Concurrency: Weak Behaviours and Programming Assumptions.](https://doi.org/10.1145/2694344.2694391)** *ASPLOS*, 577-591, 2015.

* Ping-Yao Lin, Hany Ahmed Fahmy, Riadul Islam, Matthew R. Guthaus, **[LC resonant clock resource minimization using compensation capacitance.](https://doi.org/10.1109/ISCAS.2015.7168906)** *ISCAS*, 1406-1409, 2015.

* Scott Beamer, Krste Asanovic, David A. Patterson, **[The GAP Benchmark Suite.](http://arxiv.org/abs/1508.03619)** *CoRR* abs/1508.03619, 2015.

* Riadul Islam, Matthew R. Guthaus, **[Low-Power Clock Distribution Using a Current-Pulsed Clocked Flip-Flop.](https://doi.org/10.1109/TCSI.2015.2402938)** *IEEE Trans. Circuits Syst. I Regul. Pap.* 62-I(4), 1156-1164, 2015.

* Madan Mohan Das, Gabriel Southern, Jose Renau, **[Section-Based Program Analysis to Reduce Overhead of Detecting Unsynchronized Thread Communication.](https://doi.org/10.1145/2766451)** *ACM Trans. Archit. Code Optim.* 12(2), 23:23:1-23:23:26, 2015.

* Riadul Islam, Hany Ahmed Fahmy, Ping-Yao Lin, Matthew R. Guthaus, **[Differential current-mode clock distribution.](https://doi.org/10.1109/MWSCAS.2015.7282042)** *MWSCAS*, 1-4, 2015.

* Jade Alglave, Luc Maranget, Daniel Poetzl, Tyler Sorensen 0001, **[I compute, therefore I am (buggy): methodic doubt meets multiprocessors.](http://tinytocs.org/vol3/papers/TinyToCS_3_alglave.pdf)** *Tiny Trans. Comput. Sci.* 3, 2015.

* Scott Beamer, Krste Asanovic, David A. Patterson, **[Locality Exists in Graph Processing: Workload Characterization on an Ivy Bridge Server.](https://doi.org/10.1109/IISWC.2015.12)** *IISWC*, 56-65, 2015.

* Hany Ahmed Fahmy, Ping-Yao Lin, Riadul Islam, Matthew R. Guthaus, **[Switched capacitor quasi-adiabatic clocks.](https://doi.org/10.1109/ISCAS.2015.7168904)** *ISCAS*, 1398-1401, 2015.

* Scott Beamer, Krste Asanovic, David A. Patterson, **[GAIL: the graph algorithm iron law.](https://doi.org/10.1145/2833179.2833187)** *IA3@SC*, 13:1-13:4, 2015.

* Jose Renau, **[Message from the program chair.](https://doi.org/10.1109/ISPASS.2015.7095777)** *ISPASS*, vii, 2015.

* Benjamin M. LaCara, Ping-Yao Lin, Matthew R. Guthaus, **[Multi-frequency resonant clocks.](https://doi.org/10.1109/ISCAS.2015.7168905)** *ISCAS*, 1402-1405, 2015.

* Matthew Jacobsen, Dustin Richmond, Matthew Hogains, Ryan Kastner, **[RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators.](https://doi.org/10.1145/2815631)** *ACM Trans. Reconfigurable Technol. Syst.* 8(4), 22:1-22:23, 2015.

* Madan Mohan Das, Gabriel Southern, Jose Renau, **[Section based program analysis to reduce overhead of detecting unsynchronized thread communication.](https://doi.org/10.1145/2688500.2688552)** *PPoPP*, 283-284, 2015.


## 2014
* Amirkoushyar Ziabari, Je-Hyoung Park, Ehsan K. Ardestani, Jose Renau, Sung-Mo Kang, Ali Shakouri, **[Power Blurring: Fast Static and Transient Thermal Analysis Method for Packaged Integrated Circuits and Power Devices.](https://doi.org/10.1109/TVLSI.2013.2293422)** *IEEE Trans. Very Large Scale Integr. Syst.* 22(11), 2366-2379, 2014.

* Janarbek Matai, Dustin Richmond, Dajung Lee, Ryan Kastner, **[Enabling FPGAs for the Masses.](http://arxiv.org/abs/1408.5870)** *CoRR* abs/1408.5870, 2014.

* Jeren Samandari-Rad, Matthew R. Guthaus, Richard Hughey, **[Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield.](https://doi.org/10.1109/ACCESS.2014.2323233)** *IEEE Access* 2, 577-601, 2014.

* Heiner Litz, David R. Cheriton, Amin Firoozshahian, Omid Azizi, John P. Stevenson, **[SI-TM: reducing transactional memory abort rates through snapshot isolation.](https://doi.org/10.1145/2541940.2541952)** *ASPLOS*, 383-398, 2014.

* Bo Wang, Heiner Litz, David R. Cheriton, **[HICAMP bitmap: space-efficient updatable bitmap index for in-memory databases.](https://doi.org/10.1145/2619228.2619235)** *DaMoN*, 7:1-7:7, 2014.

* Quentin Gautier, Alexandria Shearer, Janarbek Matai, Dustin Richmond, Pingfan Meng, Ryan Kastner, **[Real-time 3D reconstruction for FPGAs: A case study for evaluating the performance, area, and programmability trade-offs of the Altera OpenCL SDK.](https://doi.org/10.1109/FPT.2014.7082810)** *FPT*, 326-329, 2014.

* Heiner Litz, Ricardo J. Dias, David R. Cheriton, **[Efficient Correction of Anomalies in Snapshot Isolation Transactions.](https://doi.org/10.1145/2693260)** *ACM Trans. Archit. Code Optim.* 11(4), 65:1-65:24, 2014.

* Riadul Islam, Matthew R. Guthaus, **[Current-mode clock distribution.](https://doi.org/10.1109/ISCAS.2014.6865357)** *ISCAS*, 1203-1206, 2014.


## 2013
* Sheldon Logan, Matthew R. Guthaus, **[Redundant C4 power pin placement to ensure robust power grid delivery.](https://doi.org/10.1109/MWSCAS.2013.6674682)** *MWSCAS*, 449-452, 2013.

* Holger Fröning, Mondrian Nüssle, Heiner Litz, Christian Leber, Ulrich Brüning 0001, **[On Achieving High Message Rates.](https://doi.org/10.1109/CCGrid.2013.43)** *CCGRID*, 498-505, 2013.

* Ehsan K. Ardestani, Francisco J. Mesa-Martinez, Gabriel Southern, Elnaz Ebrahimi 0001, Jose Renau, **[Sampling in Thermal Simulation of Processors: Measurement, Characterization, and Evaluation.](https://doi.org/10.1109/TCAD.2013.2253156)** *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* 32(8), 1187-1200, 2013.

* Janusz Rajski, Miodrag Potkonjak, Adit D. Singh, Abhijit Chatterjee, Zain Navabi, Matthew R. Guthaus, Sezer Gören 0001, **[Embedded tutorials: Embedded tutorial 1: Cell-aware test-from gates to transistors.](https://doi.org/10.1109/VLSI-SoC.2013.6673230)** *VLSI-SoC*, 2013.

* Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis 0001, **[Revisiting automated physical synthesis of high-performance clock networks.](https://doi.org/10.1145/2442087.2442102)** *ACM Trans. Design Autom. Electr. Syst.* 18(2), 31:1-31:27, 2013.

* Dustin Richmond, Ryan Kastner, Ali Irturk, John McGarry, **[A FPGA design for high speed feature extraction from a compressed measurement stream.](https://doi.org/10.1109/FPL.2013.6645527)** *FPL*, 1-8, 2013.

* Sheldon Logan, Matthew R. Guthaus, **[A decap placement methodology for reducing joule heating and temperature in PSN interconnect.](https://doi.org/10.1109/MWSCAS.2013.6674780)** *MWSCAS*, 840-843, 2013.

* Ehsan K. Ardestani, Gabriel Southern, Jason Doung, Elnaz Ebrahimi 0001, Jose Renau, **[ESESC: A fast performance, power, and temperature multicore simulator.](http://doi.ieeecomputersociety.org/10.1109/HOTCHIPS.2013.7478330)** *Hot Chips Symposium*, 1, 2013.

* Alamelu Sankaranarayanan, Ehsan K. Ardestani, José Luis Briz, Jose Renau, **[An energy efficient GPGPU memory hierarchy with tiny incoherent caches.](https://doi.org/10.1109/ISLPED.2013.6629259)** *ISLPED*, 9-14, 2013.

* Tyler Sorensen 0001, Ganesh Gopalakrishnan, Vinod Grover, **[Towards shared memory consistency models for GPUs.](https://doi.org/10.1145/2464996.2467280)** *ICS*, 489-490, 2013.

* Michael Chan, Heiner Litz, David R. Cheriton, **[Rethinking Network Stack Design with Memory Snapshots.](https://www.usenix.org/conference/hotos13/session/chan)** *HotOS*, 2013.

* Scott Beamer, Aydin Buluç, Krste Asanovic, David A. Patterson, **[Distributed Memory Breadth-First Search Revisited: Enabling Bottom-Up Search.](https://doi.org/10.1109/IPDPSW.2013.159)** *IPDPS Workshops*, 1618-1627, 2013.

* Scott Beamer, Krste Asanovic, David A. Patterson, **[Direction-optimizing breadth-first search.](https://doi.org/10.3233/SPR-130370)** *Sci. Program.* 21(3-4), 137-148, 2013.

* Ehsan K. Ardestani, Jose Renau, **[ESESC: A fast multicore simulator using Time-Based Sampling.](https://doi.org/10.1109/HPCA.2013.6522340)** *HPCA*, 448-459, 2013.


## 2012
* Matthew R. Guthaus, **[Welcome from the general chair.](https://doi.org/10.1109/VLSI-SoC.2012.6378990)** *VLSI-SoC*, 2012.

* Curtis Andrus, Matthew R. Guthaus, **[Lithography-aware layout compaction.](https://doi.org/10.1145/2206781.2206818)** *ACM Great Lakes Symposium on VLSI*, 147-152, 2012.

* Xuchu Hu, Walter James Condley, Matthew R. Guthaus, **[Library-aware resonant clock synthesis (LARCS).](https://doi.org/10.1145/2228360.2228389)** *DAC*, 145-150, 2012.

* Seokjoong Kim, Matthew R. Guthaus, **[SEU-Aware Low-Power Memories Using a Multiple Supply Voltage Array Architecture.](https://doi.org/10.1007/978-3-642-45073-0_10)** *VLSI-SoC (Selected Papers)*, 181-195, 2012.

* Shoaib Kamil 0001, Derrick Coetzee, Scott Beamer, Henry Cook, Ekaterina Gonina, Jonathan Harper, Jeffrey Morlan, Armando Fox, **[Portable parallel performance from sequential, productive, embedded domain-specific languages.](https://doi.org/10.1145/2145816.2145865)** *PPoPP*, 303-304, 2012.

* Jeren Samandari-Rad, Matthew R. Guthaus, Richard Hughey, **[VAR-TX: A variability-aware SRAM model for predicting the optimum architecture to achieve minimum access-time for yield enhancement in nano-scaled CMOS.](https://doi.org/10.1109/ISQED.2012.6187541)** *ISQED*, 506-515, 2012.

* Haven Blake Skinner, Xuchu Hu, Matthew R. Guthaus, **[Harmonic resonant clocking.](https://doi.org/10.1109/VLSI-SoC.2012.6379006)** *VLSI-SoC*, 59-64, 2012.

* Xuchu Hu, Matthew R. Guthaus, **[Distributed LC Resonant Clock Grid Synthesis.](https://doi.org/10.1109/TCSI.2012.2190671)** *IEEE Trans. Circuits Syst. I Regul. Pap.* 59-I(11), 2749-2760, 2012.

* Rajsaktish Sankaranarayanan, Matthew R. Guthaus, **[A single-VDD ultra-low energy sub-threshold FPGA.](https://doi.org/10.1109/VLSI-SoC.2012.6379033)** *VLSI-SoC*, 219-224, 2012.

* Seokjoong Kim, Matthew R. Guthaus, **[Dynamic voltage scaling for SEU-tolerance in low-power memories.](https://doi.org/10.1109/VLSI-SoC.2012.6379031)** *VLSI-SoC*, 207-212, 2012.

* Matthew R. Guthaus, Baris Taskin, **[High-Performance, Low-Power Resonant Clocking: Embedded tutorial.](https://doi.org/10.1145/2429384.2429545)** *ICCAD*, 742-745, 2012.

* Matthew R. Guthaus, Xuchu Hu, Gustavo Wilke, Guilherme Flach, Ricardo Reis 0001, **[High-performance clock mesh optimization.](https://doi.org/10.1145/2209291.2209306)** *ACM Trans. Design Autom. Electr. Syst.* 17(3), 33:1-33:17, 2012.

* Ehsan K. Ardestani, Elnaz Ebrahimi 0001, Gabriel Southern, Jose Renau, **[Thermal-aware sampling in architectural simulation.](https://doi.org/10.1145/2333660.2333670)** *ISLPED*, 33-38, 2012.

* Scott Beamer, Krste Asanovic, David A. Patterson, **[Direction-optimizing breadth-first search.](https://doi.org/10.1109/SC.2012.50)** *SC*, 12, 2012.


## 2011
* Xuchu Hu, Matthew R. Guthaus, **[Distributed Resonant clOCK grid Synthesis (ROCKS).](https://doi.org/10.1145/2024724.2024845)** *DAC*, 516-521, 2011.

* Jose Renau, Will Eatherton, **[Hot Chips 22.](https://doi.org/10.1109/MM.2011.27)** *IEEE Micro* 31(2), 4-5, 2011.

* Seokjoong Kim, Matthew R. Guthaus, **[Leakage-aware redundancy for reliable sub-threshold memories.](https://doi.org/10.1145/2024724.2024826)** *DAC*, 435-440, 2011.

* Michael Brown, Jose Renau, **[ReRack: power simulation for data centers with renewable energy generation.](https://doi.org/10.1145/2160803.2160865)** *SIGMETRICS Perform. Evaluation Rev.* 39(3), 77-81, 2011.

* Matthew R. Guthaus, **[Distributed LC resonant clock tree synthesis.](https://doi.org/10.1109/ISCAS.2011.5937788)** *ISCAS*, 1215-1218, 2011.

* Walter James Condley, Xuchu Hu, Matthew R. Guthaus, **[A methodology for local resonant clock synthesis using LC-assisted local clock buffers.](https://doi.org/10.1109/ICCAD.2011.6105376)** *ICCAD*, 503-506, 2011.

* Walter James Condley, Andrew W. Hill, Matthew R. Guthaus, **[Advanced logic design through hands-on digital music synthesis.](https://doi.org/10.1109/MSE.2011.5937081)** *MSE*, 17-20, 2011.

* Christian Leber, Benjamin Geib, Heiner Litz, **[High Frequency Trading Acceleration Using FPGAs.](https://doi.org/10.1109/FPL.2011.64)** *FPL*, 317-322, 2011.

* Seokjoong Kim, Matthew R. Guthaus, **[SNM-aware power reduction and reliability improvement in 45nm SRAMs.](https://doi.org/10.1109/VLSISoC.2011.6081666)** *VLSI-SoC*, 204-207, 2011.

* Xuchu Hu, Matthew R. Guthaus, **[Clock tree optimization for Electromagnetic Compatibility (EMC).](https://doi.org/10.1109/ASPDAC.2011.5722181)** *ASP-DAC*, 184-189, 2011.

* Heiner Litz, Christian Leber, Benjamin Geib, **[DSL programmable engine for high frequency trading acceleration.](https://doi.org/10.1145/2088256.2088268)** *WHPCF@SC*, 31-38, 2011.

* Sheldon Logan, Matthew R. Guthaus, **[Package-chip co-design to increase flip-chip C4 reliability.](https://doi.org/10.1109/ISQED.2011.5770782)** *ISQED*, 553-558, 2011.

* Seokjoong Kim, Matthew R. Guthaus, **[Low-power multiple-bit upset tolerant memory optimization.](https://doi.org/10.1109/ICCAD.2011.6105388)** *ICCAD*, 577-581, 2011.

* Sangeetha Sudhakrishnan, Francisco J. Mesa-Martinez, Jose Renau, **[A design time simulator for computer architects.](https://doi.org/10.1109/ISQED.2011.5770721)** *ISQED*, 164-173, 2011.

* Sangeetha Sudhakrishnan, Rigo Dicochea, Jose Renau, **[Releasing efficient beta cores to market early.](https://doi.org/10.1145/2000064.2000090)** *ISCA*, 213-222, 2011.


## 2010
* Heiner Litz, Maximilian Thürmer, Ulrich Brüning 0001, **[TCCluster: A Cluster Architecture Utilizing the Processor Host Interface as a Network Interconnect.](https://doi.org/10.1109/CLUSTER.2010.37)** *CLUSTER*, 9-18, 2010.

* Francisco J. Mesa-Martinez, Ehsan K. Ardestani, Jose Renau, **[Characterizing processor thermal behavior.](https://doi.org/10.1145/1736020.1736043)** *ASPLOS*, 193-204, 2010.

* Holger Fröning, Heiner Litz, **[Efficient hardware support for the Partitioned Global Address Space.](https://doi.org/10.1109/IPDPSW.2010.5470851)** *IPDPS Workshops*, 1-6, 2010.

* Derek Chan, Matthew R. Guthaus, **[Analysis of power supply induced jitter in actively de-skewed multi-core systems.](https://doi.org/10.1109/ISQED.2010.5450490)** *ISQED*, 785-790, 2010.

* Walter James Condley, Xuchu Hu, Matthew R. Guthaus, **[Analysis of high-performance clock networks with RLC and transmission line effects.](https://doi.org/10.1145/1811100.1811113)** *SLIP*, 51-58, 2010.

* Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis 0001, **[Non-uniform clock mesh optimization with linear programming buffer insertion.](https://doi.org/10.1145/1837274.1837295)** *DAC*, 74-79, 2010.

* Scott Beamer, Chen Sun 0003, Yong-Jin Kwon, Ajay Joshi, Christopher Batten, Vladimir Stojanovic, Krste Asanovic, **[Re-architecting DRAM memory systems with monolithically integrated silicon photonics.](https://doi.org/10.1145/1815961.1815978)** *ISCA*, 129-140, 2010.


## 2009
* Heiner Litz, Holger Fröning, Ulrich Brüning 0001, **[A HyperTransport 3 Physical Layer Interface for FPGAs.](https://doi.org/10.1007/978-3-642-00641-8_4)** *ARC*, 4-14, 2009.

* Heiner Litz, Holger Fröning, Maximilian Thürmer, Ulrich Brüning 0001, **[An FPGA based verification platform for HyperTransport 3.x.](https://doi.org/10.1109/FPL.2009.5272393)** *FPL*, 631-634, 2009.

* Keven L. Woo, Matthew R. Guthaus, **[Fault-tolerant synthesis using non-uniform redundancy.](https://doi.org/10.1109/ICCD.2009.5413153)** *ICCD*, 213-218, 2009.

* Matthew R. Guthaus, **[Teaching VLSI design in 10 weeks.](https://doi.org/10.1109/MSE.2009.5270833)** *MSE*, 41-44, 2009.

* Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Scott Beamer, Imran Shamim, Krste Asanovic, Vladimir Stojanovic, **[Silicon-photonic clos networks for global on-chip communication.](https://doi.org/10.1109/NOCS.2009.5071460)** *NOCS*, 124-133, 2009.

* Joseph Nayfach-Battilana, Jose Renau, **[SOI, interconnect, package, and mainboard thermal characterization.](https://doi.org/10.1145/1594233.1594314)** *ISLPED*, 327-330, 2009.

* Scott Beamer, Krste Asanovic, Christopher Batten, Ajay Joshi, Vladimir Stojanovic, **[Designing multi-socket systems using silicon photonics.](https://doi.org/10.1145/1542275.1542360)** *ICS*, 521-522, 2009.

* Holger Fröning, Heiner Litz, Ulrich Brüning 0001, **[Efficient Virtualization of High-Performance Network Interfaces.](https://doi.org/10.1109/ICN.2009.23)** *ICN*, 434-439, 2009.

* Michael Brown, Cyrus Bazeghi, Matthew R. Guthaus, Jose Renau, **[Measuring and modeling variabilityusing low-cost FPGAs.](https://doi.org/10.1145/1508128.1508204)** *FPGA*, 286, 2009.


## 2008
* Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, **[Clock tree synthesis with data-path sensitivity matching.](https://doi.org/10.1109/ASPDAC.2008.4484001)** *ASP-DAC*, 498-503, 2008.

* Sangeetha Sudhakrishnan, Janaki T. Madhavan, E. James Whitehead Jr., Jose Renau, **[Understanding bug fix patterns in verilog.](https://doi.org/10.1145/1370750.1370761)** *MSR*, 39-42, 2008.

* Heiner Litz, Holger Fröning, Mondrian Nüssle, Ulrich Brüning 0001, **[VELO: A Novel Communication Engine for Ultra-Low Latency Message Transfers.](https://doi.org/10.1109/ICPP.2008.85)** *ICPP*, 238-245, 2008.

* Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, **[Measuring power and temperature from real processors.](https://doi.org/10.1109/IPDPS.2008.4536423)** *IPDPS*, 1-5, 2008.

* Sangeetha Sudhakrishnan, Liying Su, Jose Renau, **[Processor Verification with hwBugHunt.](https://doi.org/10.1109/ISQED.2008.4479730)** *ISQED*, 224-229, 2008.


## 2007
* Francisco J. Mesa-Martinez, Joseph Nayfach-Battilana, Jose Renau, **[Power model validation through thermal measurements.](https://doi.org/10.1145/1250662.1250700)** *ISCA*, 302-311, 2007.

* Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau, **[System and Procesor Design Effort Estimation.](https://doi.org/10.1007/978-0-387-89558-1_14)** *VLSI-SoC (Selected Papers)*, 1-21, 2007.

* Cyrus Bazeghi, Francisco J. Mesa-Martinez, Brian Greskamp, Josep Torrellas, Jose Renau, **[Estimating design time for system circuits.](https://doi.org/10.1109/VLSISOC.2007.4402473)** *VLSI-SoC*, 60-65, 2007.

* Francisco J. Mesa-Martinez, Jose Renau, **[Effective Optimistic-Checker Tandem Core Design through Architectural Pruning.](https://doi.org/10.1109/MICRO.2007.23)** *MICRO*, 236-248, 2007.

* Francisco J. Mesa-Martinez, Michael Brown, Joseph Nayfach-Battilana, Jose Renau, **[Measuring performance, power, and temperature from real processors.](https://doi.org/10.1145/1281700.1281716)** *Experimental Computer Science*, 16, 2007.


## 2006
* Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, **[Process-induced skew reduction in nominal zero-skew clock trees.](https://doi.org/10.1109/ASPDAC.2006.1594650)** *ASP-DAC*, 84-89, 2006.

* Francisco J. Mesa-Martinez, Michael C. Huang 0001, Jose Renau, **[SEED: scalable, efficient enforcement of dependences.](https://doi.org/10.1145/1152154.1152193)** *PACT*, 254-264, 2006.

* Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown, **[Clock buffer and wire sizing using sequential programming.](https://doi.org/10.1145/1146909.1147171)** *DAC*, 1041-1046, 2006.

* Luis Ceze, Karin Strauss, James Tuck, Josep Torrellas, Jose Renau, **[CAVA: Using checkpoint-assisted value prediction to hide L2 misses.](https://doi.org/10.1145/1138035.1138038)** *ACM Trans. Archit. Code Optim.* 3(2), 182-208, 2006.

* Yun Ding, Heiner Litz, **[Creating multiplatform user interfaces by annotation and adaptation.](https://doi.org/10.1145/1111449.1111507)** *IUI*, 270-272, 2006.

* Wei Liu 0014, James Tuck, Luis Ceze, Wonsun Ahn, Karin Strauss, Jose Renau, Josep Torrellas, **[POSH: a TLS compiler that exploits program structure.](https://doi.org/10.1145/1122971.1122997)** *PPoPP*, 158-167, 2006.

* Jose Renau, Karin Strauss, Luis Ceze, Wei Liu 0014, Smruti R. Sarangi, James Tuck, Josep Torrellas, **[Energy-Efficient Thread-Level Speculation.](https://doi.org/10.1109/MM.2006.11)** *IEEE Micro* 26(1), 80-91, 2006.


## 2005
* Matthew R. Guthaus, Natesan Venkateswaran, Vladimir Zolotov, Dennis Sylvester, Richard B. Brown, **[Optimization objectives and models of variation for statistical gate sizing.](https://doi.org/10.1145/1057661.1057736)** *ACM Great Lakes Symposium on VLSI*, 313-316, 2005.

* Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown, **[Partitioning Variables across Register Windows to Reduce Spill Code in a Low-Power Processor.](https://doi.org/10.1109/TC.2005.132)** *IEEE Trans. Computers* 54(8), 998-1012, 2005.

* Matthew R. Guthaus, Natesan Venkateswaran, Chandu Visweswariah, Vladimir Zolotov, **[Gate sizing using incremental parameterized statistical timing analysis.](https://doi.org/10.1109/ICCAD.2005.1560213)** *ICCAD*, 1029-1036, 2005.

* Jose Renau, James Tuck, Wei Liu 0014, Luis Ceze, Karin Strauss, Josep Torrellas, **[Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation.](https://doi.org/10.1145/1088149.1088173)** *ICS*, 179-188, 2005.

* Cyrus Bazeghi, Francisco J. Mesa-Martinez, Jose Renau, **[uComplexity: Estimating Processor Design Effort.](https://doi.org/10.1109/MICRO.2005.37)** *MICRO*, 209-218, 2005.

* Jose Renau, Karin Strauss, Luis Ceze, Wei Liu 0014, Smruti R. Sarangi, James Tuck, Josep Torrellas, **[Thread-Level Speculation on a CMP can be energy efficient.](https://doi.org/10.1145/1088149.1088178)** *ICS*, 219-228, 2005.


## 2004
* Luis Ceze, Karin Strauss, James Tuck, Jose Renau, Josep Torrellas, **[CAVA: Hiding L2 Misses with Checkpoint-Assisted Value Prediction.](https://doi.org/10.1109/L-CA.2004.3)** *IEEE Comput. Archit. Lett.* 3, 2004.

* Yun Ding, Heiner Litz, Dennis Pfisterer, **[A graphical single-authoring framework for building multi-platform user interfaces.](https://doi.org/10.1145/964442.964490)** *IUI*, 235-237, 2004.


## 2003
* Michael C. Huang 0001, Jose Renau, Josep Torrellas, **[Positional Adaptation of Processors: Application to Energy Reduction.](https://doi.org/10.1109/ISCA.2003.1206997)** *ISCA*, 157-168, 2003.

* Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Matthew R. Guthaus, Richard B. Brown, **[A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference.](https://doi.org/10.1145/775832.775965)** *DAC*, 520-525, 2003.

* Yun Ding, Heiner Litz, Rainer Malaka, Dennis Pfisterer, **[On Programming Information Agent Systems - An Integrated Hotel Reservation Service as Case Study.](https://doi.org/10.1007/978-3-540-39869-1_5)** *MATES*, 50-61, 2003.

* Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S. Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown, **[Increasing the number of effective registers in a low-power processor using a windowed register file.](https://doi.org/10.1145/951710.951729)** *CASES*, 125-136, 2003.

* Basilio B. Fraguela, Jose Renau, Paul Feautrier, David A. Padua, Josep Torrellas, **[Programming the FlexRAM parallel intelligent memory system.](https://doi.org/10.1145/781498.781505)** *PPoPP*, 49-60, 2003.


## 2002
* Michael C. Huang 0001, Jose Renau, Josep Torrellas, **[Energy-efficient hybrid wakeup logic.](https://doi.org/10.1145/566408.566456)** *ISLPED*, 196-201, 2002.

* José F. Martínez, Jose Renau, Michael C. Huang 0001, Milos Prvulovic, Josep Torrellas, **[Cherry: checkpointed early resource recycling in out-of-order microprocessors.](https://doi.org/10.1109/MICRO.2002.1176234)** *MICRO*, 3-14, 2002.


## 2001
* Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, **[The Design of DEETM: a Framework for Dynamic Energy Efficiency and Temperature Management.](http://www.jilp.org/vol3/huang-jilp.pdf)** *J. Instr. Level Parallelism* 3, 2001.

* Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, **[L1 data cache decomposition for energy efficiency.](https://doi.org/10.1145/383082.383086)** *ISLPED*, 10-15, 2001.


## 2000
* Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, **[Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips.](https://doi.org/10.1007/3-540-44570-6_11)** *Intelligent Memory Systems*, 152-159, 2000.

* Michael C. Huang 0001, Jose Renau, Seung-Moon Yoo, Josep Torrellas, **[A framework for dynamic energy efficiency and temperature management.](https://doi.org/10.1109/MICRO.2000.898071)** *MICRO*, 202-213, 2000.


