<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1755065343">
  <File Type="BITSTR-BMM" Name="xillydemo_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="xillydemo_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="xillydemo_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="xillydemo_power_routed.rpt"/>
  <File Type="PA-TCL" Name="xillydemo.tcl"/>
  <File Type="OPT-TIMING" Name="xillydemo_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="xillydemo_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="xillydemo_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="xillydemo_reports.tcl"/>
  <File Type="OPT-DRC" Name="xillydemo_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="xillydemo.hwdef"/>
  <File Type="PWROPT-DCP" Name="xillydemo_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="xillydemo_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="xillydemo_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="xillydemo_placed.dcp"/>
  <File Type="PLACE-IO" Name="xillydemo_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="xillydemo_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="xillydemo_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="xillydemo_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="xillydemo_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="xillydemo_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="xillydemo_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="xillydemo_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="xillydemo_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="xillydemo.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="xillydemo_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="xillydemo_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="xillydemo_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="xillydemo.msk"/>
  <File Type="PHYSOPT-TIMING" Name="xillydemo_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="xillydemo_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="xillydemo_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="xillydemo_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="xillydemo_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="xillydemo_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="xillydemo_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="xillydemo.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="xillydemo_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="xillydemo_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="xillydemo_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="xillydemo_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="xillydemo_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="xillydemo_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="xillydemo_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="xillydemo_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="xillydemo_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="xillydemo_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="xillydemo_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="xillydemo_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="xillydemo_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="xillydemo_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="xillydemo_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="xillydemo_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="xillydemo_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="xillydemo_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="xillydemo_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="xillydemo_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="xillydemo_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="xillydemo.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="xillydemo_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="xillydemo.rbt"/>
  <File Type="BITSTR-NKY" Name="xillydemo.nky"/>
  <File Type="PDI-FILE" Name="xillydemo.pdi"/>
  <File Type="RCFI_FILE" Name="xillydemo.rcfi"/>
  <File Type="CFI_FILE" Name="xillydemo.cfi"/>
  <File Type="RNPI_FILE" Name="xillydemo.rnpi"/>
  <File Type="NPI_FILE" Name="xillydemo.npi"/>
  <File Type="RBD_FILE" Name="xillydemo.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="xillydemo.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="xillydemo.sysdef"/>
  <File Type="BG-BGN" Name="xillydemo.bgn"/>
  <File Type="BG-DRC" Name="xillydemo.drc"/>
  <File Type="RDI-RDI" Name="xillydemo.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../src/xillydemo.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/smbus.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/i2s_audio.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/xillybus.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../src/xillybus_core.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../vivado-essentials/system.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../vivado-essentials/vivado_system/vivado_system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol2.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/fc1_weight.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/image.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol3.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/conv2_bias.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/conv2_weight.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol4.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/conv1_weight.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol5.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/test_image.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol7.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/conv1_bias.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol8.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol6.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol0.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol1.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/weightCol9.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/mem_files/fc1_bias.mem">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/load_kernels.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/counters.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/pool_addr_gen.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/pool_control.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/layer_control.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/pool.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/load_bias.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/patch_data_latch.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/top_top_top.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/mem.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/weightMem.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/image_ram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/memory.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/counter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/ftCounter.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/top.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/top_control.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/conv_control.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/dense.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/conv.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/layer.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/patch_addr_gen.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/functions.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/adder_tree.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/output.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/adder.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/compD.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/comp.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../../Desktop/xillinux-eval-zedboard-2.3/verilog/vivado/xillydemo.srcs/sources_1/new/layer_mem.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="xillydemo"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../vivado-essentials/xillydemo.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design" PostStepTclHook="$PPRDIR/../../vivado-essentials/showstopper.tcl"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="vga_fifo"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_8x2048"/>
  <BlockFileSet Type="BlockSrcs" Name="fifo_32x512"/>
</GenRun>
