#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Connection Block cbx_1__1_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Mon Jul  7 22:56:00 2025
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[0] -to fpga_top/cbx_1__1_/chanx_left_out[0] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[0] -to fpga_top/cbx_1__1_/chanx_right_out[0] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[1] -to fpga_top/cbx_1__1_/chanx_left_out[1] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[1] -to fpga_top/cbx_1__1_/chanx_right_out[1] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[2] -to fpga_top/cbx_1__1_/chanx_left_out[2] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[2] -to fpga_top/cbx_1__1_/chanx_right_out[2] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[3] -to fpga_top/cbx_1__1_/chanx_left_out[3] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[3] -to fpga_top/cbx_1__1_/chanx_right_out[3] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[4] -to fpga_top/cbx_1__1_/chanx_left_out[4] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[4] -to fpga_top/cbx_1__1_/chanx_right_out[4] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[5] -to fpga_top/cbx_1__1_/chanx_left_out[5] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[5] -to fpga_top/cbx_1__1_/chanx_right_out[5] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[6] -to fpga_top/cbx_1__1_/chanx_left_out[6] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[6] -to fpga_top/cbx_1__1_/chanx_right_out[6] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[7] -to fpga_top/cbx_1__1_/chanx_left_out[7] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[7] -to fpga_top/cbx_1__1_/chanx_right_out[7] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[8] -to fpga_top/cbx_1__1_/chanx_left_out[8] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[8] -to fpga_top/cbx_1__1_/chanx_right_out[8] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[9] -to fpga_top/cbx_1__1_/chanx_left_out[9] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[9] -to fpga_top/cbx_1__1_/chanx_right_out[9] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[10] -to fpga_top/cbx_1__1_/chanx_left_out[10] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[10] -to fpga_top/cbx_1__1_/chanx_right_out[10] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[11] -to fpga_top/cbx_1__1_/chanx_left_out[11] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[11] -to fpga_top/cbx_1__1_/chanx_right_out[11] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[12] -to fpga_top/cbx_1__1_/chanx_left_out[12] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[12] -to fpga_top/cbx_1__1_/chanx_right_out[12] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[13] -to fpga_top/cbx_1__1_/chanx_left_out[13] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[13] -to fpga_top/cbx_1__1_/chanx_right_out[13] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[14] -to fpga_top/cbx_1__1_/chanx_left_out[14] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[14] -to fpga_top/cbx_1__1_/chanx_right_out[14] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[15] -to fpga_top/cbx_1__1_/chanx_left_out[15] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[15] -to fpga_top/cbx_1__1_/chanx_right_out[15] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[16] -to fpga_top/cbx_1__1_/chanx_left_out[16] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[16] -to fpga_top/cbx_1__1_/chanx_right_out[16] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[17] -to fpga_top/cbx_1__1_/chanx_left_out[17] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[17] -to fpga_top/cbx_1__1_/chanx_right_out[17] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[18] -to fpga_top/cbx_1__1_/chanx_left_out[18] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[18] -to fpga_top/cbx_1__1_/chanx_right_out[18] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[19] -to fpga_top/cbx_1__1_/chanx_left_out[19] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[19] -to fpga_top/cbx_1__1_/chanx_right_out[19] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[20] -to fpga_top/cbx_1__1_/chanx_left_out[20] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[20] -to fpga_top/cbx_1__1_/chanx_right_out[20] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[21] -to fpga_top/cbx_1__1_/chanx_left_out[21] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[21] -to fpga_top/cbx_1__1_/chanx_right_out[21] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[22] -to fpga_top/cbx_1__1_/chanx_left_out[22] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[22] -to fpga_top/cbx_1__1_/chanx_right_out[22] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[23] -to fpga_top/cbx_1__1_/chanx_left_out[23] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[23] -to fpga_top/cbx_1__1_/chanx_right_out[23] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[24] -to fpga_top/cbx_1__1_/chanx_left_out[24] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[24] -to fpga_top/cbx_1__1_/chanx_right_out[24] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[25] -to fpga_top/cbx_1__1_/chanx_left_out[25] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[25] -to fpga_top/cbx_1__1_/chanx_right_out[25] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[26] -to fpga_top/cbx_1__1_/chanx_left_out[26] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[26] -to fpga_top/cbx_1__1_/chanx_right_out[26] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[27] -to fpga_top/cbx_1__1_/chanx_left_out[27] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[27] -to fpga_top/cbx_1__1_/chanx_right_out[27] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[28] -to fpga_top/cbx_1__1_/chanx_left_out[28] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[28] -to fpga_top/cbx_1__1_/chanx_right_out[28] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[29] -to fpga_top/cbx_1__1_/chanx_left_out[29] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[29] -to fpga_top/cbx_1__1_/chanx_right_out[29] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[30] -to fpga_top/cbx_1__1_/chanx_left_out[30] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[30] -to fpga_top/cbx_1__1_/chanx_right_out[30] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[31] -to fpga_top/cbx_1__1_/chanx_left_out[31] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[31] -to fpga_top/cbx_1__1_/chanx_right_out[31] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[32] -to fpga_top/cbx_1__1_/chanx_left_out[32] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[32] -to fpga_top/cbx_1__1_/chanx_right_out[32] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[33] -to fpga_top/cbx_1__1_/chanx_left_out[33] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[33] -to fpga_top/cbx_1__1_/chanx_right_out[33] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[34] -to fpga_top/cbx_1__1_/chanx_left_out[34] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[34] -to fpga_top/cbx_1__1_/chanx_right_out[34] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[35] -to fpga_top/cbx_1__1_/chanx_left_out[35] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[35] -to fpga_top/cbx_1__1_/chanx_right_out[35] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[36] -to fpga_top/cbx_1__1_/chanx_left_out[36] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[36] -to fpga_top/cbx_1__1_/chanx_right_out[36] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[37] -to fpga_top/cbx_1__1_/chanx_left_out[37] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[37] -to fpga_top/cbx_1__1_/chanx_right_out[37] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[38] -to fpga_top/cbx_1__1_/chanx_left_out[38] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[38] -to fpga_top/cbx_1__1_/chanx_right_out[38] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[39] -to fpga_top/cbx_1__1_/chanx_left_out[39] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[39] -to fpga_top/cbx_1__1_/chanx_right_out[39] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[40] -to fpga_top/cbx_1__1_/chanx_left_out[40] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[40] -to fpga_top/cbx_1__1_/chanx_right_out[40] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[41] -to fpga_top/cbx_1__1_/chanx_left_out[41] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[41] -to fpga_top/cbx_1__1_/chanx_right_out[41] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[42] -to fpga_top/cbx_1__1_/chanx_left_out[42] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[42] -to fpga_top/cbx_1__1_/chanx_right_out[42] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[43] -to fpga_top/cbx_1__1_/chanx_left_out[43] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[43] -to fpga_top/cbx_1__1_/chanx_right_out[43] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[44] -to fpga_top/cbx_1__1_/chanx_left_out[44] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[44] -to fpga_top/cbx_1__1_/chanx_right_out[44] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[45] -to fpga_top/cbx_1__1_/chanx_left_out[45] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[45] -to fpga_top/cbx_1__1_/chanx_right_out[45] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[46] -to fpga_top/cbx_1__1_/chanx_left_out[46] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[46] -to fpga_top/cbx_1__1_/chanx_right_out[46] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[47] -to fpga_top/cbx_1__1_/chanx_left_out[47] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[47] -to fpga_top/cbx_1__1_/chanx_right_out[47] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[48] -to fpga_top/cbx_1__1_/chanx_left_out[48] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[48] -to fpga_top/cbx_1__1_/chanx_right_out[48] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[49] -to fpga_top/cbx_1__1_/chanx_left_out[49] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[49] -to fpga_top/cbx_1__1_/chanx_right_out[49] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[50] -to fpga_top/cbx_1__1_/chanx_left_out[50] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[50] -to fpga_top/cbx_1__1_/chanx_right_out[50] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[51] -to fpga_top/cbx_1__1_/chanx_left_out[51] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[51] -to fpga_top/cbx_1__1_/chanx_right_out[51] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[52] -to fpga_top/cbx_1__1_/chanx_left_out[52] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[52] -to fpga_top/cbx_1__1_/chanx_right_out[52] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[53] -to fpga_top/cbx_1__1_/chanx_left_out[53] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[53] -to fpga_top/cbx_1__1_/chanx_right_out[53] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[54] -to fpga_top/cbx_1__1_/chanx_left_out[54] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[54] -to fpga_top/cbx_1__1_/chanx_right_out[54] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[55] -to fpga_top/cbx_1__1_/chanx_left_out[55] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[55] -to fpga_top/cbx_1__1_/chanx_right_out[55] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[56] -to fpga_top/cbx_1__1_/chanx_left_out[56] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[56] -to fpga_top/cbx_1__1_/chanx_right_out[56] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[57] -to fpga_top/cbx_1__1_/chanx_left_out[57] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[57] -to fpga_top/cbx_1__1_/chanx_right_out[57] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[58] -to fpga_top/cbx_1__1_/chanx_left_out[58] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[58] -to fpga_top/cbx_1__1_/chanx_right_out[58] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[59] -to fpga_top/cbx_1__1_/chanx_left_out[59] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[59] -to fpga_top/cbx_1__1_/chanx_right_out[59] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[60] -to fpga_top/cbx_1__1_/chanx_left_out[60] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[60] -to fpga_top/cbx_1__1_/chanx_right_out[60] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[61] -to fpga_top/cbx_1__1_/chanx_left_out[61] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[61] -to fpga_top/cbx_1__1_/chanx_right_out[61] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[62] -to fpga_top/cbx_1__1_/chanx_left_out[62] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[62] -to fpga_top/cbx_1__1_/chanx_right_out[62] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[63] -to fpga_top/cbx_1__1_/chanx_left_out[63] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[63] -to fpga_top/cbx_1__1_/chanx_right_out[63] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[64] -to fpga_top/cbx_1__1_/chanx_left_out[64] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[64] -to fpga_top/cbx_1__1_/chanx_right_out[64] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[65] -to fpga_top/cbx_1__1_/chanx_left_out[65] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[65] -to fpga_top/cbx_1__1_/chanx_right_out[65] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[66] -to fpga_top/cbx_1__1_/chanx_left_out[66] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[66] -to fpga_top/cbx_1__1_/chanx_right_out[66] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[67] -to fpga_top/cbx_1__1_/chanx_left_out[67] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[67] -to fpga_top/cbx_1__1_/chanx_right_out[67] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[68] -to fpga_top/cbx_1__1_/chanx_left_out[68] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[68] -to fpga_top/cbx_1__1_/chanx_right_out[68] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[69] -to fpga_top/cbx_1__1_/chanx_left_out[69] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[69] -to fpga_top/cbx_1__1_/chanx_right_out[69] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[70] -to fpga_top/cbx_1__1_/chanx_left_out[70] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[70] -to fpga_top/cbx_1__1_/chanx_right_out[70] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[71] -to fpga_top/cbx_1__1_/chanx_left_out[71] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[71] -to fpga_top/cbx_1__1_/chanx_right_out[71] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[72] -to fpga_top/cbx_1__1_/chanx_left_out[72] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[72] -to fpga_top/cbx_1__1_/chanx_right_out[72] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[73] -to fpga_top/cbx_1__1_/chanx_left_out[73] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[73] -to fpga_top/cbx_1__1_/chanx_right_out[73] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[74] -to fpga_top/cbx_1__1_/chanx_left_out[74] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[74] -to fpga_top/cbx_1__1_/chanx_right_out[74] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[75] -to fpga_top/cbx_1__1_/chanx_left_out[75] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[75] -to fpga_top/cbx_1__1_/chanx_right_out[75] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[76] -to fpga_top/cbx_1__1_/chanx_left_out[76] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[76] -to fpga_top/cbx_1__1_/chanx_right_out[76] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[77] -to fpga_top/cbx_1__1_/chanx_left_out[77] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[77] -to fpga_top/cbx_1__1_/chanx_right_out[77] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[78] -to fpga_top/cbx_1__1_/chanx_left_out[78] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[78] -to fpga_top/cbx_1__1_/chanx_right_out[78] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[79] -to fpga_top/cbx_1__1_/chanx_left_out[79] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[79] -to fpga_top/cbx_1__1_/chanx_right_out[79] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[80] -to fpga_top/cbx_1__1_/chanx_left_out[80] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[80] -to fpga_top/cbx_1__1_/chanx_right_out[80] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[81] -to fpga_top/cbx_1__1_/chanx_left_out[81] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[81] -to fpga_top/cbx_1__1_/chanx_right_out[81] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[82] -to fpga_top/cbx_1__1_/chanx_left_out[82] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[82] -to fpga_top/cbx_1__1_/chanx_right_out[82] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[83] -to fpga_top/cbx_1__1_/chanx_left_out[83] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[83] -to fpga_top/cbx_1__1_/chanx_right_out[83] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[84] -to fpga_top/cbx_1__1_/chanx_left_out[84] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[84] -to fpga_top/cbx_1__1_/chanx_right_out[84] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[85] -to fpga_top/cbx_1__1_/chanx_left_out[85] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[85] -to fpga_top/cbx_1__1_/chanx_right_out[85] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[86] -to fpga_top/cbx_1__1_/chanx_left_out[86] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[86] -to fpga_top/cbx_1__1_/chanx_right_out[86] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[87] -to fpga_top/cbx_1__1_/chanx_left_out[87] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[87] -to fpga_top/cbx_1__1_/chanx_right_out[87] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[88] -to fpga_top/cbx_1__1_/chanx_left_out[88] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[88] -to fpga_top/cbx_1__1_/chanx_right_out[88] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[89] -to fpga_top/cbx_1__1_/chanx_left_out[89] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[89] -to fpga_top/cbx_1__1_/chanx_right_out[89] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[90] -to fpga_top/cbx_1__1_/chanx_left_out[90] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[90] -to fpga_top/cbx_1__1_/chanx_right_out[90] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[91] -to fpga_top/cbx_1__1_/chanx_left_out[91] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[91] -to fpga_top/cbx_1__1_/chanx_right_out[91] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[92] -to fpga_top/cbx_1__1_/chanx_left_out[92] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[92] -to fpga_top/cbx_1__1_/chanx_right_out[92] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[93] -to fpga_top/cbx_1__1_/chanx_left_out[93] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[93] -to fpga_top/cbx_1__1_/chanx_right_out[93] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[94] -to fpga_top/cbx_1__1_/chanx_left_out[94] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[94] -to fpga_top/cbx_1__1_/chanx_right_out[94] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[95] -to fpga_top/cbx_1__1_/chanx_left_out[95] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[95] -to fpga_top/cbx_1__1_/chanx_right_out[95] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[96] -to fpga_top/cbx_1__1_/chanx_left_out[96] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[96] -to fpga_top/cbx_1__1_/chanx_right_out[96] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[97] -to fpga_top/cbx_1__1_/chanx_left_out[97] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[97] -to fpga_top/cbx_1__1_/chanx_right_out[97] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[98] -to fpga_top/cbx_1__1_/chanx_left_out[98] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[98] -to fpga_top/cbx_1__1_/chanx_right_out[98] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[99] -to fpga_top/cbx_1__1_/chanx_left_out[99] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[99] -to fpga_top/cbx_1__1_/chanx_right_out[99] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[100] -to fpga_top/cbx_1__1_/chanx_left_out[100] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[100] -to fpga_top/cbx_1__1_/chanx_right_out[100] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[101] -to fpga_top/cbx_1__1_/chanx_left_out[101] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[101] -to fpga_top/cbx_1__1_/chanx_right_out[101] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[102] -to fpga_top/cbx_1__1_/chanx_left_out[102] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[102] -to fpga_top/cbx_1__1_/chanx_right_out[102] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[103] -to fpga_top/cbx_1__1_/chanx_left_out[103] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[103] -to fpga_top/cbx_1__1_/chanx_right_out[103] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[104] -to fpga_top/cbx_1__1_/chanx_left_out[104] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[104] -to fpga_top/cbx_1__1_/chanx_right_out[104] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[105] -to fpga_top/cbx_1__1_/chanx_left_out[105] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[105] -to fpga_top/cbx_1__1_/chanx_right_out[105] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[106] -to fpga_top/cbx_1__1_/chanx_left_out[106] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[106] -to fpga_top/cbx_1__1_/chanx_right_out[106] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[107] -to fpga_top/cbx_1__1_/chanx_left_out[107] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[107] -to fpga_top/cbx_1__1_/chanx_right_out[107] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[108] -to fpga_top/cbx_1__1_/chanx_left_out[108] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[108] -to fpga_top/cbx_1__1_/chanx_right_out[108] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[109] -to fpga_top/cbx_1__1_/chanx_left_out[109] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[109] -to fpga_top/cbx_1__1_/chanx_right_out[109] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[110] -to fpga_top/cbx_1__1_/chanx_left_out[110] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[110] -to fpga_top/cbx_1__1_/chanx_right_out[110] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[111] -to fpga_top/cbx_1__1_/chanx_left_out[111] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[111] -to fpga_top/cbx_1__1_/chanx_right_out[111] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[112] -to fpga_top/cbx_1__1_/chanx_left_out[112] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[112] -to fpga_top/cbx_1__1_/chanx_right_out[112] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[113] -to fpga_top/cbx_1__1_/chanx_left_out[113] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[113] -to fpga_top/cbx_1__1_/chanx_right_out[113] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[114] -to fpga_top/cbx_1__1_/chanx_left_out[114] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[114] -to fpga_top/cbx_1__1_/chanx_right_out[114] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[115] -to fpga_top/cbx_1__1_/chanx_left_out[115] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[115] -to fpga_top/cbx_1__1_/chanx_right_out[115] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[116] -to fpga_top/cbx_1__1_/chanx_left_out[116] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[116] -to fpga_top/cbx_1__1_/chanx_right_out[116] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[117] -to fpga_top/cbx_1__1_/chanx_left_out[117] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[117] -to fpga_top/cbx_1__1_/chanx_right_out[117] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[118] -to fpga_top/cbx_1__1_/chanx_left_out[118] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[118] -to fpga_top/cbx_1__1_/chanx_right_out[118] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[119] -to fpga_top/cbx_1__1_/chanx_left_out[119] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[119] -to fpga_top/cbx_1__1_/chanx_right_out[119] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[120] -to fpga_top/cbx_1__1_/chanx_left_out[120] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[120] -to fpga_top/cbx_1__1_/chanx_right_out[120] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[121] -to fpga_top/cbx_1__1_/chanx_left_out[121] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[121] -to fpga_top/cbx_1__1_/chanx_right_out[121] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[122] -to fpga_top/cbx_1__1_/chanx_left_out[122] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[122] -to fpga_top/cbx_1__1_/chanx_right_out[122] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[123] -to fpga_top/cbx_1__1_/chanx_left_out[123] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[123] -to fpga_top/cbx_1__1_/chanx_right_out[123] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[124] -to fpga_top/cbx_1__1_/chanx_left_out[124] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[124] -to fpga_top/cbx_1__1_/chanx_right_out[124] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[125] -to fpga_top/cbx_1__1_/chanx_left_out[125] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[125] -to fpga_top/cbx_1__1_/chanx_right_out[125] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[126] -to fpga_top/cbx_1__1_/chanx_left_out[126] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[126] -to fpga_top/cbx_1__1_/chanx_right_out[126] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[127] -to fpga_top/cbx_1__1_/chanx_left_out[127] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[127] -to fpga_top/cbx_1__1_/chanx_right_out[127] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[128] -to fpga_top/cbx_1__1_/chanx_left_out[128] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[128] -to fpga_top/cbx_1__1_/chanx_right_out[128] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[129] -to fpga_top/cbx_1__1_/chanx_left_out[129] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[129] -to fpga_top/cbx_1__1_/chanx_right_out[129] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[130] -to fpga_top/cbx_1__1_/chanx_left_out[130] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[130] -to fpga_top/cbx_1__1_/chanx_right_out[130] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[131] -to fpga_top/cbx_1__1_/chanx_left_out[131] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[131] -to fpga_top/cbx_1__1_/chanx_right_out[131] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[132] -to fpga_top/cbx_1__1_/chanx_left_out[132] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[132] -to fpga_top/cbx_1__1_/chanx_right_out[132] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[133] -to fpga_top/cbx_1__1_/chanx_left_out[133] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[133] -to fpga_top/cbx_1__1_/chanx_right_out[133] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[134] -to fpga_top/cbx_1__1_/chanx_left_out[134] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[134] -to fpga_top/cbx_1__1_/chanx_right_out[134] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[135] -to fpga_top/cbx_1__1_/chanx_left_out[135] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[135] -to fpga_top/cbx_1__1_/chanx_right_out[135] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[136] -to fpga_top/cbx_1__1_/chanx_left_out[136] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[136] -to fpga_top/cbx_1__1_/chanx_right_out[136] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[137] -to fpga_top/cbx_1__1_/chanx_left_out[137] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[137] -to fpga_top/cbx_1__1_/chanx_right_out[137] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[138] -to fpga_top/cbx_1__1_/chanx_left_out[138] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[138] -to fpga_top/cbx_1__1_/chanx_right_out[138] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[139] -to fpga_top/cbx_1__1_/chanx_left_out[139] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[139] -to fpga_top/cbx_1__1_/chanx_right_out[139] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[140] -to fpga_top/cbx_1__1_/chanx_left_out[140] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[140] -to fpga_top/cbx_1__1_/chanx_right_out[140] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[141] -to fpga_top/cbx_1__1_/chanx_left_out[141] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[141] -to fpga_top/cbx_1__1_/chanx_right_out[141] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[142] -to fpga_top/cbx_1__1_/chanx_left_out[142] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[142] -to fpga_top/cbx_1__1_/chanx_right_out[142] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[143] -to fpga_top/cbx_1__1_/chanx_left_out[143] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[143] -to fpga_top/cbx_1__1_/chanx_right_out[143] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[144] -to fpga_top/cbx_1__1_/chanx_left_out[144] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[144] -to fpga_top/cbx_1__1_/chanx_right_out[144] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[145] -to fpga_top/cbx_1__1_/chanx_left_out[145] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[145] -to fpga_top/cbx_1__1_/chanx_right_out[145] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[146] -to fpga_top/cbx_1__1_/chanx_left_out[146] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[146] -to fpga_top/cbx_1__1_/chanx_right_out[146] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[147] -to fpga_top/cbx_1__1_/chanx_left_out[147] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[147] -to fpga_top/cbx_1__1_/chanx_right_out[147] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[148] -to fpga_top/cbx_1__1_/chanx_left_out[148] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[148] -to fpga_top/cbx_1__1_/chanx_right_out[148] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[149] -to fpga_top/cbx_1__1_/chanx_left_out[149] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[149] -to fpga_top/cbx_1__1_/chanx_right_out[149] 0.002272500113
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_20_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_21_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[2] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[2] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[8] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[8] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[14] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[14] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[20] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[20] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[26] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[26] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[32] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[32] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[38] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[38] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[44] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[44] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[50] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[50] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[56] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[56] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[62] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[62] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[68] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[68] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[74] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[74] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[80] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[80] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[86] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[86] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[92] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[92] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[98] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[98] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[104] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[104] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[110] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[110] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[116] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[116] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[122] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[122] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[128] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[128] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[134] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[134] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[140] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[140] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[146] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[146] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[3] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[3] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[9] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[9] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[15] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[15] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[21] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[21] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[27] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[27] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[33] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[33] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[39] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[39] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[45] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[45] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[51] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[51] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[57] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[57] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[63] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[63] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[69] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[69] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[75] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[75] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[81] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[81] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[87] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[87] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[93] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[93] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[99] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[99] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[105] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[105] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[111] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[111] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[117] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[117] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[123] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[123] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[129] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[129] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[135] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[135] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[141] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[141] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[147] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[147] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_23_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[4] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[4] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[10] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[10] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[16] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[16] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[22] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[22] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[28] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[28] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[34] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[34] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[40] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[40] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[46] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[46] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[52] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[52] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[58] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[58] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[64] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[64] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[70] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[70] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[76] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[76] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[82] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[82] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[88] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[88] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[94] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[94] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[100] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[100] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[106] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[106] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[112] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[112] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[118] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[118] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[124] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[124] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[130] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[130] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[136] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[136] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[142] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[142] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[148] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[148] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_24_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[5] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[5] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[11] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[11] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[17] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[17] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[23] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[23] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[29] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[29] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[35] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[35] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[41] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[41] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[47] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[47] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[53] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[53] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[59] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[59] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[65] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[65] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[71] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[71] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[77] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[77] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[83] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[83] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[89] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[89] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[95] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[95] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[101] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[101] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[107] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[107] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[113] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[113] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[119] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[119] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[125] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[125] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[131] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[131] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[137] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[137] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[143] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[143] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[149] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[149] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_25_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_27_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[2] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[2] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[8] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[8] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[14] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[14] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[20] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[20] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[26] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[26] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[32] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[32] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[38] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[38] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[44] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[44] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[50] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[50] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[56] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[56] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[62] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[62] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[68] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[68] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[74] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[74] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[80] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[80] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[86] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[86] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[92] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[92] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[98] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[98] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[104] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[104] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[110] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[110] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[116] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[116] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[122] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[122] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[128] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[128] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[134] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[134] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[140] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[140] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[146] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[146] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_28_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[3] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[3] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[9] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[9] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[15] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[15] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[21] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[21] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[27] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[27] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[33] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[33] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[39] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[39] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[45] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[45] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[51] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[51] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[57] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[57] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[63] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[63] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[69] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[69] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[75] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[75] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[81] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[81] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[87] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[87] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[93] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[93] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[99] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[99] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[105] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[105] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[111] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[111] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[117] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[117] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[123] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[123] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[129] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[129] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[135] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[135] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[141] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[141] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[147] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[147] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_29_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[4] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[4] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[10] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[10] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[16] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[16] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[22] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[22] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[28] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[28] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[34] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[34] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[40] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[40] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[46] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[46] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[52] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[52] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[58] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[58] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[64] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[64] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[70] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[70] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[76] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[76] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[82] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[82] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[88] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[88] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[94] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[94] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[100] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[100] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[106] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[106] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[112] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[112] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[118] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[118] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[124] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[124] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[130] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[130] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[136] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[136] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[142] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[142] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[148] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[148] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[5] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[5] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[11] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[11] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[17] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[17] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[23] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[23] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[29] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[29] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[35] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[35] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[41] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[41] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[47] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[47] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[53] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[53] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[59] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[59] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[65] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[65] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[71] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[71] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[77] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[77] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[83] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[83] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[89] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[89] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[95] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[95] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[101] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[101] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[107] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[107] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[113] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[113] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[119] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[119] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[125] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[125] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[131] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[131] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[137] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[137] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[143] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[143] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[149] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[149] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_31_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_32_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_33_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[2] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[2] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[8] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[8] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[14] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[14] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[20] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[20] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[26] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[26] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[32] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[32] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[38] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[38] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[44] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[44] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[50] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[50] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[56] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[56] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[62] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[62] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[68] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[68] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[74] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[74] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[80] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[80] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[86] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[86] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[92] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[92] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[98] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[98] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[104] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[104] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[110] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[110] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[116] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[116] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[122] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[122] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[128] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[128] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[134] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[134] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[140] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[140] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[146] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[146] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[3] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[3] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[9] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[9] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[15] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[15] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[21] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[21] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[27] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[27] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[33] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[33] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[39] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[39] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[45] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[45] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[51] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[51] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[57] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[57] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[63] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[63] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[69] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[69] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[75] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[75] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[81] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[81] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[87] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[87] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[93] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[93] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[99] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[99] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[105] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[105] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[111] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[111] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[117] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[117] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[123] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[123] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[129] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[129] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[135] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[135] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[141] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[141] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[147] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[147] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_35_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[4] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[4] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[10] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[10] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[16] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[16] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[22] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[22] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[28] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[28] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[34] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[34] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[40] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[40] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[46] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[46] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[52] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[52] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[58] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[58] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[64] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[64] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[70] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[70] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[76] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[76] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[82] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[82] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[88] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[88] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[94] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[94] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[100] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[100] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[106] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[106] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[112] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[112] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[118] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[118] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[124] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[124] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[130] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[130] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[136] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[136] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[142] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[142] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[148] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[148] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_36_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[5] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[5] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[11] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[11] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[17] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[17] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[23] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[23] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[29] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[29] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[35] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[35] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[41] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[41] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[47] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[47] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[53] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[53] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[59] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[59] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[65] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[65] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[71] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[71] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[77] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[77] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[83] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[83] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[89] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[89] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[95] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[95] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[101] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[101] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[107] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[107] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[113] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[113] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[119] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[119] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[125] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[125] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[131] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[131] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[137] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[137] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[143] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[143] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[149] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[149] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_37_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[0] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[6] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[12] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[18] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[24] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[30] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[36] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[42] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[48] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[54] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[60] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[66] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[72] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[78] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[84] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[90] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[96] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[102] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[108] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[114] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[120] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[126] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[132] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[138] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[144] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[1] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[7] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[13] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[19] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[25] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[31] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[37] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[43] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[49] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[55] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[61] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[67] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[73] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[79] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[85] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[91] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[97] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[103] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[109] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[115] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[121] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[127] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[133] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[139] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_left_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
set_max_delay -from fpga_top/cbx_1__1_/chanx_right_in[145] -to fpga_top/cbx_1__1_/top_grid_bottom_width_0_height_0_subtile_0__pin_I_39_[0] 0.07247000222
