============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     77988
   Run Date =   Sat Nov 23 14:38:40 2019

   Run on =     DESKTOP-S3N7N2H
============================================================
RUN-1002 : start command "open_project competition_code.al"
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package BG256" in  1.433040s wall, 1.859375s user + 0.296875s system = 2.156250s CPU (150.5%)

RUN-1004 : used memory is 89 MB, reserved memory is 66 MB, peak memory is 89 MB
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4954/189 useful/useless nets, 4416/56 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_seg4/reg3_b1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4631 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5339/241 useful/useless nets, 4812/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5338/0 useful/useless nets, 4811/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.899854s wall, 5.359375s user + 0.343750s system = 5.703125s CPU (96.7%)

RUN-1004 : used memory is 173 MB, reserved memory is 148 MB, peak memory is 175 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3684
  #and               1969
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                317
  #LATCH                0
#MACRO_ADD             99
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            782

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3366   |317    |342    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  3.221015s wall, 2.750000s user + 0.265625s system = 3.015625s CPU (93.6%)

RUN-1004 : used memory is 207 MB, reserved memory is 182 MB, peak memory is 207 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6006/1 useful/useless nets, 5223/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5789/0 useful/useless nets, 5006/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8106/0 useful/useless nets, 7400/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6118/0 useful/useless nets, 5429/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 95 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9112/23 useful/useless nets, 8423/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30847, tnet num: 9082, tinst num: 8378, tnode num: 35481, tedge num: 46838.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.685496s wall, 1.640625s user + 0.156250s system = 1.796875s CPU (106.6%)

RUN-1004 : used memory is 276 MB, reserved memory is 252 MB, peak memory is 276 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9082 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1211 (3.76), #lev = 23 (4.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   2.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6902 instances into 1132 LUTs, name keeping = 44%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3274/1 useful/useless nets, 2586/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3271/0 useful/useless nets, 2583/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 320 DFF/LATCH to SEQ ...
SYN-4009 : Pack 38 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1124 LUT to BLE ...
SYN-4008 : Packed 1124 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 133 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (133 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1293 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 896 single LUT's are left
SYN-4006 : 73 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1197/1750 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2013   out of  19600   10.27%
#reg                  320   out of  19600    1.63%
#le                  2076
  #lut only          1756   out of   2076   84.59%
  #reg only            63   out of   2076    3.03%
  #lut&reg            257   out of   2076   12.38%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2076  |2013  |320   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  16.278429s wall, 15.937500s user + 0.765625s system = 16.703125s CPU (102.6%)

RUN-1004 : used memory is 236 MB, reserved memory is 210 MB, peak memory is 296 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  4.453726s wall, 4.203125s user + 0.218750s system = 4.421875s CPU (99.3%)

RUN-1004 : used memory is 255 MB, reserved memory is 232 MB, peak memory is 296 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1175 instances
RUN-1001 : 522 mslices, 521 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2503 nets
RUN-1001 : 1769 nets have 2 pins
RUN-1001 : 471 nets have [3 - 5] pins
RUN-1001 : 90 nets have [6 - 10] pins
RUN-1001 : 91 nets have [11 - 20] pins
RUN-1001 : 76 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1173 instances, 1043 slices, 94 macros(424 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11369, tnet num: 2501, tinst num: 1173, tnode num: 12540, tedge num: 19568.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 95 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2501 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.139994s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (106.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 776349
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 619493, overlap = 139.5
PHY-3002 : Step(2): len = 536566, overlap = 139.5
PHY-3002 : Step(3): len = 491866, overlap = 137.25
PHY-3002 : Step(4): len = 454906, overlap = 137.25
PHY-3002 : Step(5): len = 417824, overlap = 137.25
PHY-3002 : Step(6): len = 387994, overlap = 137.25
PHY-3002 : Step(7): len = 356803, overlap = 137.25
PHY-3002 : Step(8): len = 331900, overlap = 135
PHY-3002 : Step(9): len = 309141, overlap = 135
PHY-3002 : Step(10): len = 286155, overlap = 137.25
PHY-3002 : Step(11): len = 261832, overlap = 138.5
PHY-3002 : Step(12): len = 244005, overlap = 138
PHY-3002 : Step(13): len = 224865, overlap = 139.5
PHY-3002 : Step(14): len = 202745, overlap = 141.5
PHY-3002 : Step(15): len = 188172, overlap = 140.25
PHY-3002 : Step(16): len = 172723, overlap = 144.25
PHY-3002 : Step(17): len = 154648, overlap = 143.25
PHY-3002 : Step(18): len = 141825, overlap = 147
PHY-3002 : Step(19): len = 129281, overlap = 143.75
PHY-3002 : Step(20): len = 116503, overlap = 150.75
PHY-3002 : Step(21): len = 104740, overlap = 155.75
PHY-3002 : Step(22): len = 95383.7, overlap = 158
PHY-3002 : Step(23): len = 84387.4, overlap = 164.5
PHY-3002 : Step(24): len = 75073.6, overlap = 171.25
PHY-3002 : Step(25): len = 69230.8, overlap = 176
PHY-3002 : Step(26): len = 61263.4, overlap = 186.25
PHY-3002 : Step(27): len = 56734, overlap = 196
PHY-3002 : Step(28): len = 54054.9, overlap = 198.75
PHY-3002 : Step(29): len = 46652.6, overlap = 205.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.60969e-06
PHY-3002 : Step(30): len = 56006.5, overlap = 207
PHY-3002 : Step(31): len = 68411.1, overlap = 199
PHY-3002 : Step(32): len = 64385.5, overlap = 199.25
PHY-3002 : Step(33): len = 63939, overlap = 192.75
PHY-3002 : Step(34): len = 64249.4, overlap = 186.75
PHY-3002 : Step(35): len = 64550.5, overlap = 175.25
PHY-3002 : Step(36): len = 63149.1, overlap = 166.5
PHY-3002 : Step(37): len = 59402.8, overlap = 167.75
PHY-3002 : Step(38): len = 56816, overlap = 177.25
PHY-3002 : Step(39): len = 57296.7, overlap = 178.25
PHY-3002 : Step(40): len = 57601.7, overlap = 181.25
PHY-3002 : Step(41): len = 57112.4, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.21938e-06
PHY-3002 : Step(42): len = 60583.8, overlap = 171.75
PHY-3002 : Step(43): len = 63889, overlap = 171
PHY-3002 : Step(44): len = 63579.2, overlap = 170.75
PHY-3002 : Step(45): len = 61740.7, overlap = 163.5
PHY-3002 : Step(46): len = 61859.5, overlap = 164
PHY-3002 : Step(47): len = 64066.2, overlap = 171.75
PHY-3002 : Step(48): len = 64508.3, overlap = 183
PHY-3002 : Step(49): len = 63844.8, overlap = 180
PHY-3002 : Step(50): len = 61990.1, overlap = 178
PHY-3002 : Step(51): len = 61771, overlap = 182.25
PHY-3002 : Step(52): len = 62417.9, overlap = 176.5
PHY-3002 : Step(53): len = 62866.7, overlap = 176.75
PHY-3002 : Step(54): len = 62697.7, overlap = 170
PHY-3002 : Step(55): len = 61737.3, overlap = 168
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.43876e-06
PHY-3002 : Step(56): len = 65281.5, overlap = 163
PHY-3002 : Step(57): len = 67752.2, overlap = 163.75
PHY-3002 : Step(58): len = 68729.8, overlap = 154.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.28775e-05
PHY-3002 : Step(59): len = 73163, overlap = 153
PHY-3002 : Step(60): len = 75851.2, overlap = 152
PHY-3002 : Step(61): len = 75408, overlap = 147.5
PHY-3002 : Step(62): len = 75029.6, overlap = 150.5
PHY-3002 : Step(63): len = 75091.9, overlap = 147
PHY-3002 : Step(64): len = 75694.3, overlap = 140.25
PHY-3002 : Step(65): len = 76178.1, overlap = 138
PHY-3002 : Step(66): len = 75710.1, overlap = 138
PHY-3002 : Step(67): len = 74979.4, overlap = 135.25
PHY-3002 : Step(68): len = 74775.7, overlap = 136.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.42072e-05
PHY-3002 : Step(69): len = 77044.7, overlap = 141.25
PHY-3002 : Step(70): len = 79156.5, overlap = 134.25
PHY-3002 : Step(71): len = 80851.3, overlap = 133.75
PHY-3002 : Step(72): len = 82130.9, overlap = 136.75
PHY-3002 : Step(73): len = 83303.2, overlap = 132.75
PHY-3002 : Step(74): len = 83521.8, overlap = 136.5
PHY-3002 : Step(75): len = 83641.3, overlap = 139.25
PHY-3002 : Step(76): len = 83455.3, overlap = 139.75
PHY-3002 : Step(77): len = 83650.8, overlap = 140.5
PHY-3002 : Step(78): len = 84051.5, overlap = 139.25
PHY-3002 : Step(79): len = 84425, overlap = 142.25
PHY-3002 : Step(80): len = 84132.1, overlap = 142.75
PHY-3002 : Step(81): len = 83838.9, overlap = 144
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.84145e-05
PHY-3002 : Step(82): len = 85060.3, overlap = 146
PHY-3002 : Step(83): len = 87290.3, overlap = 145.75
PHY-3002 : Step(84): len = 88891.2, overlap = 136.75
PHY-3002 : Step(85): len = 89657.8, overlap = 137
PHY-3002 : Step(86): len = 90141.1, overlap = 137.25
PHY-3002 : Step(87): len = 90107.9, overlap = 137.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.76335e-05
PHY-3002 : Step(88): len = 90867.5, overlap = 137.25
PHY-3002 : Step(89): len = 92435.8, overlap = 132.75
PHY-3002 : Step(90): len = 93042.8, overlap = 132.75
PHY-3002 : Step(91): len = 93438.7, overlap = 132.5
PHY-3002 : Step(92): len = 93741.1, overlap = 127.75
PHY-3002 : Step(93): len = 93651.1, overlap = 129.25
PHY-3002 : Step(94): len = 93631.5, overlap = 128
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000149352
PHY-3002 : Step(95): len = 94139.5, overlap = 127.5
PHY-3002 : Step(96): len = 94876.3, overlap = 127.25
PHY-3002 : Step(97): len = 95455.6, overlap = 117
PHY-3002 : Step(98): len = 96551, overlap = 119.25
PHY-3002 : Step(99): len = 97067.9, overlap = 127.25
PHY-3002 : Step(100): len = 97178.4, overlap = 127.25
PHY-3002 : Step(101): len = 97260.6, overlap = 127.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000238861
PHY-3002 : Step(102): len = 97418.3, overlap = 127.25
PHY-3002 : Step(103): len = 97929.6, overlap = 129
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000272794
PHY-3002 : Step(104): len = 97982.1, overlap = 124.25
PHY-3002 : Step(105): len = 98272.1, overlap = 123.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061864s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (151.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.04467e-06
PHY-3002 : Step(106): len = 119189, overlap = 57
PHY-3002 : Step(107): len = 117949, overlap = 58.75
PHY-3002 : Step(108): len = 116653, overlap = 59
PHY-3002 : Step(109): len = 116059, overlap = 60.25
PHY-3002 : Step(110): len = 114976, overlap = 61.5
PHY-3002 : Step(111): len = 113869, overlap = 61.75
PHY-3002 : Step(112): len = 112971, overlap = 61.75
PHY-3002 : Step(113): len = 111242, overlap = 60
PHY-3002 : Step(114): len = 110273, overlap = 60.75
PHY-3002 : Step(115): len = 109833, overlap = 60.75
PHY-3002 : Step(116): len = 109237, overlap = 60.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.08935e-06
PHY-3002 : Step(117): len = 109029, overlap = 60
PHY-3002 : Step(118): len = 109078, overlap = 59.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.21787e-05
PHY-3002 : Step(119): len = 109175, overlap = 59.75
PHY-3002 : Step(120): len = 109175, overlap = 59.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.9383e-06
PHY-3002 : Step(121): len = 109145, overlap = 83
PHY-3002 : Step(122): len = 109145, overlap = 83
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.70429e-06
PHY-3002 : Step(123): len = 109978, overlap = 82
PHY-3002 : Step(124): len = 110518, overlap = 81
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.94086e-05
PHY-3002 : Step(125): len = 110777, overlap = 80.75
PHY-3002 : Step(126): len = 113528, overlap = 77.75
PHY-3002 : Step(127): len = 117189, overlap = 71
PHY-3002 : Step(128): len = 117371, overlap = 64
PHY-3002 : Step(129): len = 117905, overlap = 58.75
PHY-3002 : Step(130): len = 117667, overlap = 57
PHY-3002 : Step(131): len = 118337, overlap = 54.25
PHY-3002 : Step(132): len = 119075, overlap = 53.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.88171e-05
PHY-3002 : Step(133): len = 119615, overlap = 54
PHY-3002 : Step(134): len = 121118, overlap = 51.25
PHY-3002 : Step(135): len = 122666, overlap = 48
PHY-3002 : Step(136): len = 122837, overlap = 45.25
PHY-3002 : Step(137): len = 122996, overlap = 44.25
PHY-3002 : Step(138): len = 123071, overlap = 42.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.76343e-05
PHY-3002 : Step(139): len = 123572, overlap = 43.25
PHY-3002 : Step(140): len = 124130, overlap = 42.5
PHY-3002 : Step(141): len = 124801, overlap = 39.75
PHY-3002 : Step(142): len = 125354, overlap = 40.75
PHY-3002 : Step(143): len = 125659, overlap = 39.75
PHY-3002 : Step(144): len = 125872, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.522927s wall, 0.406250s user + 0.531250s system = 0.937500s CPU (179.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.936143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00031298
PHY-3002 : Step(145): len = 139830, overlap = 9.25
PHY-3002 : Step(146): len = 137947, overlap = 14.25
PHY-3002 : Step(147): len = 136353, overlap = 21
PHY-3002 : Step(148): len = 135317, overlap = 24.75
PHY-3002 : Step(149): len = 134551, overlap = 26.75
PHY-3002 : Step(150): len = 134137, overlap = 28.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00062596
PHY-3002 : Step(151): len = 134873, overlap = 29.25
PHY-3002 : Step(152): len = 135127, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00125192
PHY-3002 : Step(153): len = 135393, overlap = 29
PHY-3002 : Step(154): len = 135659, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041440s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (150.8%)

PHY-3001 : Legalized: Len = 139872, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 12, deltaY = 9.
PHY-3001 : Final: Len = 140094, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 450096, over cnt = 78(0%), over = 97, worst = 3
PHY-1002 : len = 450560, over cnt = 45(0%), over = 56, worst = 2
PHY-1002 : len = 450360, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 449336, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 449328, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 449328, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 449328, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  3.031554s wall, 3.046875s user + 0.031250s system = 3.078125s CPU (101.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1102 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1189 instances, 1059 slices, 94 macros(424 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11455, tnet num: 2517, tinst num: 1189, tnode num: 12672, tedge num: 19696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 95 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2517 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.155096s wall, 1.078125s user + 0.062500s system = 1.140625s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 142252
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(155): len = 141918, overlap = 0
PHY-3002 : Step(156): len = 141918, overlap = 0
PHY-3002 : Step(157): len = 141793, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017862s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.37102e-06
PHY-3002 : Step(158): len = 141704, overlap = 0.25
PHY-3002 : Step(159): len = 141704, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43596e-05
PHY-3002 : Step(160): len = 141740, overlap = 2.5
PHY-3002 : Step(161): len = 141740, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.092595s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (270.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.935163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.0095e-05
PHY-3002 : Step(162): len = 141799, overlap = 1.5
PHY-3002 : Step(163): len = 141799, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028246s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.3%)

PHY-3001 : Legalized: Len = 141818, Over = 0
PHY-3001 : Final: Len = 141818, Over = 0
RUN-1003 : finish command "place -eco" in  2.659483s wall, 3.328125s user + 1.203125s system = 4.531250s CPU (170.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 292 MB, peak memory is 314 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  28.896243s wall, 66.343750s user + 16.515625s system = 82.859375s CPU (286.7%)

RUN-1004 : used memory is 284 MB, reserved memory is 267 MB, peak memory is 314 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 969 to 770
PHY-1001 : Pin misalignment score is improved from 770 to 767
PHY-1001 : Pin misalignment score is improved from 767 to 766
PHY-1001 : Pin misalignment score is improved from 766 to 766
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1191 instances
RUN-1001 : 528 mslices, 531 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2519 nets
RUN-1001 : 1764 nets have 2 pins
RUN-1001 : 471 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 99 nets have [11 - 20] pins
RUN-1001 : 82 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 446952, over cnt = 79(0%), over = 98, worst = 3
PHY-1002 : len = 447416, over cnt = 45(0%), over = 56, worst = 2
PHY-1002 : len = 447176, over cnt = 15(0%), over = 18, worst = 2
PHY-1002 : len = 446152, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 446144, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  6.560641s wall, 6.468750s user + 0.109375s system = 6.578125s CPU (100.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 356 to 27
PHY-1001 : End pin swap;  0.204792s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.8%)

PHY-1001 : End global routing;  16.444211s wall, 15.812500s user + 0.187500s system = 16.000000s CPU (97.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 2.110724s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (97.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 10% nets.
PHY-1002 : len = 65640, over cnt = 52(0%), over = 54, worst = 2
PHY-1001 : End Routed; 1.299268s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 65096, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.106570s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (146.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 65064, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.036559s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 65064, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.023297s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (134.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 65064, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.024941s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (187.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 65056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.025301s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 656720, over cnt = 71(0%), over = 72, worst = 2
PHY-1001 : End Routed; 31.917462s wall, 37.265625s user + 0.953125s system = 38.218750s CPU (119.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 653928, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.512514s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (103.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 653896, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 653896
PHY-1001 : End DR Iter 2; 0.139982s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (122.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  66.713312s wall, 70.750000s user + 2.500000s system = 73.250000s CPU (109.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  85.407689s wall, 88.796875s user + 2.750000s system = 91.546875s CPU (107.2%)

RUN-1004 : used memory is 430 MB, reserved memory is 410 MB, peak memory is 839 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2025   out of  19600   10.33%
#reg                  330   out of  19600    1.68%
#le                  2098
  #lut only          1768   out of   2098   84.27%
  #reg only            73   out of   2098    3.48%
  #lut&reg            257   out of   2098   12.25%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  4.547488s wall, 4.250000s user + 0.109375s system = 4.359375s CPU (95.9%)

RUN-1004 : used memory is 430 MB, reserved memory is 412 MB, peak memory is 839 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11455, tnet num: 2517, tinst num: 1189, tnode num: 12672, tedge num: 19696.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 95 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2517 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  5.467925s wall, 5.062500s user + 0.421875s system = 5.484375s CPU (100.3%)

RUN-1004 : used memory is 836 MB, reserved memory is 820 MB, peak memory is 839 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1191
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2519, pip num: 32709
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1859 valid insts, and 88002 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  15.913944s wall, 103.843750s user + 0.437500s system = 104.281250s CPU (655.3%)

RUN-1004 : used memory is 871 MB, reserved memory is 853 MB, peak memory is 932 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.059500s wall, 1.953125s user + 0.109375s system = 2.062500s CPU (100.1%)

RUN-1004 : used memory is 995 MB, reserved memory is 982 MB, peak memory is 997 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.683796s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 1024 MB, reserved memory is 1012 MB, peak memory is 1024 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.318947s wall, 2.281250s user + 0.343750s system = 2.625000s CPU (28.2%)

RUN-1004 : used memory is 895 MB, reserved memory is 877 MB, peak memory is 1024 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 4750/189 useful/useless nets, 4292/56 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_seg4/reg3_b1
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4623 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5143/233 useful/useless nets, 4696/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5142/0 useful/useless nets, 4695/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.612399s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (98.8%)

RUN-1004 : used memory is 352 MB, reserved memory is 344 MB, peak memory is 1024 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3684
  #and               1969
  #nand                 0
  #or                 583
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                317
  #LATCH                0
#MACRO_ADD             75
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            690

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3366   |317    |318    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5810/1 useful/useless nets, 5107/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5593/0 useful/useless nets, 4890/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7918/0 useful/useless nets, 7284/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 5930/0 useful/useless nets, 5313/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 71 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 8748/23 useful/useless nets, 8131/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29911, tnet num: 8734, tinst num: 8102, tnode num: 34545, tedge num: 45502.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8734 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1135 (3.78), #lev = 23 (3.74)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6810 instances into 1046 LUTs, name keeping = 40%.
SYN-3001 : Mapper removed 6 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2940/1 useful/useless nets, 2324/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 2937/0 useful/useless nets, 2321/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 320 DFF/LATCH to SEQ ...
SYN-4009 : Pack 30 carry chain into lslice
SYN-4007 : Packing 460 adder to BLE ...
SYN-4008 : Packed 460 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1046 LUT to BLE ...
SYN-4008 : Packed 1046 LUT and 186 SEQ to BLE.
SYN-4003 : Packing 129 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (129 nodes)...
SYN-4004 : #1: Packed 60 SEQ (1227 nodes)...
SYN-4005 : Packed 60 SEQ with LUT/SLICE
SYN-4006 : 817 single LUT's are left
SYN-4006 : 69 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1115/1588 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1808   out of  19600    9.22%
#reg                  320   out of  19600    1.63%
#le                  1867
  #lut only          1547   out of   1867   82.86%
  #reg only            59   out of   1867    3.16%
  #lut&reg            261   out of   1867   13.98%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |1867  |1808  |320   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.188373s wall, 4.062500s user + 0.093750s system = 4.156250s CPU (99.2%)

RUN-1004 : used memory is 441 MB, reserved memory is 435 MB, peak memory is 1024 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.173908s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (102.5%)

RUN-1004 : used memory is 441 MB, reserved memory is 435 MB, peak memory is 1024 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (100 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1071 instances
RUN-1001 : 469 mslices, 470 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2273 nets
RUN-1001 : 1611 nets have 2 pins
RUN-1001 : 403 nets have [3 - 5] pins
RUN-1001 : 94 nets have [6 - 10] pins
RUN-1001 : 74 nets have [11 - 20] pins
RUN-1001 : 85 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1069 instances, 939 slices, 70 macros(344 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10832, tnet num: 2271, tinst num: 1069, tnode num: 11963, tedge num: 18787.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 34 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.283841s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (104.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 700384
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.942510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(164): len = 564811, overlap = 139.5
PHY-3002 : Step(165): len = 484635, overlap = 137.25
PHY-3002 : Step(166): len = 443993, overlap = 137.25
PHY-3002 : Step(167): len = 415966, overlap = 137.25
PHY-3002 : Step(168): len = 392867, overlap = 139.5
PHY-3002 : Step(169): len = 373120, overlap = 139.5
PHY-3002 : Step(170): len = 355868, overlap = 139.5
PHY-3002 : Step(171): len = 338746, overlap = 139.5
PHY-3002 : Step(172): len = 323221, overlap = 139.5
PHY-3002 : Step(173): len = 307985, overlap = 140
PHY-3002 : Step(174): len = 293718, overlap = 141.5
PHY-3002 : Step(175): len = 280189, overlap = 142
PHY-3002 : Step(176): len = 266766, overlap = 142.25
PHY-3002 : Step(177): len = 254563, overlap = 139.5
PHY-3002 : Step(178): len = 242097, overlap = 138
PHY-3002 : Step(179): len = 229981, overlap = 142
PHY-3002 : Step(180): len = 218997, overlap = 143.75
PHY-3002 : Step(181): len = 207762, overlap = 146.25
PHY-3002 : Step(182): len = 197080, overlap = 146.75
PHY-3002 : Step(183): len = 187388, overlap = 146.5
PHY-3002 : Step(184): len = 178297, overlap = 147
PHY-3002 : Step(185): len = 169294, overlap = 147.5
PHY-3002 : Step(186): len = 159605, overlap = 149.25
PHY-3002 : Step(187): len = 150665, overlap = 151
PHY-3002 : Step(188): len = 142347, overlap = 151.5
PHY-3002 : Step(189): len = 134008, overlap = 151.5
PHY-3002 : Step(190): len = 125264, overlap = 152.5
PHY-3002 : Step(191): len = 117026, overlap = 153
PHY-3002 : Step(192): len = 110307, overlap = 153
PHY-3002 : Step(193): len = 102884, overlap = 151.5
PHY-3002 : Step(194): len = 94654.6, overlap = 151.25
PHY-3002 : Step(195): len = 89289, overlap = 151.75
PHY-3002 : Step(196): len = 82117.9, overlap = 154.25
PHY-3002 : Step(197): len = 76027.8, overlap = 157
PHY-3002 : Step(198): len = 70554.7, overlap = 160.25
PHY-3002 : Step(199): len = 65951.1, overlap = 162.25
PHY-3002 : Step(200): len = 59989.7, overlap = 166.75
PHY-3002 : Step(201): len = 55263.1, overlap = 173.5
PHY-3002 : Step(202): len = 51267.7, overlap = 180.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.74169e-07
PHY-3002 : Step(203): len = 51652.3, overlap = 180.75
PHY-3002 : Step(204): len = 60238.9, overlap = 179.25
PHY-3002 : Step(205): len = 59817.1, overlap = 184
PHY-3002 : Step(206): len = 56065.6, overlap = 186
PHY-3002 : Step(207): len = 54064, overlap = 185
PHY-3002 : Step(208): len = 51844, overlap = 182
PHY-3002 : Step(209): len = 51272.6, overlap = 187.5
PHY-3002 : Step(210): len = 50536.1, overlap = 193
PHY-3002 : Step(211): len = 49893.3, overlap = 193.5
PHY-3002 : Step(212): len = 48489.6, overlap = 195.75
PHY-3002 : Step(213): len = 47230.7, overlap = 199.75
PHY-3002 : Step(214): len = 46398.6, overlap = 201
PHY-3002 : Step(215): len = 45872.7, overlap = 202.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54834e-06
PHY-3002 : Step(216): len = 48340.1, overlap = 200
PHY-3002 : Step(217): len = 50864.5, overlap = 204
PHY-3002 : Step(218): len = 53074, overlap = 199.25
PHY-3002 : Step(219): len = 53301.9, overlap = 198.25
PHY-3002 : Step(220): len = 51839.5, overlap = 192.5
PHY-3002 : Step(221): len = 50650.6, overlap = 189.25
PHY-3002 : Step(222): len = 50139.8, overlap = 185.75
PHY-3002 : Step(223): len = 50178.7, overlap = 185.75
PHY-3002 : Step(224): len = 49850.2, overlap = 184
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.09668e-06
PHY-3002 : Step(225): len = 53373.9, overlap = 184
PHY-3002 : Step(226): len = 56370.4, overlap = 178
PHY-3002 : Step(227): len = 58198.6, overlap = 175.5
PHY-3002 : Step(228): len = 60399.4, overlap = 171
PHY-3002 : Step(229): len = 61159, overlap = 167.75
PHY-3002 : Step(230): len = 60145.7, overlap = 171.25
PHY-3002 : Step(231): len = 59124.6, overlap = 171.25
PHY-3002 : Step(232): len = 57785.2, overlap = 171.25
PHY-3002 : Step(233): len = 56318.4, overlap = 171
PHY-3002 : Step(234): len = 56258.4, overlap = 166.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.19335e-06
PHY-3002 : Step(235): len = 62007.5, overlap = 169
PHY-3002 : Step(236): len = 63585.3, overlap = 166.5
PHY-3002 : Step(237): len = 64344.7, overlap = 161.5
PHY-3002 : Step(238): len = 64965.9, overlap = 159.25
PHY-3002 : Step(239): len = 65877, overlap = 155.5
PHY-3002 : Step(240): len = 65317.6, overlap = 158
PHY-3002 : Step(241): len = 65050, overlap = 165.25
PHY-3002 : Step(242): len = 64696.6, overlap = 170.25
PHY-3002 : Step(243): len = 64263.8, overlap = 171
PHY-3002 : Step(244): len = 64040.8, overlap = 171.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.23867e-05
PHY-3002 : Step(245): len = 67227.7, overlap = 165
PHY-3002 : Step(246): len = 70404, overlap = 162.5
PHY-3002 : Step(247): len = 70564.5, overlap = 162.5
PHY-3002 : Step(248): len = 71018.5, overlap = 162
PHY-3002 : Step(249): len = 71237.1, overlap = 162
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.47734e-05
PHY-3002 : Step(250): len = 75465.4, overlap = 163.5
PHY-3002 : Step(251): len = 78033.7, overlap = 165.5
PHY-3002 : Step(252): len = 78413.1, overlap = 168.75
PHY-3002 : Step(253): len = 78484.7, overlap = 166.75
PHY-3002 : Step(254): len = 79317.7, overlap = 160
PHY-3002 : Step(255): len = 80523.6, overlap = 147.75
PHY-3002 : Step(256): len = 80999.2, overlap = 147.25
PHY-3002 : Step(257): len = 80839.1, overlap = 144.5
PHY-3002 : Step(258): len = 80750.6, overlap = 142.75
PHY-3002 : Step(259): len = 80673.9, overlap = 141.75
PHY-3002 : Step(260): len = 80511.1, overlap = 143
PHY-3002 : Step(261): len = 80759.1, overlap = 145
PHY-3002 : Step(262): len = 80138.4, overlap = 135.5
PHY-3002 : Step(263): len = 79781.8, overlap = 139.25
PHY-3002 : Step(264): len = 79810.3, overlap = 137.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.95468e-05
PHY-3002 : Step(265): len = 82395.8, overlap = 151.25
PHY-3002 : Step(266): len = 84176.9, overlap = 142
PHY-3002 : Step(267): len = 83699.3, overlap = 135
PHY-3002 : Step(268): len = 83474, overlap = 128.75
PHY-3002 : Step(269): len = 83834.9, overlap = 133.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.72695e-05
PHY-3002 : Step(270): len = 85073.9, overlap = 133
PHY-3002 : Step(271): len = 85953.2, overlap = 137.25
PHY-3002 : Step(272): len = 86775.5, overlap = 132.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000186231
PHY-3002 : Step(273): len = 87137.4, overlap = 132
PHY-3002 : Step(274): len = 88285.5, overlap = 127
PHY-3002 : Step(275): len = 88743, overlap = 118.75
PHY-3002 : Step(276): len = 89054.7, overlap = 117.5
PHY-3002 : Step(277): len = 89239.1, overlap = 115.5
PHY-3002 : Step(278): len = 89232.6, overlap = 113.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000275047
PHY-3002 : Step(279): len = 89532.4, overlap = 113
PHY-3002 : Step(280): len = 89928, overlap = 112
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000382964
PHY-3002 : Step(281): len = 90042.1, overlap = 112.25
PHY-3002 : Step(282): len = 90389.5, overlap = 114.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014398s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (217.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.8258e-06
PHY-3002 : Step(283): len = 116408, overlap = 46.75
PHY-3002 : Step(284): len = 113941, overlap = 47.25
PHY-3002 : Step(285): len = 111489, overlap = 48
PHY-3002 : Step(286): len = 109869, overlap = 50
PHY-3002 : Step(287): len = 108457, overlap = 51.75
PHY-3002 : Step(288): len = 107699, overlap = 53.25
PHY-3002 : Step(289): len = 106550, overlap = 55
PHY-3002 : Step(290): len = 105548, overlap = 55.75
PHY-3002 : Step(291): len = 104873, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.6516e-06
PHY-3002 : Step(292): len = 104724, overlap = 57.75
PHY-3002 : Step(293): len = 104511, overlap = 57.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.53032e-05
PHY-3002 : Step(294): len = 104793, overlap = 59.25
PHY-3002 : Step(295): len = 104990, overlap = 60
PHY-3002 : Step(296): len = 105359, overlap = 59.75
PHY-3002 : Step(297): len = 105390, overlap = 58.75
PHY-3002 : Step(298): len = 105817, overlap = 57.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.06064e-05
PHY-3002 : Step(299): len = 105803, overlap = 57
PHY-3002 : Step(300): len = 107105, overlap = 55.5
PHY-3002 : Step(301): len = 107476, overlap = 55.5
PHY-3002 : Step(302): len = 107407, overlap = 55.25
PHY-3002 : Step(303): len = 107463, overlap = 55.25
PHY-3002 : Step(304): len = 107627, overlap = 54.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.57246e-05
PHY-3002 : Step(305): len = 108175, overlap = 52.25
PHY-3002 : Step(306): len = 109993, overlap = 50.75
PHY-3002 : Step(307): len = 111228, overlap = 45.25
PHY-3002 : Step(308): len = 111637, overlap = 43.75
PHY-3002 : Step(309): len = 112112, overlap = 43.25
PHY-3002 : Step(310): len = 112702, overlap = 42.75
PHY-3002 : Step(311): len = 112919, overlap = 41.25
PHY-3002 : Step(312): len = 113064, overlap = 39.5
PHY-3002 : Step(313): len = 113285, overlap = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57157e-05
PHY-3002 : Step(314): len = 113194, overlap = 61
PHY-3002 : Step(315): len = 113432, overlap = 54
PHY-3002 : Step(316): len = 114168, overlap = 49.75
PHY-3002 : Step(317): len = 114010, overlap = 50
PHY-3002 : Step(318): len = 113780, overlap = 50.5
PHY-3002 : Step(319): len = 113461, overlap = 50.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14314e-05
PHY-3002 : Step(320): len = 114375, overlap = 47.75
PHY-3002 : Step(321): len = 115605, overlap = 43.25
PHY-3002 : Step(322): len = 116403, overlap = 44.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.28629e-05
PHY-3002 : Step(323): len = 116870, overlap = 43.75
PHY-3002 : Step(324): len = 117711, overlap = 40.75
PHY-3002 : Step(325): len = 118985, overlap = 37
PHY-3002 : Step(326): len = 119265, overlap = 35
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.192160s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (235.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.942510
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000204315
PHY-3002 : Step(327): len = 134422, overlap = 6.75
PHY-3002 : Step(328): len = 132456, overlap = 10.75
PHY-3002 : Step(329): len = 130289, overlap = 23.75
PHY-3002 : Step(330): len = 129226, overlap = 28
PHY-3002 : Step(331): len = 128660, overlap = 30.5
PHY-3002 : Step(332): len = 128174, overlap = 33.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00040863
PHY-3002 : Step(333): len = 129076, overlap = 29.75
PHY-3002 : Step(334): len = 129430, overlap = 29.75
PHY-3002 : Step(335): len = 129345, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000817259
PHY-3002 : Step(336): len = 129624, overlap = 29.5
PHY-3002 : Step(337): len = 129782, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010318s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 133543, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 14, deltaY = 11.
PHY-3001 : Final: Len = 133709, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 432632, over cnt = 96(0%), over = 119, worst = 3
PHY-1002 : len = 433128, over cnt = 55(0%), over = 68, worst = 2
PHY-1002 : len = 433360, over cnt = 33(0%), over = 43, worst = 2
PHY-1002 : len = 433360, over cnt = 25(0%), over = 33, worst = 2
PHY-1002 : len = 415768, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 415768, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 415768, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.867344s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (106.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 998 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1085 instances, 955 slices, 70 macros(344 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10966, tnet num: 2287, tinst num: 1085, tnode num: 12137, tedge num: 18957.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 34 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.302229s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (113.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 136135
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.941531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(338): len = 136199, overlap = 0
PHY-3002 : Step(339): len = 136199, overlap = 0
PHY-3002 : Step(340): len = 135808, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004390s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (355.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13708e-05
PHY-3002 : Step(341): len = 135829, overlap = 0.25
PHY-3002 : Step(342): len = 135829, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.15194e-05
PHY-3002 : Step(343): len = 135834, overlap = 1.5
PHY-3002 : Step(344): len = 135834, overlap = 1.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039992s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (78.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%, beta_incr = 0.941531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.81854e-05
PHY-3002 : Step(345): len = 135865, overlap = 0.5
PHY-3002 : Step(346): len = 135865, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007154s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 135920, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 136064, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.439958s wall, 21.046875s user + 6.593750s system = 27.640625s CPU (264.8%)

RUN-1004 : used memory is 449 MB, reserved memory is 443 MB, peak memory is 1024 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 831 to 670
PHY-1001 : Pin misalignment score is improved from 670 to 671
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1087 instances
RUN-1001 : 481 mslices, 474 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2289 nets
RUN-1001 : 1606 nets have 2 pins
RUN-1001 : 398 nets have [3 - 5] pins
RUN-1001 : 102 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 430144, over cnt = 100(0%), over = 119, worst = 3
PHY-1002 : len = 430640, over cnt = 59(0%), over = 72, worst = 2
PHY-1002 : len = 428024, over cnt = 36(0%), over = 49, worst = 2
PHY-1002 : len = 427480, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 412272, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 412272, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 412272, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 412272, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  1.650675s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (105.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 326 to 29
PHY-1001 : End pin swap;  0.045888s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.1%)

PHY-1001 : End global routing;  3.561562s wall, 3.609375s user + 0.031250s system = 3.640625s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.580105s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 3% nets.
PHY-1002 : len = 63464, over cnt = 37(0%), over = 37, worst = 1
PHY-1001 : End Routed; 0.328242s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (104.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 63080, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.037504s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (208.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 63032, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.014538s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 63040, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.010057s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (155.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 63032, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 4; 0.010415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 63016, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.010452s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 63008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 6; 0.009375s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 672072, over cnt = 121(0%), over = 121, worst = 1
PHY-1001 : End Routed; 12.007789s wall, 14.234375s user + 0.453125s system = 14.687500s CPU (122.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 667344, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.486569s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 665952, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.156673s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 665792, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 665792
PHY-1001 : End DR Iter 3; 0.048709s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (192.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.923971s wall, 18.937500s user + 0.843750s system = 19.781250s CPU (116.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  20.809105s wall, 22.875000s user + 0.875000s system = 23.750000s CPU (114.1%)

RUN-1004 : used memory is 477 MB, reserved memory is 462 MB, peak memory is 1024 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 1832   out of  19600    9.35%
#reg                  330   out of  19600    1.68%
#le                  1895
  #lut only          1565   out of   1895   82.59%
  #reg only            63   out of   1895    3.32%
  #lut&reg            267   out of   1895   14.09%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.202691s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (100.0%)

RUN-1004 : used memory is 478 MB, reserved memory is 464 MB, peak memory is 1024 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 10966, tnet num: 2287, tinst num: 1085, tnode num: 12137, tedge num: 18957.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 34 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 8, clk_num = 5.
TMR-5009 WARNING: There are(is) 4 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.443873s wall, 1.328125s user + 0.140625s system = 1.468750s CPU (101.7%)

RUN-1004 : used memory is 862 MB, reserved memory is 850 MB, peak memory is 1024 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1087
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2289, pip num: 32728
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1935 valid insts, and 85294 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.708136s wall, 35.312500s user + 0.109375s system = 35.421875s CPU (620.6%)

RUN-1004 : used memory is 894 MB, reserved memory is 880 MB, peak memory is 1024 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  2.000862s wall, 1.906250s user + 0.093750s system = 2.000000s CPU (100.0%)

RUN-1004 : used memory is 1019 MB, reserved memory is 1005 MB, peak memory is 1024 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.943391s wall, 0.234375s user + 0.171875s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 1048 MB, reserved memory is 1035 MB, peak memory is 1048 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.534542s wall, 2.281250s user + 0.296875s system = 2.578125s CPU (27.0%)

RUN-1004 : used memory is 930 MB, reserved memory is 913 MB, peak memory is 1048 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-5007 WARNING: 'sm_bit2_num' should be on the sensitivity list in seg_4.v(73)
HDL-5007 WARNING: 'sm_bit2_num' should be on the sensitivity list in seg_4.v(78)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n102[0]", q: "sm_bit1_num[0]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n102[1]", q: "sm_bit1_num[1]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n102[2]", q: "sm_bit1_num[2]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n102[3]", q: "sm_bit1_num[3]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b0", d: "n62[0]", q: "num_in[0]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b1", d: "n62[1]", q: "num_in[1]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b2", d: "n62[2]", q: "num_in[2]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b3", d: "n62[3]", q: "num_in[3]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b4", d: "n62[4]", q: "num_in[4]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b5", d: "n62[5]", q: "num_in[5]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b6", d: "n62[6]", q: "num_in[6]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg1_b7", d: "n62[7]", q: "num_in[7]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg2_b0", d: "n78[0]", q: "sm_bit2_num[0]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg2_b1", d: "n78[1]", q: "sm_bit2_num[1]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg2_b2", d: "n78[2]", q: "sm_bit2_num[2]" // seg_4.v(82)
SYN-5015 WARNING: Found latch in "seg4", name: "reg2_b3", d: "n78[3]", q: "sm_bit2_num[3]" // seg_4.v(82)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5102/189 useful/useless nets, 4564/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4614 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5504/221 useful/useless nets, 4977/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5503/0 useful/useless nets, 4976/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.651533s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (96.5%)

RUN-1004 : used memory is 431 MB, reserved memory is 411 MB, peak memory is 1048 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3717
  #and               1969
  #nand                 0
  #or                 608
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                307
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH               16
#MACRO_ADD             99
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            914

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3400   |316    |342    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6171/1 useful/useless nets, 5388/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5954/0 useful/useless nets, 5171/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8271/0 useful/useless nets, 7565/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6283/0 useful/useless nets, 5594/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 95 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9277/23 useful/useless nets, 8588/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31470, tnet num: 9254, tinst num: 8545, tnode num: 36018, tedge num: 47604.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9254 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1284 (3.83), #lev = 24 (4.04)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7068 instances into 1210 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3351/1 useful/useless nets, 2663/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3348/0 useful/useless nets, 2660/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 319 DFF/LATCH to SEQ ...
SYN-4009 : Pack 38 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1202 LUT to BLE ...
SYN-4008 : Packed 1202 LUT and 191 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 59 SEQ (1225 nodes)...
SYN-4005 : Packed 59 SEQ with LUT/SLICE
SYN-4006 : 968 single LUT's are left
SYN-4006 : 68 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1270/1823 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2117   out of  19600   10.80%
#reg                  319   out of  19600    1.63%
#le                  2177
  #lut only          1858   out of   2177   85.35%
  #reg only            60   out of   2177    2.76%
  #lut&reg            259   out of   2177   11.90%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2177  |2117  |319   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.640443s wall, 5.000000s user + 0.359375s system = 5.359375s CPU (115.5%)

RUN-1004 : used memory is 505 MB, reserved memory is 491 MB, peak memory is 1048 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.245498s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (106.6%)

RUN-1004 : used memory is 505 MB, reserved memory is 491 MB, peak memory is 1048 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (100 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n63" drive clk pins.
SYN-4024 : Net "u_seg4/n104" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n104 as clock net
SYN-4025 : Tag rtl::Net u_seg4/n63 as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n63 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n104 to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 4 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1228 instances
RUN-1001 : 546 mslices, 547 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2580 nets
RUN-1001 : 1755 nets have 2 pins
RUN-1001 : 559 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 75 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1226 instances, 1093 slices, 94 macros(424 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11893, tnet num: 2578, tinst num: 1226, tnode num: 13022, tedge num: 20473.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 112 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2578 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.309257s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (111.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 806088
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(347): len = 655039, overlap = 139.5
PHY-3002 : Step(348): len = 565506, overlap = 137.25
PHY-3002 : Step(349): len = 512590, overlap = 135
PHY-3002 : Step(350): len = 477251, overlap = 137.25
PHY-3002 : Step(351): len = 455846, overlap = 139.5
PHY-3002 : Step(352): len = 435248, overlap = 137.25
PHY-3002 : Step(353): len = 417364, overlap = 137.25
PHY-3002 : Step(354): len = 400577, overlap = 137.25
PHY-3002 : Step(355): len = 385339, overlap = 137.25
PHY-3002 : Step(356): len = 369812, overlap = 141.75
PHY-3002 : Step(357): len = 354897, overlap = 141.25
PHY-3002 : Step(358): len = 340836, overlap = 142.25
PHY-3002 : Step(359): len = 326810, overlap = 145.75
PHY-3002 : Step(360): len = 312774, overlap = 147.5
PHY-3002 : Step(361): len = 300050, overlap = 148.25
PHY-3002 : Step(362): len = 288066, overlap = 148.75
PHY-3002 : Step(363): len = 275963, overlap = 149
PHY-3002 : Step(364): len = 264165, overlap = 150.5
PHY-3002 : Step(365): len = 251369, overlap = 151.5
PHY-3002 : Step(366): len = 239206, overlap = 152.25
PHY-3002 : Step(367): len = 228536, overlap = 152.5
PHY-3002 : Step(368): len = 215724, overlap = 152.75
PHY-3002 : Step(369): len = 205087, overlap = 152.75
PHY-3002 : Step(370): len = 192882, overlap = 153
PHY-3002 : Step(371): len = 182323, overlap = 152.25
PHY-3002 : Step(372): len = 171877, overlap = 151.5
PHY-3002 : Step(373): len = 161779, overlap = 152.25
PHY-3002 : Step(374): len = 152029, overlap = 152.5
PHY-3002 : Step(375): len = 142733, overlap = 153.75
PHY-3002 : Step(376): len = 133475, overlap = 153.25
PHY-3002 : Step(377): len = 126334, overlap = 154.75
PHY-3002 : Step(378): len = 120025, overlap = 158.5
PHY-3002 : Step(379): len = 109436, overlap = 166.75
PHY-3002 : Step(380): len = 101004, overlap = 170.75
PHY-3002 : Step(381): len = 94408.3, overlap = 171.75
PHY-3002 : Step(382): len = 89679, overlap = 175
PHY-3002 : Step(383): len = 78832.7, overlap = 181.25
PHY-3002 : Step(384): len = 71938.2, overlap = 185.25
PHY-3002 : Step(385): len = 67846.7, overlap = 188.25
PHY-3002 : Step(386): len = 62032.8, overlap = 200.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.2959e-07
PHY-3002 : Step(387): len = 62636.9, overlap = 201
PHY-3002 : Step(388): len = 71620.2, overlap = 203.75
PHY-3002 : Step(389): len = 72856.7, overlap = 205.25
PHY-3002 : Step(390): len = 66289.8, overlap = 203.5
PHY-3002 : Step(391): len = 63650.8, overlap = 205
PHY-3002 : Step(392): len = 63137.2, overlap = 205.5
PHY-3002 : Step(393): len = 62735.1, overlap = 203.5
PHY-3002 : Step(394): len = 62237.6, overlap = 204.25
PHY-3002 : Step(395): len = 60958.4, overlap = 201.25
PHY-3002 : Step(396): len = 60344.6, overlap = 205.75
PHY-3002 : Step(397): len = 58592.6, overlap = 210
PHY-3002 : Step(398): len = 56841.1, overlap = 208.75
PHY-3002 : Step(399): len = 55218.3, overlap = 209.75
PHY-3002 : Step(400): len = 53981.3, overlap = 213.75
PHY-3002 : Step(401): len = 53220, overlap = 214.75
PHY-3002 : Step(402): len = 52734.6, overlap = 215.5
PHY-3002 : Step(403): len = 52647.1, overlap = 215.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85918e-06
PHY-3002 : Step(404): len = 56176.1, overlap = 215.75
PHY-3002 : Step(405): len = 57406.1, overlap = 213.5
PHY-3002 : Step(406): len = 57922, overlap = 217
PHY-3002 : Step(407): len = 58269.3, overlap = 216.25
PHY-3002 : Step(408): len = 58321.7, overlap = 216.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.71836e-06
PHY-3002 : Step(409): len = 61948.8, overlap = 213.5
PHY-3002 : Step(410): len = 63559.9, overlap = 213.5
PHY-3002 : Step(411): len = 63965.9, overlap = 207.5
PHY-3002 : Step(412): len = 63881.6, overlap = 204.75
PHY-3002 : Step(413): len = 63879.7, overlap = 210.25
PHY-3002 : Step(414): len = 63386.9, overlap = 202.5
PHY-3002 : Step(415): len = 63085.6, overlap = 201.25
PHY-3002 : Step(416): len = 63075.2, overlap = 196.75
PHY-3002 : Step(417): len = 63338.6, overlap = 196.25
PHY-3002 : Step(418): len = 64028.8, overlap = 197.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.43672e-06
PHY-3002 : Step(419): len = 67907.9, overlap = 201
PHY-3002 : Step(420): len = 71287.6, overlap = 190
PHY-3002 : Step(421): len = 72140.6, overlap = 183.5
PHY-3002 : Step(422): len = 72086.5, overlap = 182
PHY-3002 : Step(423): len = 71867.6, overlap = 180.5
PHY-3002 : Step(424): len = 72051.7, overlap = 183.75
PHY-3002 : Step(425): len = 72730.2, overlap = 181
PHY-3002 : Step(426): len = 72924.1, overlap = 174.25
PHY-3002 : Step(427): len = 72500, overlap = 174.5
PHY-3002 : Step(428): len = 72373.1, overlap = 174
PHY-3002 : Step(429): len = 72898, overlap = 175.75
PHY-3002 : Step(430): len = 73271.9, overlap = 169.5
PHY-3002 : Step(431): len = 72628.1, overlap = 171
PHY-3002 : Step(432): len = 72201.2, overlap = 171
PHY-3002 : Step(433): len = 71772, overlap = 167.5
PHY-3002 : Step(434): len = 71624, overlap = 162.25
PHY-3002 : Step(435): len = 71455, overlap = 160.5
PHY-3002 : Step(436): len = 71193.1, overlap = 164.5
PHY-3002 : Step(437): len = 71093.3, overlap = 160.75
PHY-3002 : Step(438): len = 70796.6, overlap = 160
PHY-3002 : Step(439): len = 70519.2, overlap = 157.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.48734e-05
PHY-3002 : Step(440): len = 73566.4, overlap = 152.75
PHY-3002 : Step(441): len = 75615.3, overlap = 149.75
PHY-3002 : Step(442): len = 75854.2, overlap = 147
PHY-3002 : Step(443): len = 76239.1, overlap = 146.5
PHY-3002 : Step(444): len = 76437, overlap = 149.5
PHY-3002 : Step(445): len = 76407.7, overlap = 140.25
PHY-3002 : Step(446): len = 76493.6, overlap = 135.5
PHY-3002 : Step(447): len = 76334.2, overlap = 138.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.97469e-05
PHY-3002 : Step(448): len = 79027.2, overlap = 131.25
PHY-3002 : Step(449): len = 81213.5, overlap = 139.5
PHY-3002 : Step(450): len = 82349.8, overlap = 136.75
PHY-3002 : Step(451): len = 83488.2, overlap = 133
PHY-3002 : Step(452): len = 83425.8, overlap = 135.5
PHY-3002 : Step(453): len = 83359.6, overlap = 140.75
PHY-3002 : Step(454): len = 83205.1, overlap = 140.75
PHY-3002 : Step(455): len = 83440.2, overlap = 137.5
PHY-3002 : Step(456): len = 84722.1, overlap = 135.5
PHY-3002 : Step(457): len = 85236.3, overlap = 135.25
PHY-3002 : Step(458): len = 85053.1, overlap = 130.25
PHY-3002 : Step(459): len = 84955.4, overlap = 129
PHY-3002 : Step(460): len = 85018.2, overlap = 125.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.94938e-05
PHY-3002 : Step(461): len = 86825.2, overlap = 116.25
PHY-3002 : Step(462): len = 88587.6, overlap = 122.5
PHY-3002 : Step(463): len = 90191.9, overlap = 121
PHY-3002 : Step(464): len = 90295.1, overlap = 119.25
PHY-3002 : Step(465): len = 90300.4, overlap = 118
PHY-3002 : Step(466): len = 90408, overlap = 117.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000110844
PHY-3002 : Step(467): len = 91909.3, overlap = 119.5
PHY-3002 : Step(468): len = 92888.4, overlap = 117
PHY-3002 : Step(469): len = 94573.2, overlap = 115.5
PHY-3002 : Step(470): len = 96222.2, overlap = 116.25
PHY-3002 : Step(471): len = 96346.9, overlap = 115.5
PHY-3002 : Step(472): len = 96274.5, overlap = 115.25
PHY-3002 : Step(473): len = 96435.1, overlap = 112.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000204321
PHY-3002 : Step(474): len = 97024.2, overlap = 113
PHY-3002 : Step(475): len = 98236.3, overlap = 113.5
PHY-3002 : Step(476): len = 98912.9, overlap = 113
PHY-3002 : Step(477): len = 99857.3, overlap = 111.75
PHY-3002 : Step(478): len = 100231, overlap = 111.75
PHY-3002 : Step(479): len = 100435, overlap = 111.5
PHY-3002 : Step(480): len = 100693, overlap = 103.5
PHY-3002 : Step(481): len = 100810, overlap = 105.75
PHY-3002 : Step(482): len = 101160, overlap = 106.75
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000408642
PHY-3002 : Step(483): len = 101805, overlap = 106.75
PHY-3002 : Step(484): len = 102354, overlap = 106.5
PHY-3002 : Step(485): len = 102798, overlap = 108.5
PHY-3002 : Step(486): len = 103842, overlap = 105.25
PHY-3002 : Step(487): len = 104229, overlap = 100.25
PHY-3002 : Step(488): len = 104402, overlap = 100.25
PHY-3002 : Step(489): len = 104659, overlap = 93.75
PHY-3002 : Step(490): len = 105324, overlap = 93.75
PHY-3002 : Step(491): len = 105550, overlap = 93
PHY-3002 : Step(492): len = 105740, overlap = 90.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000718259
PHY-3002 : Step(493): len = 105878, overlap = 90.5
PHY-3002 : Step(494): len = 106496, overlap = 95
PHY-3002 : Step(495): len = 107103, overlap = 94.5
PHY-3002 : Step(496): len = 107483, overlap = 94.5
PHY-3002 : Step(497): len = 107559, overlap = 89.75
PHY-3002 : Step(498): len = 107642, overlap = 89.75
PHY-3002 : Step(499): len = 107794, overlap = 85.25
PHY-3002 : Step(500): len = 107966, overlap = 85.25
PHY-3002 : Step(501): len = 108464, overlap = 85
PHY-3002 : Step(502): len = 109755, overlap = 84.5
PHY-3002 : Step(503): len = 110159, overlap = 82.25
PHY-3002 : Step(504): len = 110140, overlap = 82.25
PHY-3002 : Step(505): len = 110069, overlap = 84.5
PHY-3002 : Step(506): len = 110089, overlap = 84.5
PHY-3002 : Step(507): len = 110202, overlap = 86.5
PHY-3002 : Step(508): len = 110375, overlap = 84.25
PHY-3002 : Step(509): len = 110408, overlap = 82
PHY-3002 : Step(510): len = 110371, overlap = 82
PHY-3002 : Step(511): len = 110334, overlap = 84.25
PHY-3002 : Step(512): len = 110413, overlap = 86.5
PHY-3002 : Step(513): len = 110516, overlap = 86.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00124976
PHY-3002 : Step(514): len = 110670, overlap = 86.5
PHY-3002 : Step(515): len = 111057, overlap = 86.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039909s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (234.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.53273e-06
PHY-3002 : Step(516): len = 118696, overlap = 43.5
PHY-3002 : Step(517): len = 116250, overlap = 45.75
PHY-3002 : Step(518): len = 114505, overlap = 45.5
PHY-3002 : Step(519): len = 113772, overlap = 45.5
PHY-3002 : Step(520): len = 112883, overlap = 46.5
PHY-3002 : Step(521): len = 111904, overlap = 48.25
PHY-3002 : Step(522): len = 110622, overlap = 49.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.06545e-06
PHY-3002 : Step(523): len = 110487, overlap = 49.5
PHY-3002 : Step(524): len = 110420, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.81309e-05
PHY-3002 : Step(525): len = 110663, overlap = 49
PHY-3002 : Step(526): len = 111766, overlap = 47.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.3629e-06
PHY-3002 : Step(527): len = 111420, overlap = 78.75
PHY-3002 : Step(528): len = 111784, overlap = 78
PHY-3002 : Step(529): len = 112884, overlap = 74.25
PHY-3002 : Step(530): len = 114586, overlap = 69.25
PHY-3002 : Step(531): len = 114811, overlap = 68.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.87258e-05
PHY-3002 : Step(532): len = 115104, overlap = 68
PHY-3002 : Step(533): len = 116089, overlap = 63.5
PHY-3002 : Step(534): len = 116415, overlap = 61.75
PHY-3002 : Step(535): len = 117421, overlap = 59
PHY-3002 : Step(536): len = 117794, overlap = 58.5
PHY-3002 : Step(537): len = 118450, overlap = 56.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.74516e-05
PHY-3002 : Step(538): len = 119065, overlap = 54.5
PHY-3002 : Step(539): len = 120361, overlap = 49.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.49032e-05
PHY-3002 : Step(540): len = 122020, overlap = 45
PHY-3002 : Step(541): len = 125178, overlap = 38.5
PHY-3002 : Step(542): len = 126297, overlap = 34.5
PHY-3002 : Step(543): len = 126289, overlap = 33.75
PHY-3002 : Step(544): len = 126500, overlap = 33.5
PHY-3002 : Step(545): len = 126446, overlap = 34
PHY-3002 : Step(546): len = 126224, overlap = 34
PHY-3002 : Step(547): len = 126226, overlap = 34
PHY-3002 : Step(548): len = 126410, overlap = 32.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000149806
PHY-3002 : Step(549): len = 128055, overlap = 30.25
PHY-3002 : Step(550): len = 129073, overlap = 31.75
PHY-3002 : Step(551): len = 129721, overlap = 30
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000299613
PHY-3002 : Step(552): len = 130487, overlap = 30.5
PHY-3002 : Step(553): len = 131568, overlap = 30
PHY-3002 : Step(554): len = 131872, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.195277s wall, 0.234375s user + 0.203125s system = 0.437500s CPU (224.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000381211
PHY-3002 : Step(555): len = 140685, overlap = 5.75
PHY-3002 : Step(556): len = 138650, overlap = 9.75
PHY-3002 : Step(557): len = 136984, overlap = 19.75
PHY-3002 : Step(558): len = 136141, overlap = 21.75
PHY-3002 : Step(559): len = 135686, overlap = 23.5
PHY-3002 : Step(560): len = 135330, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000762421
PHY-3002 : Step(561): len = 135666, overlap = 23.75
PHY-3002 : Step(562): len = 135916, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152484
PHY-3002 : Step(563): len = 135919, overlap = 23.25
PHY-3002 : Step(564): len = 135981, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011548s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.3%)

PHY-3001 : Legalized: Len = 140218, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : 8 instances has been re-located, deltaX = 9, deltaY = 4.
PHY-3001 : Final: Len = 140344, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 464360, over cnt = 97(0%), over = 119, worst = 2
PHY-1002 : len = 464760, over cnt = 59(0%), over = 73, worst = 2
PHY-1002 : len = 464328, over cnt = 37(0%), over = 46, worst = 2
PHY-1002 : len = 464456, over cnt = 30(0%), over = 37, worst = 2
PHY-1002 : len = 447456, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 447456, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 447456, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  0.813176s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (109.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1152 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1242 instances, 1109 slices, 94 macros(424 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11979, tnet num: 2594, tinst num: 1242, tnode num: 13154, tedge num: 20601.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 112 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2594 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.336797s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 142315
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(565): len = 142070, overlap = 0
PHY-3002 : Step(566): len = 142070, overlap = 0
PHY-3002 : Step(567): len = 141991, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.75716e-05
PHY-3002 : Step(568): len = 141939, overlap = 0
PHY-3002 : Step(569): len = 141939, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.1411e-05
PHY-3002 : Step(570): len = 141958, overlap = 1.75
PHY-3002 : Step(571): len = 141958, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037092s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (126.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932102
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133653
PHY-3002 : Step(572): len = 142067, overlap = 0.5
PHY-3002 : Step(573): len = 142067, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007252s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 142106, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : 5 instances has been re-located, deltaX = 5, deltaY = 3.
PHY-3001 : Final: Len = 142180, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  11.574964s wall, 26.203125s user + 7.125000s system = 33.328125s CPU (287.9%)

RUN-1004 : used memory is 513 MB, reserved memory is 500 MB, peak memory is 1048 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1010 to 816
PHY-1001 : Pin misalignment score is improved from 816 to 810
PHY-1001 : Pin misalignment score is improved from 810 to 809
PHY-1001 : Pin misalignment score is improved from 809 to 809
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1244 instances
RUN-1001 : 552 mslices, 557 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2596 nets
RUN-1001 : 1750 nets have 2 pins
RUN-1001 : 559 nets have [3 - 5] pins
RUN-1001 : 105 nets have [6 - 10] pins
RUN-1001 : 83 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 464296, over cnt = 122(0%), over = 144, worst = 2
PHY-1002 : len = 464640, over cnt = 81(0%), over = 94, worst = 2
PHY-1002 : len = 463008, over cnt = 48(0%), over = 55, worst = 2
PHY-1002 : len = 463120, over cnt = 38(0%), over = 43, worst = 2
PHY-1002 : len = 441880, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 441880, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 441880, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 441880, over cnt = 3(0%), over = 4, worst = 2
PHY-1001 : End global iterations;  1.734699s wall, 1.718750s user + 0.093750s system = 1.812500s CPU (104.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 403 to 30
PHY-1001 : End pin swap;  0.061912s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (151.4%)

PHY-1001 : End global routing;  4.391952s wall, 4.515625s user + 0.187500s system = 4.703125s CPU (107.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n104_gclk_net will be merged with clock u_seg4/n104
PHY-1001 : clock net u_seg4/n63_gclk_net will be merged with clock u_seg4/n63
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 46280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 1.044768s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 61600, over cnt = 34(0%), over = 34, worst = 1
PHY-1001 : End Routed; 0.222103s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61072, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 1; 0.038683s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 60992, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.017948s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 60968, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 3; 0.009988s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 60920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.011045s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 60920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.010422s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 60920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.010021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 60920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.014957s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 60920, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 8; 0.012023s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 60928, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.015441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 60936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.015637s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 680704, over cnt = 141(0%), over = 142, worst = 2
PHY-1001 : End Routed; 11.183711s wall, 14.203125s user + 0.421875s system = 14.625000s CPU (130.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 675056, over cnt = 42(0%), over = 42, worst = 1
PHY-1001 : End DR Iter 1; 0.991810s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 672472, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 2; 0.246772s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (114.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 672184, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 672184
PHY-1001 : End DR Iter 3; 0.040849s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (153.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n104_gclk_net will be merged with clock u_seg4/n104
PHY-1001 : clock net u_seg4/n63_gclk_net will be merged with clock u_seg4/n63
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.230448s wall, 20.109375s user + 0.765625s system = 20.875000s CPU (121.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.205798s wall, 25.203125s user + 0.953125s system = 26.156250s CPU (117.8%)

RUN-1004 : used memory is 558 MB, reserved memory is 542 MB, peak memory is 1048 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2129   out of  19600   10.86%
#reg                  329   out of  19600    1.68%
#le                  2199
  #lut only          1870   out of   2199   85.04%
  #reg only            70   out of   2199    3.18%
  #lut&reg            259   out of   2199   11.78%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.238625s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (102.2%)

RUN-1004 : used memory is 558 MB, reserved memory is 542 MB, peak memory is 1048 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11979, tnet num: 2594, tinst num: 1242, tnode num: 13154, tedge num: 20601.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 112 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n104_gclk_net will be merged with clock u_seg4/n104
PHY-1001 : clock net u_seg4/n63_gclk_net will be merged with clock u_seg4/n63
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2594 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 11, clk_num = 5.
TMR-5009 WARNING: There are(is) 7 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.476069s wall, 1.390625s user + 0.109375s system = 1.500000s CPU (101.6%)

RUN-1004 : used memory is 928 MB, reserved memory is 919 MB, peak memory is 1048 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1244
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2596, pip num: 34311
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1935 valid insts, and 92449 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.827045s wall, 36.390625s user + 0.093750s system = 36.484375s CPU (626.1%)

RUN-1004 : used memory is 955 MB, reserved memory is 943 MB, peak memory is 1048 MB
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n70[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n70[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n70[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n70[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n70[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n70[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n70[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n70[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5031/189 useful/useless nets, 4499/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4614 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5433/221 useful/useless nets, 4912/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5432/0 useful/useless nets, 4911/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.644763s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (99.7%)

RUN-1004 : used memory is 512 MB, reserved memory is 506 MB, peak memory is 1048 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3684
  #and               1969
  #nand                 0
  #or                 592
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD             98
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            883

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3375   |308    |341    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6100/1 useful/useless nets, 5323/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5883/0 useful/useless nets, 5106/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8200/0 useful/useless nets, 7500/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6212/0 useful/useless nets, 5529/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 94 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9194/23 useful/useless nets, 8511/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31187, tnet num: 9172, tinst num: 8469, tnode num: 35663, tedge num: 47188.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1246 (3.80), #lev = 23 (4.05)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7015 instances into 1173 LUTs, name keeping = 45%.
SYN-3001 : Mapper removed 13 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3284/1 useful/useless nets, 2605/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3281/0 useful/useless nets, 2602/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 38 carry chain into lslice
SYN-4007 : Packing 565 adder to BLE ...
SYN-4008 : Packed 565 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1166 LUT to BLE ...
SYN-4008 : Packed 1166 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 57 SEQ (1219 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 942 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1236/1781 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2060   out of  19600   10.51%
#reg                  311   out of  19600    1.59%
#le                  2123
  #lut only          1812   out of   2123   85.35%
  #reg only            63   out of   2123    2.97%
  #lut&reg            248   out of   2123   11.68%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2123  |2060  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.407573s wall, 4.312500s user + 0.046875s system = 4.359375s CPU (98.9%)

RUN-1004 : used memory is 541 MB, reserved memory is 537 MB, peak memory is 1048 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.218088s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (101.3%)

RUN-1004 : used memory is 541 MB, reserved memory is 537 MB, peak memory is 1048 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (98 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n71" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n71 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 23 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 9 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n71 to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1198 instances
RUN-1001 : 533 mslices, 532 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2522 nets
RUN-1001 : 1721 nets have 2 pins
RUN-1001 : 522 nets have [3 - 5] pins
RUN-1001 : 108 nets have [6 - 10] pins
RUN-1001 : 78 nets have [11 - 20] pins
RUN-1001 : 87 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1196 instances, 1065 slices, 91 macros(415 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11597, tnet num: 2520, tinst num: 1196, tnode num: 12707, tedge num: 19972.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 114 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2520 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.302554s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (98.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 763223
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.934796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(574): len = 749946, overlap = 139.5
PHY-3002 : Step(575): len = 581209, overlap = 139.5
PHY-3002 : Step(576): len = 497020, overlap = 139.5
PHY-3002 : Step(577): len = 452014, overlap = 139.5
PHY-3002 : Step(578): len = 416312, overlap = 139.5
PHY-3002 : Step(579): len = 381192, overlap = 139.5
PHY-3002 : Step(580): len = 348674, overlap = 140
PHY-3002 : Step(581): len = 318875, overlap = 137.25
PHY-3002 : Step(582): len = 289664, overlap = 141.5
PHY-3002 : Step(583): len = 263838, overlap = 142
PHY-3002 : Step(584): len = 240733, overlap = 148.25
PHY-3002 : Step(585): len = 216819, overlap = 146.5
PHY-3002 : Step(586): len = 192575, overlap = 152.5
PHY-3002 : Step(587): len = 174410, overlap = 149
PHY-3002 : Step(588): len = 154283, overlap = 158
PHY-3002 : Step(589): len = 134888, overlap = 155
PHY-3002 : Step(590): len = 117895, overlap = 160.25
PHY-3002 : Step(591): len = 104135, overlap = 162
PHY-3002 : Step(592): len = 88951.8, overlap = 173.75
PHY-3002 : Step(593): len = 77750.6, overlap = 174.25
PHY-3002 : Step(594): len = 69849.1, overlap = 184.75
PHY-3002 : Step(595): len = 57829.1, overlap = 192.25
PHY-3002 : Step(596): len = 55066.2, overlap = 192.75
PHY-3002 : Step(597): len = 47980.4, overlap = 203.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.82369e-06
PHY-3002 : Step(598): len = 59681.7, overlap = 205.75
PHY-3002 : Step(599): len = 75243.7, overlap = 189.5
PHY-3002 : Step(600): len = 70676.4, overlap = 195.25
PHY-3002 : Step(601): len = 68489.9, overlap = 197.75
PHY-3002 : Step(602): len = 66820.9, overlap = 205
PHY-3002 : Step(603): len = 63944.5, overlap = 194.75
PHY-3002 : Step(604): len = 60214.3, overlap = 194.5
PHY-3002 : Step(605): len = 58481.5, overlap = 188.25
PHY-3002 : Step(606): len = 57133.4, overlap = 190
PHY-3002 : Step(607): len = 55465.8, overlap = 187
PHY-3002 : Step(608): len = 54086.2, overlap = 181
PHY-3002 : Step(609): len = 52773, overlap = 180.25
PHY-3002 : Step(610): len = 52843.3, overlap = 183
PHY-3002 : Step(611): len = 53214.3, overlap = 183
PHY-3002 : Step(612): len = 53185.9, overlap = 179.75
PHY-3002 : Step(613): len = 52589.5, overlap = 176
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.64738e-06
PHY-3002 : Step(614): len = 56725.9, overlap = 177.25
PHY-3002 : Step(615): len = 58490.1, overlap = 182.25
PHY-3002 : Step(616): len = 58757.2, overlap = 186.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.29476e-06
PHY-3002 : Step(617): len = 64177.2, overlap = 186
PHY-3002 : Step(618): len = 66924.6, overlap = 184.25
PHY-3002 : Step(619): len = 65686, overlap = 184.25
PHY-3002 : Step(620): len = 64780.6, overlap = 180.25
PHY-3002 : Step(621): len = 64760, overlap = 179.25
PHY-3002 : Step(622): len = 65498, overlap = 181
PHY-3002 : Step(623): len = 65480.2, overlap = 180.75
PHY-3002 : Step(624): len = 64976.3, overlap = 182.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.45895e-05
PHY-3002 : Step(625): len = 67504.5, overlap = 182.25
PHY-3002 : Step(626): len = 69710.1, overlap = 173
PHY-3002 : Step(627): len = 70323, overlap = 168.75
PHY-3002 : Step(628): len = 70239.4, overlap = 169
PHY-3002 : Step(629): len = 70398, overlap = 169
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.66073e-05
PHY-3002 : Step(630): len = 72120, overlap = 164.25
PHY-3002 : Step(631): len = 73543.4, overlap = 164
PHY-3002 : Step(632): len = 73957.4, overlap = 164.5
PHY-3002 : Step(633): len = 73951.6, overlap = 163.25
PHY-3002 : Step(634): len = 75847.5, overlap = 166
PHY-3002 : Step(635): len = 76497.6, overlap = 172.25
PHY-3002 : Step(636): len = 76549.2, overlap = 167
PHY-3002 : Step(637): len = 77188.6, overlap = 170.75
PHY-3002 : Step(638): len = 77241, overlap = 166
PHY-3002 : Step(639): len = 77058.9, overlap = 170.5
PHY-3002 : Step(640): len = 77756.3, overlap = 159
PHY-3002 : Step(641): len = 77382.3, overlap = 160.5
PHY-3002 : Step(642): len = 77119.7, overlap = 153
PHY-3002 : Step(643): len = 77135.8, overlap = 150.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.32146e-05
PHY-3002 : Step(644): len = 78335.8, overlap = 144
PHY-3002 : Step(645): len = 79430.8, overlap = 144.5
PHY-3002 : Step(646): len = 79550.8, overlap = 140
PHY-3002 : Step(647): len = 80025.5, overlap = 140
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.15588e-05
PHY-3002 : Step(648): len = 80662.4, overlap = 140
PHY-3002 : Step(649): len = 81711.2, overlap = 140.25
PHY-3002 : Step(650): len = 82692.8, overlap = 139.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013915s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (224.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27334e-06
PHY-3002 : Step(651): len = 113332, overlap = 56
PHY-3002 : Step(652): len = 112194, overlap = 55
PHY-3002 : Step(653): len = 110152, overlap = 53.5
PHY-3002 : Step(654): len = 109199, overlap = 53.75
PHY-3002 : Step(655): len = 108062, overlap = 55.25
PHY-3002 : Step(656): len = 107199, overlap = 56.5
PHY-3002 : Step(657): len = 106125, overlap = 58.75
PHY-3002 : Step(658): len = 104915, overlap = 59.25
PHY-3002 : Step(659): len = 104213, overlap = 59.25
PHY-3002 : Step(660): len = 103484, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54669e-06
PHY-3002 : Step(661): len = 103442, overlap = 58.25
PHY-3002 : Step(662): len = 103442, overlap = 58.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.09337e-06
PHY-3002 : Step(663): len = 103626, overlap = 57.25
PHY-3002 : Step(664): len = 103626, overlap = 57.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.59064e-06
PHY-3002 : Step(665): len = 103768, overlap = 89.5
PHY-3002 : Step(666): len = 103935, overlap = 89.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11813e-05
PHY-3002 : Step(667): len = 105357, overlap = 89.25
PHY-3002 : Step(668): len = 106231, overlap = 88.75
PHY-3002 : Step(669): len = 108012, overlap = 88
PHY-3002 : Step(670): len = 111560, overlap = 84
PHY-3002 : Step(671): len = 112561, overlap = 82.75
PHY-3002 : Step(672): len = 113449, overlap = 79.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.23626e-05
PHY-3002 : Step(673): len = 113837, overlap = 75
PHY-3002 : Step(674): len = 114458, overlap = 71.75
PHY-3002 : Step(675): len = 115635, overlap = 66.25
PHY-3002 : Step(676): len = 116496, overlap = 64.75
PHY-3002 : Step(677): len = 117168, overlap = 61.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.47251e-05
PHY-3002 : Step(678): len = 118643, overlap = 60.25
PHY-3002 : Step(679): len = 119265, overlap = 59.75
PHY-3002 : Step(680): len = 119604, overlap = 59.25
PHY-3002 : Step(681): len = 120736, overlap = 55.5
PHY-3002 : Step(682): len = 121715, overlap = 52.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.151647s wall, 0.203125s user + 0.125000s system = 0.328125s CPU (216.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934796
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000351271
PHY-3002 : Step(683): len = 143156, overlap = 18
PHY-3002 : Step(684): len = 142336, overlap = 23.25
PHY-3002 : Step(685): len = 140353, overlap = 30.25
PHY-3002 : Step(686): len = 138611, overlap = 35.25
PHY-3002 : Step(687): len = 137317, overlap = 36.5
PHY-3002 : Step(688): len = 136703, overlap = 35.25
PHY-3002 : Step(689): len = 136130, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000702543
PHY-3002 : Step(690): len = 137203, overlap = 36
PHY-3002 : Step(691): len = 137694, overlap = 31.5
PHY-3002 : Step(692): len = 137913, overlap = 31.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00140509
PHY-3002 : Step(693): len = 138787, overlap = 29
PHY-3002 : Step(694): len = 139295, overlap = 26.5
PHY-3002 : Step(695): len = 139421, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011893s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.4%)

PHY-3001 : Legalized: Len = 143498, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : 10 instances has been re-located, deltaX = 14, deltaY = 8.
PHY-3001 : Final: Len = 143628, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 467672, over cnt = 136(0%), over = 171, worst = 3
PHY-1002 : len = 468160, over cnt = 96(0%), over = 122, worst = 3
PHY-1002 : len = 468176, over cnt = 66(0%), over = 83, worst = 3
PHY-1002 : len = 467280, over cnt = 47(0%), over = 55, worst = 2
PHY-1002 : len = 440472, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 440472, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 440472, over cnt = 9(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  0.913582s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (111.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1124 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1212 instances, 1081 slices, 91 macros(415 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11705, tnet num: 2536, tinst num: 1212, tnode num: 12865, tedge num: 20126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 114 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.398474s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (113.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 146248
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(696): len = 145688, overlap = 0
PHY-3002 : Step(697): len = 145688, overlap = 0
PHY-3002 : Step(698): len = 145615, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005124s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (609.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.23561e-05
PHY-3002 : Step(699): len = 145483, overlap = 0.5
PHY-3002 : Step(700): len = 145483, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.21601e-05
PHY-3002 : Step(701): len = 145544, overlap = 2
PHY-3002 : Step(702): len = 145544, overlap = 2
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038116s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (123.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933816
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126393
PHY-3002 : Step(703): len = 145480, overlap = 2.25
PHY-3002 : Step(704): len = 145480, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008403s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (185.9%)

PHY-3001 : Legalized: Len = 145634, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 145578, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.511372s wall, 17.781250s user + 4.515625s system = 22.296875s CPU (262.0%)

RUN-1004 : used memory is 551 MB, reserved memory is 549 MB, peak memory is 1048 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1037 to 821
PHY-1001 : Pin misalignment score is improved from 821 to 811
PHY-1001 : Pin misalignment score is improved from 811 to 809
PHY-1001 : Pin misalignment score is improved from 809 to 809
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1214 instances
RUN-1001 : 537 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2538 nets
RUN-1001 : 1712 nets have 2 pins
RUN-1001 : 522 nets have [3 - 5] pins
RUN-1001 : 118 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 466288, over cnt = 147(0%), over = 183, worst = 3
PHY-1002 : len = 466792, over cnt = 107(0%), over = 134, worst = 3
PHY-1002 : len = 466752, over cnt = 75(0%), over = 93, worst = 3
PHY-1002 : len = 465840, over cnt = 57(0%), over = 66, worst = 2
PHY-1002 : len = 434752, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 434752, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 434752, over cnt = 11(0%), over = 15, worst = 2
PHY-1002 : len = 434752, over cnt = 11(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  1.779244s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.1%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 411 to 31
PHY-1001 : End pin swap;  0.071952s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.6%)

PHY-1001 : End global routing;  4.722079s wall, 4.734375s user + 0.000000s system = 4.734375s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n71_gclk_net will be merged with clock u_seg4/n71
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 41576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.900553s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (98.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 10% nets.
PHY-1002 : len = 77048, over cnt = 89(0%), over = 95, worst = 2
PHY-1001 : End Routed; 0.564377s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (102.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 75568, over cnt = 16(0%), over = 17, worst = 2
PHY-1001 : End DR Iter 1; 0.072046s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75456, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.024552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 75456, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 3; 0.018362s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 75456, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 4; 0.017586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 75448, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 5; 0.019300s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 75448, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.015234s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 75456, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.015373s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (101.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 75448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 8; 0.021387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 75448, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.016900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 75448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.016634s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.9%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 75464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.016518s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (189.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 696032, over cnt = 47(0%), over = 47, worst = 1
PHY-1001 : End Routed; 14.028023s wall, 16.578125s user + 0.609375s system = 17.187500s CPU (122.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 694288, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.103302s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 694056, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.054609s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 694088, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.034615s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 694104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 694104
PHY-1001 : End DR Iter 4; 0.033796s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n71_gclk_net will be merged with clock u_seg4/n71
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  19.748313s wall, 22.031250s user + 0.984375s system = 23.015625s CPU (116.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  25.128762s wall, 27.437500s user + 1.000000s system = 28.437500s CPU (113.2%)

RUN-1004 : used memory is 646 MB, reserved memory is 635 MB, peak memory is 1048 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2072   out of  19600   10.57%
#reg                  321   out of  19600    1.64%
#le                  2145
  #lut only          1824   out of   2145   85.03%
  #reg only            73   out of   2145    3.40%
  #lut&reg            248   out of   2145   11.56%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.220433s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (99.9%)

RUN-1004 : used memory is 646 MB, reserved memory is 635 MB, peak memory is 1048 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11705, tnet num: 2536, tinst num: 1212, tnode num: 12865, tedge num: 20126.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 114 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n71_gclk_net will be merged with clock u_seg4/n71
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2536 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.412963s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (101.7%)

RUN-1004 : used memory is 953 MB, reserved memory is 941 MB, peak memory is 1048 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1214
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2538, pip num: 34161
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1989 valid insts, and 91437 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.883550s wall, 36.359375s user + 0.093750s system = 36.453125s CPU (619.6%)

RUN-1004 : used memory is 977 MB, reserved memory is 967 MB, peak memory is 1048 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.830565s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (99.9%)

RUN-1004 : used memory is 1087 MB, reserved memory is 1076 MB, peak memory is 1089 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.707196s wall, 0.390625s user + 0.078125s system = 0.468750s CPU (7.0%)

RUN-1004 : used memory is 1117 MB, reserved memory is 1106 MB, peak memory is 1117 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.112923s wall, 2.281250s user + 0.171875s system = 2.453125s CPU (26.9%)

RUN-1004 : used memory is 1005 MB, reserved memory is 990 MB, peak memory is 1117 MB
GUI-1001 : Download success!
RUN-002 WARNING: File "seg4", name: "reg0_b0", d: "n70[0]", q: "num_in[0]" // seg_4.v does not exist!
RUN-002 WARNING: File "seg4", name: "reg0_b0", d: "n70[0]", q: "num_in[0]" // seg_4.v does not exist!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-5007 WARNING: 'vga_rddat' should be on the sensitivity list in top.v(147)
HDL-5007 WARNING: 'vga_rddat' should be on the sensitivity list in top.v(148)
HDL-5007 WARNING: 'vga_rddat' should be on the sensitivity list in top.v(149)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(154)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(155)
HDL-5007 WARNING: 'binary' should be on the sensitivity list in top.v(156)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5069/189 useful/useless nets, 4527/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4614 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5471/221 useful/useless nets, 4940/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5470/0 useful/useless nets, 4939/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.659598s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (99.8%)

RUN-1004 : used memory is 536 MB, reserved memory is 533 MB, peak memory is 1117 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            101
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |344    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6138/1 useful/useless nets, 5351/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5921/0 useful/useless nets, 5134/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8237/0 useful/useless nets, 7528/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6249/0 useful/useless nets, 5557/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 97 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9253/23 useful/useless nets, 8561/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31357, tnet num: 9229, tinst num: 8517, tnode num: 35833, tedge num: 47432.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9229 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3324/1 useful/useless nets, 2636/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3321/0 useful/useless nets, 2633/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 39 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 57 SEQ (1247 nodes)...
SYN-4005 : Packed 57 SEQ with LUT/SLICE
SYN-4006 : 950 single LUT's are left
SYN-4006 : 70 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1244/1799 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2087   out of  19600   10.65%
#reg                  311   out of  19600    1.59%
#le                  2146
  #lut only          1835   out of   2146   85.51%
  #reg only            59   out of   2146    2.75%
  #lut&reg            252   out of   2146   11.74%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2146  |2087  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.447001s wall, 4.359375s user + 0.109375s system = 4.468750s CPU (100.5%)

RUN-1004 : used memory is 561 MB, reserved memory is 559 MB, peak memory is 1117 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.239477s wall, 1.203125s user + 0.046875s system = 1.250000s CPU (100.8%)

RUN-1004 : used memory is 561 MB, reserved memory is 560 MB, peak memory is 1117 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 15 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1210 instances
RUN-1001 : 539 mslices, 538 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2550 nets
RUN-1001 : 1756 nets have 2 pins
RUN-1001 : 530 nets have [3 - 5] pins
RUN-1001 : 92 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 89 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1208 instances, 1077 slices, 94 macros(425 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11732, tnet num: 2548, tinst num: 1208, tnode num: 12851, tedge num: 20211.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2548 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.310211s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 774856
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.934061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(705): len = 610843, overlap = 139.5
PHY-3002 : Step(706): len = 526488, overlap = 139.5
PHY-3002 : Step(707): len = 478051, overlap = 137.25
PHY-3002 : Step(708): len = 439027, overlap = 137.25
PHY-3002 : Step(709): len = 403115, overlap = 139.5
PHY-3002 : Step(710): len = 368434, overlap = 140.75
PHY-3002 : Step(711): len = 339845, overlap = 139
PHY-3002 : Step(712): len = 310239, overlap = 144.25
PHY-3002 : Step(713): len = 285695, overlap = 144.75
PHY-3002 : Step(714): len = 260908, overlap = 148.25
PHY-3002 : Step(715): len = 232704, overlap = 147.25
PHY-3002 : Step(716): len = 211182, overlap = 151.25
PHY-3002 : Step(717): len = 187945, overlap = 151.5
PHY-3002 : Step(718): len = 165578, overlap = 155
PHY-3002 : Step(719): len = 148057, overlap = 151.75
PHY-3002 : Step(720): len = 131856, overlap = 154.75
PHY-3002 : Step(721): len = 113055, overlap = 160.75
PHY-3002 : Step(722): len = 98864, overlap = 166.75
PHY-3002 : Step(723): len = 88471, overlap = 165
PHY-3002 : Step(724): len = 73963.5, overlap = 176
PHY-3002 : Step(725): len = 67639.8, overlap = 177
PHY-3002 : Step(726): len = 61721.7, overlap = 179.5
PHY-3002 : Step(727): len = 56282.3, overlap = 189.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36756e-06
PHY-3002 : Step(728): len = 72187, overlap = 186
PHY-3002 : Step(729): len = 81071.8, overlap = 179.5
PHY-3002 : Step(730): len = 74628.3, overlap = 180.5
PHY-3002 : Step(731): len = 72875.1, overlap = 179.75
PHY-3002 : Step(732): len = 69213.6, overlap = 175.5
PHY-3002 : Step(733): len = 66587.2, overlap = 167.75
PHY-3002 : Step(734): len = 63929.3, overlap = 168.5
PHY-3002 : Step(735): len = 63078.5, overlap = 168
PHY-3002 : Step(736): len = 62324.2, overlap = 169.5
PHY-3002 : Step(737): len = 60893.8, overlap = 172.25
PHY-3002 : Step(738): len = 59104.3, overlap = 180.5
PHY-3002 : Step(739): len = 57782.9, overlap = 181.5
PHY-3002 : Step(740): len = 56650.5, overlap = 182.25
PHY-3002 : Step(741): len = 56367.1, overlap = 173.5
PHY-3002 : Step(742): len = 56039.8, overlap = 170.25
PHY-3002 : Step(743): len = 56250.1, overlap = 165.75
PHY-3002 : Step(744): len = 55738, overlap = 170
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73512e-06
PHY-3002 : Step(745): len = 59755.1, overlap = 165.5
PHY-3002 : Step(746): len = 61592.5, overlap = 166.75
PHY-3002 : Step(747): len = 61514.4, overlap = 167.5
PHY-3002 : Step(748): len = 60598.8, overlap = 167.75
PHY-3002 : Step(749): len = 60145.3, overlap = 167.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.47024e-06
PHY-3002 : Step(750): len = 64403.2, overlap = 167
PHY-3002 : Step(751): len = 68399.2, overlap = 170
PHY-3002 : Step(752): len = 70636.9, overlap = 173
PHY-3002 : Step(753): len = 68427.2, overlap = 170
PHY-3002 : Step(754): len = 67155.8, overlap = 161
PHY-3002 : Step(755): len = 67703.8, overlap = 162
PHY-3002 : Step(756): len = 68091.3, overlap = 172.5
PHY-3002 : Step(757): len = 68567, overlap = 173.5
PHY-3002 : Step(758): len = 68441.8, overlap = 174.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.09405e-05
PHY-3002 : Step(759): len = 72572.5, overlap = 176
PHY-3002 : Step(760): len = 75288.3, overlap = 175.75
PHY-3002 : Step(761): len = 74965.5, overlap = 175.75
PHY-3002 : Step(762): len = 74537.4, overlap = 175.75
PHY-3002 : Step(763): len = 74425.5, overlap = 172
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.00342e-05
PHY-3002 : Step(764): len = 77081.9, overlap = 169.25
PHY-3002 : Step(765): len = 79454.1, overlap = 173
PHY-3002 : Step(766): len = 81478.2, overlap = 165.5
PHY-3002 : Step(767): len = 80720.2, overlap = 165.5
PHY-3002 : Step(768): len = 80892.5, overlap = 174
PHY-3002 : Step(769): len = 81173.3, overlap = 168
PHY-3002 : Step(770): len = 81196.1, overlap = 158.5
PHY-3002 : Step(771): len = 80979.5, overlap = 154.75
PHY-3002 : Step(772): len = 80590.2, overlap = 142.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.00685e-05
PHY-3002 : Step(773): len = 82195.4, overlap = 138
PHY-3002 : Step(774): len = 83903.8, overlap = 132.75
PHY-3002 : Step(775): len = 85401.6, overlap = 132.25
PHY-3002 : Step(776): len = 85194.1, overlap = 137.5
PHY-3002 : Step(777): len = 85057.2, overlap = 132.75
PHY-3002 : Step(778): len = 85364.1, overlap = 132
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.4958e-05
PHY-3002 : Step(779): len = 86223.3, overlap = 132.25
PHY-3002 : Step(780): len = 87277.7, overlap = 129.25
PHY-3002 : Step(781): len = 89055.6, overlap = 128
PHY-3002 : Step(782): len = 90904.7, overlap = 125.75
PHY-3002 : Step(783): len = 90607.6, overlap = 127.75
PHY-3002 : Step(784): len = 90204.6, overlap = 122.75
PHY-3002 : Step(785): len = 90058.5, overlap = 122.75
PHY-3002 : Step(786): len = 91133.2, overlap = 120.75
PHY-3002 : Step(787): len = 92599.5, overlap = 123.5
PHY-3002 : Step(788): len = 92518.6, overlap = 124
PHY-3002 : Step(789): len = 92697.9, overlap = 129
PHY-3002 : Step(790): len = 92337.8, overlap = 126.75
PHY-3002 : Step(791): len = 92012.4, overlap = 124.75
PHY-3002 : Step(792): len = 92370.9, overlap = 124.25
PHY-3002 : Step(793): len = 92915.7, overlap = 120.5
PHY-3002 : Step(794): len = 93579.2, overlap = 116.25
PHY-3002 : Step(795): len = 93669.8, overlap = 119
PHY-3002 : Step(796): len = 92946.4, overlap = 114.75
PHY-3002 : Step(797): len = 92703.9, overlap = 117.5
PHY-3002 : Step(798): len = 92630.9, overlap = 117.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00014286
PHY-3002 : Step(799): len = 93179.4, overlap = 117.5
PHY-3002 : Step(800): len = 94052.7, overlap = 119.75
PHY-3002 : Step(801): len = 95159.6, overlap = 119.75
PHY-3002 : Step(802): len = 96033, overlap = 121.75
PHY-3002 : Step(803): len = 96085.1, overlap = 128.5
PHY-3002 : Step(804): len = 96093.4, overlap = 123.5
PHY-3002 : Step(805): len = 96072.4, overlap = 114.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000226418
PHY-3002 : Step(806): len = 96554.2, overlap = 114.25
PHY-3002 : Step(807): len = 97507.3, overlap = 119
PHY-3002 : Step(808): len = 98264, overlap = 119
PHY-3002 : Step(809): len = 98104.3, overlap = 114.25
PHY-3002 : Step(810): len = 98128.2, overlap = 114.25
PHY-3002 : Step(811): len = 98682.3, overlap = 118.5
PHY-3002 : Step(812): len = 99209.2, overlap = 118.5
PHY-3002 : Step(813): len = 99760.5, overlap = 113.75
PHY-3002 : Step(814): len = 100632, overlap = 115.25
PHY-3002 : Step(815): len = 100993, overlap = 112.75
PHY-3002 : Step(816): len = 101145, overlap = 110.5
PHY-3002 : Step(817): len = 101546, overlap = 109.75
PHY-3002 : Step(818): len = 101814, overlap = 107.25
PHY-3002 : Step(819): len = 102138, overlap = 107
PHY-3002 : Step(820): len = 102122, overlap = 111
PHY-3002 : Step(821): len = 102116, overlap = 113
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000452836
PHY-3002 : Step(822): len = 102271, overlap = 112.75
PHY-3002 : Step(823): len = 102625, overlap = 112.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00054265
PHY-3002 : Step(824): len = 102649, overlap = 112.25
PHY-3002 : Step(825): len = 102872, overlap = 112
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013178s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (118.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.934061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47188e-06
PHY-3002 : Step(826): len = 123927, overlap = 51
PHY-3002 : Step(827): len = 120789, overlap = 52.25
PHY-3002 : Step(828): len = 117876, overlap = 58
PHY-3002 : Step(829): len = 115907, overlap = 59.75
PHY-3002 : Step(830): len = 113499, overlap = 60.25
PHY-3002 : Step(831): len = 110393, overlap = 58
PHY-3002 : Step(832): len = 107343, overlap = 61.25
PHY-3002 : Step(833): len = 105021, overlap = 62
PHY-3002 : Step(834): len = 103899, overlap = 62.5
PHY-3002 : Step(835): len = 103843, overlap = 62.5
PHY-3002 : Step(836): len = 103243, overlap = 62.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.94375e-06
PHY-3002 : Step(837): len = 103146, overlap = 62.25
PHY-3002 : Step(838): len = 103228, overlap = 61.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.38875e-05
PHY-3002 : Step(839): len = 103746, overlap = 60.75
PHY-3002 : Step(840): len = 104268, overlap = 59.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.76843e-05
PHY-3002 : Step(841): len = 104566, overlap = 59.25
PHY-3002 : Step(842): len = 107751, overlap = 58.25
PHY-3002 : Step(843): len = 108677, overlap = 55.75
PHY-3002 : Step(844): len = 108646, overlap = 55
PHY-3002 : Step(845): len = 108875, overlap = 55
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.53686e-05
PHY-3002 : Step(846): len = 109340, overlap = 54
PHY-3002 : Step(847): len = 110360, overlap = 52
PHY-3002 : Step(848): len = 112842, overlap = 43
PHY-3002 : Step(849): len = 113455, overlap = 39.25
PHY-3002 : Step(850): len = 113940, overlap = 38.75
PHY-3002 : Step(851): len = 114711, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000110737
PHY-3002 : Step(852): len = 115490, overlap = 37.25
PHY-3002 : Step(853): len = 116080, overlap = 36
PHY-3002 : Step(854): len = 117026, overlap = 33.25
PHY-3002 : Step(855): len = 118085, overlap = 30.5
PHY-3002 : Step(856): len = 118405, overlap = 27.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.934061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.07424e-05
PHY-3002 : Step(857): len = 118086, overlap = 55
PHY-3002 : Step(858): len = 118650, overlap = 50.75
PHY-3002 : Step(859): len = 117905, overlap = 47.25
PHY-3002 : Step(860): len = 117596, overlap = 45.5
PHY-3002 : Step(861): len = 117701, overlap = 44.75
PHY-3002 : Step(862): len = 117725, overlap = 43
PHY-3002 : Step(863): len = 117832, overlap = 42.25
PHY-3002 : Step(864): len = 117687, overlap = 43.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.14849e-05
PHY-3002 : Step(865): len = 118948, overlap = 42
PHY-3002 : Step(866): len = 119566, overlap = 40
PHY-3002 : Step(867): len = 120195, overlap = 39.25
PHY-3002 : Step(868): len = 120805, overlap = 36.75
PHY-3002 : Step(869): len = 121184, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00012297
PHY-3002 : Step(870): len = 122290, overlap = 35.75
PHY-3002 : Step(871): len = 123040, overlap = 35
PHY-3002 : Step(872): len = 124111, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.214047s wall, 0.296875s user + 0.234375s system = 0.531250s CPU (248.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 13%, beta_incr = 0.934061
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000367584
PHY-3002 : Step(873): len = 135960, overlap = 8.75
PHY-3002 : Step(874): len = 133918, overlap = 15.5
PHY-3002 : Step(875): len = 132256, overlap = 22.5
PHY-3002 : Step(876): len = 131361, overlap = 26
PHY-3002 : Step(877): len = 130718, overlap = 25.5
PHY-3002 : Step(878): len = 130558, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000735168
PHY-3002 : Step(879): len = 131252, overlap = 25.25
PHY-3002 : Step(880): len = 131523, overlap = 25
PHY-3002 : Step(881): len = 131568, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00147034
PHY-3002 : Step(882): len = 131974, overlap = 24.25
PHY-3002 : Step(883): len = 132205, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011658s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.0%)

PHY-3001 : Legalized: Len = 136781, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 12, deltaY = 10.
PHY-3001 : Final: Len = 137145, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 457832, over cnt = 123(0%), over = 154, worst = 3
PHY-1002 : len = 458208, over cnt = 91(0%), over = 113, worst = 2
PHY-1002 : len = 458504, over cnt = 68(0%), over = 85, worst = 2
PHY-1002 : len = 457976, over cnt = 45(0%), over = 58, worst = 2
PHY-1002 : len = 427736, over cnt = 15(0%), over = 22, worst = 2
PHY-1002 : len = 427736, over cnt = 15(0%), over = 22, worst = 2
PHY-1002 : len = 427736, over cnt = 15(0%), over = 22, worst = 2
PHY-1001 : End global iterations;  0.838913s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (104.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1136 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1224 instances, 1093 slices, 94 macros(425 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11818, tnet num: 2564, tinst num: 1224, tnode num: 12983, tedge num: 20339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.353849s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 139169
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(884): len = 139095, overlap = 0
PHY-3002 : Step(885): len = 139095, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005341s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (292.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.90254e-05
PHY-3002 : Step(886): len = 138895, overlap = 0.5
PHY-3002 : Step(887): len = 138895, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.78022e-05
PHY-3002 : Step(888): len = 138898, overlap = 1
PHY-3002 : Step(889): len = 138898, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040556s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (77.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.85575e-05
PHY-3002 : Step(890): len = 138891, overlap = 0.25
PHY-3002 : Step(891): len = 138891, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007824s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 138875, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 1.
PHY-3001 : Final: Len = 138879, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.671548s wall, 24.000000s user + 6.515625s system = 30.515625s CPU (286.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 567 MB, peak memory is 1117 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1010 to 826
PHY-1001 : Pin misalignment score is improved from 826 to 815
PHY-1001 : Pin misalignment score is improved from 815 to 816
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1226 instances
RUN-1001 : 545 mslices, 548 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2566 nets
RUN-1001 : 1751 nets have 2 pins
RUN-1001 : 530 nets have [3 - 5] pins
RUN-1001 : 98 nets have [6 - 10] pins
RUN-1001 : 89 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 452472, over cnt = 132(0%), over = 166, worst = 2
PHY-1002 : len = 452848, over cnt = 101(0%), over = 128, worst = 2
PHY-1002 : len = 453096, over cnt = 72(0%), over = 93, worst = 2
PHY-1002 : len = 452464, over cnt = 51(0%), over = 68, worst = 2
PHY-1002 : len = 422256, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 422256, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 422256, over cnt = 16(0%), over = 23, worst = 2
PHY-1002 : len = 422256, over cnt = 16(0%), over = 23, worst = 2
PHY-1001 : End global iterations;  1.731432s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 396 to 27
PHY-1001 : End pin swap;  0.054933s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.8%)

PHY-1001 : End global routing;  4.354507s wall, 4.359375s user + 0.015625s system = 4.375000s CPU (100.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 42288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.795772s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 11% nets.
PHY-1002 : len = 77424, over cnt = 104(0%), over = 109, worst = 2
PHY-1001 : End Routed; 0.439268s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 75960, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : End DR Iter 1; 0.074590s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75776, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 2; 0.041865s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 75736, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 3; 0.028743s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 75720, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 4; 0.027167s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (172.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 75744, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 5; 0.024397s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (192.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 75728, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 6; 0.020245s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (463.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 75768, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 7; 0.019618s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (238.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 75760, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.017266s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 75752, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.020532s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 75792, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.016202s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (192.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 678240, over cnt = 77(0%), over = 77, worst = 1
PHY-1001 : End Routed; 12.109087s wall, 14.421875s user + 0.406250s system = 14.828125s CPU (122.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 674472, over cnt = 22(0%), over = 22, worst = 1
PHY-1001 : End DR Iter 1; 0.644358s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 673648, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.211390s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 673504, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 673504
PHY-1001 : End DR Iter 3; 0.034365s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.837052s wall, 19.859375s user + 0.843750s system = 20.703125s CPU (116.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.669987s wall, 24.703125s user + 0.890625s system = 25.593750s CPU (112.9%)

RUN-1004 : used memory is 658 MB, reserved memory is 649 MB, peak memory is 1117 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2099   out of  19600   10.71%
#reg                  321   out of  19600    1.64%
#le                  2168
  #lut only          1847   out of   2168   85.19%
  #reg only            69   out of   2168    3.18%
  #lut&reg            252   out of   2168   11.62%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.219024s wall, 1.171875s user + 0.078125s system = 1.250000s CPU (102.5%)

RUN-1004 : used memory is 659 MB, reserved memory is 649 MB, peak memory is 1117 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11818, tnet num: 2564, tinst num: 1224, tnode num: 12983, tedge num: 20339.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2564 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.406687s wall, 1.312500s user + 0.093750s system = 1.406250s CPU (100.0%)

RUN-1004 : used memory is 963 MB, reserved memory is 954 MB, peak memory is 1117 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1226
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2566, pip num: 33964
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2009 valid insts, and 91467 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.706922s wall, 35.687500s user + 0.093750s system = 35.781250s CPU (627.0%)

RUN-1004 : used memory is 983 MB, reserved memory is 974 MB, peak memory is 1117 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.865082s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (102.2%)

RUN-1004 : used memory is 1112 MB, reserved memory is 1104 MB, peak memory is 1117 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.705090s wall, 0.421875s user + 0.125000s system = 0.546875s CPU (8.2%)

RUN-1004 : used memory is 1144 MB, reserved memory is 1137 MB, peak memory is 1144 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.148725s wall, 2.437500s user + 0.218750s system = 2.656250s CPU (29.0%)

RUN-1004 : used memory is 1070 MB, reserved memory is 1062 MB, peak memory is 1144 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/191 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4618 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.805217s wall, 1.734375s user + 0.062500s system = 1.796875s CPU (99.5%)

RUN-1004 : used memory is 576 MB, reserved memory is 570 MB, peak memory is 1144 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8257/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6269/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9295/23 useful/useless nets, 8585/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31437, tnet num: 9269, tinst num: 8539, tnode num: 35913, tedge num: 47548.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9269 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3364/1 useful/useless nets, 2658/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3361/0 useful/useless nets, 2655/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 52 SEQ (1307 nodes)...
SYN-4005 : Packed 52 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 75 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1249/1810 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2165
  #lut only          1854   out of   2165   85.64%
  #reg only            63   out of   2165    2.91%
  #lut&reg            248   out of   2165   11.45%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2165  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.678688s wall, 4.609375s user + 0.046875s system = 4.656250s CPU (99.5%)

RUN-1004 : used memory is 592 MB, reserved memory is 588 MB, peak memory is 1144 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.242167s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (100.6%)

RUN-1004 : used memory is 592 MB, reserved memory is 588 MB, peak memory is 1144 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1220 instances
RUN-1001 : 544 mslices, 543 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2574 nets
RUN-1001 : 1772 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1218 instances, 1087 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11792, tnet num: 2572, tinst num: 1218, tnode num: 12911, tedge num: 20341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.318617s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (112.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 778389
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(892): len = 604841, overlap = 139.5
PHY-3002 : Step(893): len = 514818, overlap = 137.25
PHY-3002 : Step(894): len = 460112, overlap = 139.5
PHY-3002 : Step(895): len = 418877, overlap = 139.5
PHY-3002 : Step(896): len = 382015, overlap = 139.5
PHY-3002 : Step(897): len = 348124, overlap = 141.25
PHY-3002 : Step(898): len = 316573, overlap = 139.25
PHY-3002 : Step(899): len = 288137, overlap = 140
PHY-3002 : Step(900): len = 263816, overlap = 140.25
PHY-3002 : Step(901): len = 237504, overlap = 144.5
PHY-3002 : Step(902): len = 212399, overlap = 146
PHY-3002 : Step(903): len = 190504, overlap = 147.5
PHY-3002 : Step(904): len = 170072, overlap = 153.75
PHY-3002 : Step(905): len = 150341, overlap = 155.25
PHY-3002 : Step(906): len = 135779, overlap = 154.5
PHY-3002 : Step(907): len = 120184, overlap = 157.25
PHY-3002 : Step(908): len = 103398, overlap = 166.75
PHY-3002 : Step(909): len = 91201.5, overlap = 173.5
PHY-3002 : Step(910): len = 81147, overlap = 175.25
PHY-3002 : Step(911): len = 70157.2, overlap = 181.75
PHY-3002 : Step(912): len = 63094.5, overlap = 191.5
PHY-3002 : Step(913): len = 58840.1, overlap = 201.75
PHY-3002 : Step(914): len = 52145.6, overlap = 211
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.29372e-06
PHY-3002 : Step(915): len = 64630.9, overlap = 204.75
PHY-3002 : Step(916): len = 74152.4, overlap = 202.75
PHY-3002 : Step(917): len = 70038.7, overlap = 203.5
PHY-3002 : Step(918): len = 69606.9, overlap = 194.5
PHY-3002 : Step(919): len = 67548.4, overlap = 193.5
PHY-3002 : Step(920): len = 64165.8, overlap = 187.5
PHY-3002 : Step(921): len = 59658.9, overlap = 183
PHY-3002 : Step(922): len = 56816.2, overlap = 183.5
PHY-3002 : Step(923): len = 56464.4, overlap = 184.75
PHY-3002 : Step(924): len = 56850.5, overlap = 174.75
PHY-3002 : Step(925): len = 57952.2, overlap = 184.75
PHY-3002 : Step(926): len = 57652, overlap = 186.75
PHY-3002 : Step(927): len = 56499.1, overlap = 194.75
PHY-3002 : Step(928): len = 55540.8, overlap = 195.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.58745e-06
PHY-3002 : Step(929): len = 59343.4, overlap = 200.25
PHY-3002 : Step(930): len = 62202.4, overlap = 194.5
PHY-3002 : Step(931): len = 63577.4, overlap = 192.75
PHY-3002 : Step(932): len = 61818.1, overlap = 192.25
PHY-3002 : Step(933): len = 60223.5, overlap = 182
PHY-3002 : Step(934): len = 61089, overlap = 171.25
PHY-3002 : Step(935): len = 62288, overlap = 169.25
PHY-3002 : Step(936): len = 61814.5, overlap = 178.5
PHY-3002 : Step(937): len = 61464.9, overlap = 175.75
PHY-3002 : Step(938): len = 60945.9, overlap = 175.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.1749e-06
PHY-3002 : Step(939): len = 65073.3, overlap = 177
PHY-3002 : Step(940): len = 67731.4, overlap = 176.5
PHY-3002 : Step(941): len = 69016, overlap = 177.75
PHY-3002 : Step(942): len = 68602.3, overlap = 169.5
PHY-3002 : Step(943): len = 68996.7, overlap = 162.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.03498e-05
PHY-3002 : Step(944): len = 72967.2, overlap = 168
PHY-3002 : Step(945): len = 76921.1, overlap = 177
PHY-3002 : Step(946): len = 79872.6, overlap = 171.5
PHY-3002 : Step(947): len = 77660, overlap = 166.5
PHY-3002 : Step(948): len = 75894.3, overlap = 164.25
PHY-3002 : Step(949): len = 76692.8, overlap = 169.25
PHY-3002 : Step(950): len = 77113.4, overlap = 166
PHY-3002 : Step(951): len = 77159.4, overlap = 157.5
PHY-3002 : Step(952): len = 78184.3, overlap = 160.5
PHY-3002 : Step(953): len = 79654.4, overlap = 154.75
PHY-3002 : Step(954): len = 80628.9, overlap = 156.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.06996e-05
PHY-3002 : Step(955): len = 81352.6, overlap = 158.5
PHY-3002 : Step(956): len = 82619.9, overlap = 157.25
PHY-3002 : Step(957): len = 83373.3, overlap = 157
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.40538e-05
PHY-3002 : Step(958): len = 83804.7, overlap = 157
PHY-3002 : Step(959): len = 86323.9, overlap = 148.75
PHY-3002 : Step(960): len = 88795.1, overlap = 144.25
PHY-3002 : Step(961): len = 88381, overlap = 142
PHY-3002 : Step(962): len = 88821.3, overlap = 136
PHY-3002 : Step(963): len = 90240.3, overlap = 134.75
PHY-3002 : Step(964): len = 91756.5, overlap = 134
PHY-3002 : Step(965): len = 93067.1, overlap = 137.75
PHY-3002 : Step(966): len = 93147.5, overlap = 141
PHY-3002 : Step(967): len = 92925.7, overlap = 139
PHY-3002 : Step(968): len = 92546.8, overlap = 144.75
PHY-3002 : Step(969): len = 92527.8, overlap = 142.5
PHY-3002 : Step(970): len = 92365.1, overlap = 143.5
PHY-3002 : Step(971): len = 91981, overlap = 144.25
PHY-3002 : Step(972): len = 90086.8, overlap = 141
PHY-3002 : Step(973): len = 88734.2, overlap = 138.75
PHY-3002 : Step(974): len = 88868.8, overlap = 139.75
PHY-3002 : Step(975): len = 89056.5, overlap = 134.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.81076e-05
PHY-3002 : Step(976): len = 89804.9, overlap = 134.25
PHY-3002 : Step(977): len = 91139.5, overlap = 128
PHY-3002 : Step(978): len = 91943.6, overlap = 128.25
PHY-3002 : Step(979): len = 92757.1, overlap = 128.5
PHY-3002 : Step(980): len = 93122.3, overlap = 128.5
PHY-3002 : Step(981): len = 93361.8, overlap = 126.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00012656
PHY-3002 : Step(982): len = 93684.5, overlap = 128.5
PHY-3002 : Step(983): len = 94793.7, overlap = 128
PHY-3002 : Step(984): len = 95936.1, overlap = 128.25
PHY-3002 : Step(985): len = 96620.2, overlap = 128
PHY-3002 : Step(986): len = 96707.9, overlap = 129.25
PHY-3002 : Step(987): len = 96899.2, overlap = 120
PHY-3002 : Step(988): len = 97005.8, overlap = 120.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023310s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (268.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.67442e-06
PHY-3002 : Step(989): len = 116946, overlap = 55
PHY-3002 : Step(990): len = 115326, overlap = 56.75
PHY-3002 : Step(991): len = 113264, overlap = 58
PHY-3002 : Step(992): len = 112048, overlap = 57.25
PHY-3002 : Step(993): len = 110311, overlap = 57
PHY-3002 : Step(994): len = 108662, overlap = 59.5
PHY-3002 : Step(995): len = 106858, overlap = 59.75
PHY-3002 : Step(996): len = 105111, overlap = 61
PHY-3002 : Step(997): len = 103871, overlap = 61.25
PHY-3002 : Step(998): len = 102886, overlap = 61.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.34885e-06
PHY-3002 : Step(999): len = 102633, overlap = 61.75
PHY-3002 : Step(1000): len = 102633, overlap = 61.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06977e-05
PHY-3002 : Step(1001): len = 102949, overlap = 62.5
PHY-3002 : Step(1002): len = 102949, overlap = 62.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.68936e-06
PHY-3002 : Step(1003): len = 103034, overlap = 85.75
PHY-3002 : Step(1004): len = 103681, overlap = 85.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.53787e-05
PHY-3002 : Step(1005): len = 104571, overlap = 84.75
PHY-3002 : Step(1006): len = 106372, overlap = 81.5
PHY-3002 : Step(1007): len = 107775, overlap = 74.75
PHY-3002 : Step(1008): len = 109469, overlap = 71.5
PHY-3002 : Step(1009): len = 110609, overlap = 70.5
PHY-3002 : Step(1010): len = 111204, overlap = 70.5
PHY-3002 : Step(1011): len = 111837, overlap = 67.5
PHY-3002 : Step(1012): len = 112200, overlap = 66.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.07574e-05
PHY-3002 : Step(1013): len = 112874, overlap = 63
PHY-3002 : Step(1014): len = 113197, overlap = 62.5
PHY-3002 : Step(1015): len = 114250, overlap = 56.5
PHY-3002 : Step(1016): len = 115260, overlap = 54.75
PHY-3002 : Step(1017): len = 116113, overlap = 52.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.15148e-05
PHY-3002 : Step(1018): len = 117780, overlap = 47.75
PHY-3002 : Step(1019): len = 118411, overlap = 46.75
PHY-3002 : Step(1020): len = 118610, overlap = 46.25
PHY-3002 : Step(1021): len = 119207, overlap = 44.75
PHY-3002 : Step(1022): len = 119878, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.163756s wall, 0.281250s user + 0.187500s system = 0.468750s CPU (286.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000307793
PHY-3002 : Step(1023): len = 139033, overlap = 13.25
PHY-3002 : Step(1024): len = 137252, overlap = 19.25
PHY-3002 : Step(1025): len = 134707, overlap = 29.5
PHY-3002 : Step(1026): len = 133228, overlap = 32.5
PHY-3002 : Step(1027): len = 132638, overlap = 30.5
PHY-3002 : Step(1028): len = 132415, overlap = 29
PHY-3002 : Step(1029): len = 132004, overlap = 30.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000614246
PHY-3002 : Step(1030): len = 133072, overlap = 28.5
PHY-3002 : Step(1031): len = 133944, overlap = 28
PHY-3002 : Step(1032): len = 134182, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00122849
PHY-3002 : Step(1033): len = 135003, overlap = 28.25
PHY-3002 : Step(1034): len = 135696, overlap = 26.75
PHY-3002 : Step(1035): len = 136237, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 140508, Over = 0
PHY-3001 : Spreading special nets. 11 overflows in 2952 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 16, deltaY = 10.
PHY-3001 : Final: Len = 140954, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 481552, over cnt = 98(0%), over = 122, worst = 2
PHY-1002 : len = 481944, over cnt = 75(0%), over = 87, worst = 2
PHY-1002 : len = 479104, over cnt = 36(0%), over = 43, worst = 2
PHY-1002 : len = 479272, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 467416, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 467416, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 467416, over cnt = 13(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  0.808021s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (108.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1146 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1234 instances, 1103 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11878, tnet num: 2588, tinst num: 1234, tnode num: 13043, tedge num: 20469.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.350062s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (107.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 143302
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1036): len = 143072, overlap = 0
PHY-3002 : Step(1037): len = 143072, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004840s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60859e-05
PHY-3002 : Step(1038): len = 142865, overlap = 0
PHY-3002 : Step(1039): len = 142865, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101899
PHY-3002 : Step(1040): len = 142813, overlap = 1.25
PHY-3002 : Step(1041): len = 142813, overlap = 1.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000203798
PHY-3002 : Step(1042): len = 142808, overlap = 0.75
PHY-3002 : Step(1043): len = 142808, overlap = 0.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047276s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (198.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00011574
PHY-3002 : Step(1044): len = 142774, overlap = 1.25
PHY-3002 : Step(1045): len = 142774, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 142811, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0.
PHY-3001 : Final: Len = 142841, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  9.489357s wall, 19.937500s user + 5.328125s system = 25.265625s CPU (266.3%)

RUN-1004 : used memory is 600 MB, reserved memory is 596 MB, peak memory is 1144 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 999 to 810
PHY-1001 : Pin misalignment score is improved from 810 to 813
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1236 instances
RUN-1001 : 554 mslices, 549 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2590 nets
RUN-1001 : 1767 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 100 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 478936, over cnt = 107(0%), over = 131, worst = 2
PHY-1002 : len = 479520, over cnt = 73(0%), over = 82, worst = 2
PHY-1002 : len = 476336, over cnt = 34(0%), over = 38, worst = 2
PHY-1002 : len = 476336, over cnt = 28(0%), over = 32, worst = 2
PHY-1002 : len = 464120, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 464120, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 464120, over cnt = 13(0%), over = 15, worst = 2
PHY-1002 : len = 464120, over cnt = 13(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  1.700483s wall, 1.734375s user + 0.031250s system = 1.765625s CPU (103.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 407 to 28
PHY-1001 : End pin swap;  0.057014s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.6%)

PHY-1001 : End global routing;  4.299460s wall, 4.375000s user + 0.031250s system = 4.406250s CPU (102.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.872818s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (102.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 80728, over cnt = 98(0%), over = 106, worst = 3
PHY-1001 : End Routed; 0.552226s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 79448, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End DR Iter 1; 0.066073s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 79056, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 2; 0.029830s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 79040, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 3; 0.019607s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (239.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 79040, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 4; 0.015677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 79048, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 5; 0.015216s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 79048, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 6; 0.013652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 79064, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 7; 0.012713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 79064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.011588s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.8%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 79064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.013534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 79064, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.015925s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (196.2%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 79072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.017136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 716584, over cnt = 90(0%), over = 90, worst = 1
PHY-1001 : End Routed; 12.384533s wall, 13.500000s user + 0.296875s system = 13.796875s CPU (111.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 712312, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 1; 1.006485s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (102.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 709912, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 2; 0.538649s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (98.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 709608, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 709608
PHY-1001 : End DR Iter 3; 0.041587s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  18.964367s wall, 19.890625s user + 0.625000s system = 20.515625s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  23.670473s wall, 24.687500s user + 0.656250s system = 25.343750s CPU (107.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 681 MB, peak memory is 1144 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2187
  #lut only          1866   out of   2187   85.32%
  #reg only            73   out of   2187    3.34%
  #lut&reg            248   out of   2187   11.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.236080s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (101.1%)

RUN-1004 : used memory is 682 MB, reserved memory is 681 MB, peak memory is 1144 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11878, tnet num: 2588, tinst num: 1234, tnode num: 13043, tedge num: 20469.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.435833s wall, 1.312500s user + 0.125000s system = 1.437500s CPU (100.1%)

RUN-1004 : used memory is 987 MB, reserved memory is 985 MB, peak memory is 1144 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1236
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2590, pip num: 34972
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1971 valid insts, and 93736 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.722775s wall, 35.953125s user + 0.109375s system = 36.062500s CPU (630.2%)

RUN-1004 : used memory is 1012 MB, reserved memory is 1011 MB, peak memory is 1144 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.882815s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (102.1%)

RUN-1004 : used memory is 1137 MB, reserved memory is 1132 MB, peak memory is 1144 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.620269s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 1166 MB, reserved memory is 1163 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.053898s wall, 2.234375s user + 0.156250s system = 2.390625s CPU (26.4%)

RUN-1004 : used memory is 1104 MB, reserved memory is 1100 MB, peak memory is 1167 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/191 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4618 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.748000s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (98.3%)

RUN-1004 : used memory is 783 MB, reserved memory is 777 MB, peak memory is 1167 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8258/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6270/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9297/23 useful/useless nets, 8586/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31441, tnet num: 9271, tinst num: 8540, tnode num: 35917, tedge num: 47554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3366/1 useful/useless nets, 2659/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3363/0 useful/useless nets, 2656/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1334 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 76 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1250/1811 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2166
  #lut only          1855   out of   2166   85.64%
  #reg only            64   out of   2166    2.95%
  #lut&reg            247   out of   2166   11.40%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2166  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.510596s wall, 4.468750s user + 0.046875s system = 4.515625s CPU (100.1%)

RUN-1004 : used memory is 789 MB, reserved memory is 781 MB, peak memory is 1167 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.210137s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (99.4%)

RUN-1004 : used memory is 789 MB, reserved memory is 781 MB, peak memory is 1167 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1221 instances
RUN-1001 : 544 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2575 nets
RUN-1001 : 1773 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1219 instances, 1088 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11797, tnet num: 2573, tinst num: 1219, tnode num: 12919, tedge num: 20353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.318355s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (108.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 786865
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1046): len = 615783, overlap = 139.5
PHY-3002 : Step(1047): len = 531343, overlap = 139.5
PHY-3002 : Step(1048): len = 479356, overlap = 135
PHY-3002 : Step(1049): len = 435130, overlap = 135
PHY-3002 : Step(1050): len = 396276, overlap = 135
PHY-3002 : Step(1051): len = 362935, overlap = 136.5
PHY-3002 : Step(1052): len = 331444, overlap = 135
PHY-3002 : Step(1053): len = 303132, overlap = 136.5
PHY-3002 : Step(1054): len = 276877, overlap = 138.25
PHY-3002 : Step(1055): len = 248365, overlap = 140.25
PHY-3002 : Step(1056): len = 225378, overlap = 142.75
PHY-3002 : Step(1057): len = 203558, overlap = 145.5
PHY-3002 : Step(1058): len = 179303, overlap = 143.75
PHY-3002 : Step(1059): len = 159071, overlap = 150.75
PHY-3002 : Step(1060): len = 139858, overlap = 151.5
PHY-3002 : Step(1061): len = 123289, overlap = 152.75
PHY-3002 : Step(1062): len = 109517, overlap = 153.25
PHY-3002 : Step(1063): len = 93968.4, overlap = 160.75
PHY-3002 : Step(1064): len = 80261.9, overlap = 171.5
PHY-3002 : Step(1065): len = 73392.6, overlap = 178.5
PHY-3002 : Step(1066): len = 63658.1, overlap = 187.25
PHY-3002 : Step(1067): len = 57401.3, overlap = 199
PHY-3002 : Step(1068): len = 52091.1, overlap = 209.5
PHY-3002 : Step(1069): len = 47164.1, overlap = 216.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47764e-06
PHY-3002 : Step(1070): len = 63561.9, overlap = 216.75
PHY-3002 : Step(1071): len = 75856, overlap = 204
PHY-3002 : Step(1072): len = 69175, overlap = 202.75
PHY-3002 : Step(1073): len = 67876.9, overlap = 202.5
PHY-3002 : Step(1074): len = 68881.9, overlap = 196.75
PHY-3002 : Step(1075): len = 65061.7, overlap = 183.25
PHY-3002 : Step(1076): len = 61879.9, overlap = 172.5
PHY-3002 : Step(1077): len = 58950.4, overlap = 174.5
PHY-3002 : Step(1078): len = 57835.9, overlap = 180.5
PHY-3002 : Step(1079): len = 57359.9, overlap = 181.25
PHY-3002 : Step(1080): len = 57337, overlap = 181.5
PHY-3002 : Step(1081): len = 56580.9, overlap = 177.75
PHY-3002 : Step(1082): len = 55862.2, overlap = 178.5
PHY-3002 : Step(1083): len = 55438.7, overlap = 174
PHY-3002 : Step(1084): len = 55667.9, overlap = 173.75
PHY-3002 : Step(1085): len = 55979.7, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95528e-06
PHY-3002 : Step(1086): len = 60776.3, overlap = 169
PHY-3002 : Step(1087): len = 63179.3, overlap = 175.5
PHY-3002 : Step(1088): len = 62644.5, overlap = 173.5
PHY-3002 : Step(1089): len = 61715.2, overlap = 162
PHY-3002 : Step(1090): len = 61400.5, overlap = 154.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.82496e-06
PHY-3002 : Step(1091): len = 65642.4, overlap = 156.75
PHY-3002 : Step(1092): len = 70268, overlap = 159.25
PHY-3002 : Step(1093): len = 72863.4, overlap = 160.25
PHY-3002 : Step(1094): len = 71128, overlap = 164.75
PHY-3002 : Step(1095): len = 70743.1, overlap = 152.25
PHY-3002 : Step(1096): len = 71069.9, overlap = 153
PHY-3002 : Step(1097): len = 71072.1, overlap = 160.5
PHY-3002 : Step(1098): len = 71213.7, overlap = 165.5
PHY-3002 : Step(1099): len = 70876.6, overlap = 165.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.16499e-05
PHY-3002 : Step(1100): len = 75821.1, overlap = 165.75
PHY-3002 : Step(1101): len = 78188.7, overlap = 160.75
PHY-3002 : Step(1102): len = 77719.6, overlap = 151.5
PHY-3002 : Step(1103): len = 77166.8, overlap = 151.25
PHY-3002 : Step(1104): len = 77575.2, overlap = 150.25
PHY-3002 : Step(1105): len = 79039.4, overlap = 153.5
PHY-3002 : Step(1106): len = 79129, overlap = 157
PHY-3002 : Step(1107): len = 77730.6, overlap = 165.75
PHY-3002 : Step(1108): len = 77520, overlap = 175.5
PHY-3002 : Step(1109): len = 78422.6, overlap = 179.75
PHY-3002 : Step(1110): len = 78254.4, overlap = 176
PHY-3002 : Step(1111): len = 77248.3, overlap = 174.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.32998e-05
PHY-3002 : Step(1112): len = 79390.7, overlap = 176.5
PHY-3002 : Step(1113): len = 81468.3, overlap = 163.25
PHY-3002 : Step(1114): len = 81933.7, overlap = 149.5
PHY-3002 : Step(1115): len = 81153.8, overlap = 151
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.26066e-05
PHY-3002 : Step(1116): len = 82719.8, overlap = 151
PHY-3002 : Step(1117): len = 84096.7, overlap = 146.5
PHY-3002 : Step(1118): len = 85174.8, overlap = 153
PHY-3002 : Step(1119): len = 85631.9, overlap = 147.75
PHY-3002 : Step(1120): len = 86312.3, overlap = 151.25
PHY-3002 : Step(1121): len = 86764.3, overlap = 151.25
PHY-3002 : Step(1122): len = 87312.9, overlap = 143.5
PHY-3002 : Step(1123): len = 87601, overlap = 143.5
PHY-3002 : Step(1124): len = 87745.5, overlap = 147.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.44855e-05
PHY-3002 : Step(1125): len = 89210.1, overlap = 143
PHY-3002 : Step(1126): len = 90260.2, overlap = 141.5
PHY-3002 : Step(1127): len = 90312.2, overlap = 137
PHY-3002 : Step(1128): len = 90587.6, overlap = 136.75
PHY-3002 : Step(1129): len = 91557.5, overlap = 131
PHY-3002 : Step(1130): len = 92752.6, overlap = 133
PHY-3002 : Step(1131): len = 93214.2, overlap = 131.75
PHY-3002 : Step(1132): len = 94174.7, overlap = 123.5
PHY-3002 : Step(1133): len = 94164.1, overlap = 123
PHY-3002 : Step(1134): len = 94130.1, overlap = 119.75
PHY-3002 : Step(1135): len = 93932.2, overlap = 113
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000151649
PHY-3002 : Step(1136): len = 94478.2, overlap = 117.5
PHY-3002 : Step(1137): len = 95315.8, overlap = 117.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000228829
PHY-3002 : Step(1138): len = 95413.6, overlap = 113
PHY-3002 : Step(1139): len = 96238.1, overlap = 115
PHY-3002 : Step(1140): len = 97900.9, overlap = 112.5
PHY-3002 : Step(1141): len = 98159.6, overlap = 112
PHY-3002 : Step(1142): len = 98219.5, overlap = 111.5
PHY-3002 : Step(1143): len = 98557.8, overlap = 111.25
PHY-3002 : Step(1144): len = 98666.8, overlap = 111
PHY-3002 : Step(1145): len = 99024.1, overlap = 110.25
PHY-3002 : Step(1146): len = 99170.2, overlap = 110.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000404746
PHY-3002 : Step(1147): len = 99254.3, overlap = 110.25
PHY-3002 : Step(1148): len = 99462, overlap = 110.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000451342
PHY-3002 : Step(1149): len = 99519.5, overlap = 110.25
PHY-3002 : Step(1150): len = 99795.2, overlap = 110
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020405s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (536.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47507e-06
PHY-3002 : Step(1151): len = 118167, overlap = 57.25
PHY-3002 : Step(1152): len = 116075, overlap = 58.5
PHY-3002 : Step(1153): len = 113930, overlap = 59.75
PHY-3002 : Step(1154): len = 112559, overlap = 59
PHY-3002 : Step(1155): len = 111104, overlap = 58.5
PHY-3002 : Step(1156): len = 109860, overlap = 61
PHY-3002 : Step(1157): len = 108962, overlap = 59.75
PHY-3002 : Step(1158): len = 107681, overlap = 61.25
PHY-3002 : Step(1159): len = 106783, overlap = 60.75
PHY-3002 : Step(1160): len = 106313, overlap = 60
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95014e-06
PHY-3002 : Step(1161): len = 105992, overlap = 59.5
PHY-3002 : Step(1162): len = 105992, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39003e-05
PHY-3002 : Step(1163): len = 106251, overlap = 58.25
PHY-3002 : Step(1164): len = 106655, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53939e-05
PHY-3002 : Step(1165): len = 106972, overlap = 58.75
PHY-3002 : Step(1166): len = 107728, overlap = 59
PHY-3002 : Step(1167): len = 109296, overlap = 59.25
PHY-3002 : Step(1168): len = 110615, overlap = 59.5
PHY-3002 : Step(1169): len = 111130, overlap = 60.75
PHY-3002 : Step(1170): len = 111545, overlap = 59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07877e-05
PHY-3002 : Step(1171): len = 111876, overlap = 58
PHY-3002 : Step(1172): len = 112317, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000101575
PHY-3002 : Step(1173): len = 113246, overlap = 56.25
PHY-3002 : Step(1174): len = 115913, overlap = 52.25
PHY-3002 : Step(1175): len = 119572, overlap = 44.5
PHY-3002 : Step(1176): len = 119547, overlap = 41.5
PHY-3002 : Step(1177): len = 119702, overlap = 40.5
PHY-3002 : Step(1178): len = 119520, overlap = 37.25
PHY-3002 : Step(1179): len = 119593, overlap = 35
PHY-3002 : Step(1180): len = 119865, overlap = 33.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000203151
PHY-3002 : Step(1181): len = 121265, overlap = 31.5
PHY-3002 : Step(1182): len = 122413, overlap = 30
PHY-3002 : Step(1183): len = 122438, overlap = 29.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000406302
PHY-3002 : Step(1184): len = 124100, overlap = 26.75
PHY-3002 : Step(1185): len = 124935, overlap = 24.5
PHY-3002 : Step(1186): len = 124972, overlap = 22.5
PHY-3002 : Step(1187): len = 124754, overlap = 20.5
PHY-3002 : Step(1188): len = 124494, overlap = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87717e-05
PHY-3002 : Step(1189): len = 124373, overlap = 49.5
PHY-3002 : Step(1190): len = 124568, overlap = 48
PHY-3002 : Step(1191): len = 123714, overlap = 47.25
PHY-3002 : Step(1192): len = 123192, overlap = 45
PHY-3002 : Step(1193): len = 123026, overlap = 44.75
PHY-3002 : Step(1194): len = 122641, overlap = 42
PHY-3002 : Step(1195): len = 122524, overlap = 43.25
PHY-3002 : Step(1196): len = 122405, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.75433e-05
PHY-3002 : Step(1197): len = 123585, overlap = 39
PHY-3002 : Step(1198): len = 124448, overlap = 37
PHY-3002 : Step(1199): len = 125021, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155087
PHY-3002 : Step(1200): len = 127238, overlap = 35.5
PHY-3002 : Step(1201): len = 128049, overlap = 34.25
PHY-3002 : Step(1202): len = 128193, overlap = 34.5
PHY-3002 : Step(1203): len = 128256, overlap = 32.25
PHY-3002 : Step(1204): len = 128326, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.227967s wall, 0.234375s user + 0.234375s system = 0.468750s CPU (205.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339289
PHY-3002 : Step(1205): len = 138242, overlap = 10
PHY-3002 : Step(1206): len = 136521, overlap = 17.25
PHY-3002 : Step(1207): len = 134968, overlap = 22.75
PHY-3002 : Step(1208): len = 133962, overlap = 26.5
PHY-3002 : Step(1209): len = 133406, overlap = 30
PHY-3002 : Step(1210): len = 133099, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000678578
PHY-3002 : Step(1211): len = 133545, overlap = 29.5
PHY-3002 : Step(1212): len = 133700, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00135716
PHY-3002 : Step(1213): len = 134051, overlap = 29.5
PHY-3002 : Step(1214): len = 134198, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011261s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (138.8%)

PHY-3001 : Legalized: Len = 138226, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 4.
PHY-3001 : Final: Len = 138422, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 445288, over cnt = 100(0%), over = 117, worst = 3
PHY-1002 : len = 445344, over cnt = 74(0%), over = 84, worst = 2
PHY-1002 : len = 444136, over cnt = 43(0%), over = 48, worst = 2
PHY-1002 : len = 444032, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End global iterations;  0.838560s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (104.3%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1147 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1235 instances, 1104 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.345920s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1215): len = 140178, overlap = 0
PHY-3002 : Step(1216): len = 140178, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59009e-05
PHY-3002 : Step(1217): len = 140017, overlap = 0.25
PHY-3002 : Step(1218): len = 140017, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.34341e-05
PHY-3002 : Step(1219): len = 140055, overlap = 1.75
PHY-3002 : Step(1220): len = 140055, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034009s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (229.7%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111906
PHY-3002 : Step(1221): len = 140080, overlap = 1
PHY-3002 : Step(1222): len = 140080, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 140154, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 140292, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.359295s wall, 22.484375s user + 6.000000s system = 28.484375s CPU (275.0%)

RUN-1004 : used memory is 789 MB, reserved memory is 781 MB, peak memory is 1167 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1028 to 839
PHY-1001 : Pin misalignment score is improved from 839 to 828
PHY-1001 : Pin misalignment score is improved from 828 to 827
PHY-1001 : Pin misalignment score is improved from 827 to 827
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1237 instances
RUN-1001 : 560 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2591 nets
RUN-1001 : 1768 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 444720, over cnt = 103(0%), over = 122, worst = 2
PHY-1002 : len = 444816, over cnt = 78(0%), over = 90, worst = 2
PHY-1002 : len = 443688, over cnt = 45(0%), over = 52, worst = 2
PHY-1002 : len = 443152, over cnt = 35(0%), over = 40, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  1.705650s wall, 1.703125s user + 0.015625s system = 1.718750s CPU (100.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 404 to 25
PHY-1001 : End pin swap;  0.056518s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.6%)

PHY-1001 : End global routing;  4.286191s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (101.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.710461s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (101.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 76656, over cnt = 81(0%), over = 83, worst = 2
PHY-1001 : End Routed; 0.419567s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (96.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76048, over cnt = 30(0%), over = 31, worst = 2
PHY-1001 : End DR Iter 1; 0.051407s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (152.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75864, over cnt = 18(0%), over = 19, worst = 2
PHY-1001 : End DR Iter 2; 0.034089s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (137.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 75864, over cnt = 16(0%), over = 17, worst = 2
PHY-1001 : End DR Iter 3; 0.020370s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 75856, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 4; 0.018520s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (253.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 75856, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 5; 0.016001s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 75856, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 0.013110s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.013977s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (223.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 0.016062s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 0.019227s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 75888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.017724s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (264.5%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 75904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.015013s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (104.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 647376, over cnt = 119(0%), over = 119, worst = 1
PHY-1001 : End Routed; 10.485961s wall, 12.203125s user + 0.265625s system = 12.468750s CPU (118.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 639520, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.985949s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 638288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.143726s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (87.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 638280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 638280
PHY-1001 : End DR Iter 3; 0.034897s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.182713s wall, 17.640625s user + 0.687500s system = 18.328125s CPU (113.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.078112s wall, 22.625000s user + 0.718750s system = 23.343750s CPU (110.7%)

RUN-1004 : used memory is 788 MB, reserved memory is 779 MB, peak memory is 1167 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2188
  #lut only          1867   out of   2188   85.33%
  #reg only            74   out of   2188    3.38%
  #lut&reg            247   out of   2188   11.29%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.216237s wall, 1.203125s user + 0.031250s system = 1.234375s CPU (101.5%)

RUN-1004 : used memory is 788 MB, reserved memory is 779 MB, peak memory is 1167 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.416948s wall, 1.296875s user + 0.140625s system = 1.437500s CPU (101.5%)

RUN-1004 : used memory is 1091 MB, reserved memory is 1083 MB, peak memory is 1167 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1237
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2591, pip num: 33164
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1973 valid insts, and 90058 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.667971s wall, 35.468750s user + 0.109375s system = 35.578125s CPU (627.7%)

RUN-1004 : used memory is 1095 MB, reserved memory is 1087 MB, peak memory is 1167 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.788223s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (101.4%)

RUN-1004 : used memory is 1170 MB, reserved memory is 1161 MB, peak memory is 1172 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.657414s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 1200 MB, reserved memory is 1191 MB, peak memory is 1200 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  8.994860s wall, 2.125000s user + 0.078125s system = 2.203125s CPU (24.5%)

RUN-1004 : used memory is 1139 MB, reserved memory is 1129 MB, peak memory is 1200 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/191 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4618 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.676493s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (96.0%)

RUN-1004 : used memory is 788 MB, reserved memory is 803 MB, peak memory is 1200 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8256/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6268/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9293/23 useful/useless nets, 8584/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31433, tnet num: 9267, tinst num: 8538, tnode num: 35909, tedge num: 47542.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9267 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3362/1 useful/useless nets, 2657/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3359/0 useful/useless nets, 2654/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 52 SEQ (1307 nodes)...
SYN-4005 : Packed 52 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 75 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1249/1810 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2165
  #lut only          1854   out of   2165   85.64%
  #reg only            63   out of   2165    2.91%
  #lut&reg            248   out of   2165   11.45%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2165  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.494519s wall, 4.453125s user + 0.109375s system = 4.562500s CPU (101.5%)

RUN-1004 : used memory is 788 MB, reserved memory is 803 MB, peak memory is 1200 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.232523s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (101.4%)

RUN-1004 : used memory is 788 MB, reserved memory is 803 MB, peak memory is 1200 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1220 instances
RUN-1001 : 544 mslices, 543 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2573 nets
RUN-1001 : 1771 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1218 instances, 1087 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11790, tnet num: 2571, tinst num: 1218, tnode num: 12909, tedge num: 20336.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.319648s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (112.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 772337
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1223): len = 598593, overlap = 139.5
PHY-3002 : Step(1224): len = 513504, overlap = 139.5
PHY-3002 : Step(1225): len = 462603, overlap = 137.25
PHY-3002 : Step(1226): len = 423309, overlap = 139.5
PHY-3002 : Step(1227): len = 386596, overlap = 139.5
PHY-3002 : Step(1228): len = 352991, overlap = 139.75
PHY-3002 : Step(1229): len = 324310, overlap = 139.75
PHY-3002 : Step(1230): len = 294631, overlap = 140.25
PHY-3002 : Step(1231): len = 264630, overlap = 142.75
PHY-3002 : Step(1232): len = 242354, overlap = 145.5
PHY-3002 : Step(1233): len = 218101, overlap = 144
PHY-3002 : Step(1234): len = 190859, overlap = 145.25
PHY-3002 : Step(1235): len = 172819, overlap = 145.5
PHY-3002 : Step(1236): len = 155221, overlap = 147.75
PHY-3002 : Step(1237): len = 134516, overlap = 145.5
PHY-3002 : Step(1238): len = 116852, overlap = 152
PHY-3002 : Step(1239): len = 105533, overlap = 156.5
PHY-3002 : Step(1240): len = 91719.6, overlap = 164.5
PHY-3002 : Step(1241): len = 78094.2, overlap = 175.5
PHY-3002 : Step(1242): len = 72103.9, overlap = 179.25
PHY-3002 : Step(1243): len = 61592, overlap = 191.5
PHY-3002 : Step(1244): len = 56175, overlap = 200.5
PHY-3002 : Step(1245): len = 52801.7, overlap = 204.75
PHY-3002 : Step(1246): len = 50820, overlap = 208.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27623e-06
PHY-3002 : Step(1247): len = 59076.6, overlap = 211.25
PHY-3002 : Step(1248): len = 70191.8, overlap = 206.25
PHY-3002 : Step(1249): len = 66248.2, overlap = 207.25
PHY-3002 : Step(1250): len = 64959, overlap = 205.25
PHY-3002 : Step(1251): len = 65061.3, overlap = 195
PHY-3002 : Step(1252): len = 62512.3, overlap = 198.5
PHY-3002 : Step(1253): len = 57943.3, overlap = 194
PHY-3002 : Step(1254): len = 56965.8, overlap = 192.75
PHY-3002 : Step(1255): len = 57673.8, overlap = 185
PHY-3002 : Step(1256): len = 57436.7, overlap = 181.25
PHY-3002 : Step(1257): len = 55640.1, overlap = 185
PHY-3002 : Step(1258): len = 54502.7, overlap = 181.5
PHY-3002 : Step(1259): len = 53713.3, overlap = 184.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55247e-06
PHY-3002 : Step(1260): len = 58388.7, overlap = 189.25
PHY-3002 : Step(1261): len = 62087.7, overlap = 189.5
PHY-3002 : Step(1262): len = 63517.1, overlap = 191.25
PHY-3002 : Step(1263): len = 60812.4, overlap = 191.25
PHY-3002 : Step(1264): len = 58119.2, overlap = 182.25
PHY-3002 : Step(1265): len = 59051, overlap = 170.25
PHY-3002 : Step(1266): len = 61554.2, overlap = 163.75
PHY-3002 : Step(1267): len = 63441.1, overlap = 169
PHY-3002 : Step(1268): len = 62276.3, overlap = 166.25
PHY-3002 : Step(1269): len = 61752.9, overlap = 164.75
PHY-3002 : Step(1270): len = 62913.2, overlap = 158.25
PHY-3002 : Step(1271): len = 62645.1, overlap = 149.5
PHY-3002 : Step(1272): len = 62134.1, overlap = 146
PHY-3002 : Step(1273): len = 61680, overlap = 145.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.10493e-06
PHY-3002 : Step(1274): len = 65270.1, overlap = 150.75
PHY-3002 : Step(1275): len = 67174.5, overlap = 156.75
PHY-3002 : Step(1276): len = 66783.2, overlap = 157.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.00151e-05
PHY-3002 : Step(1277): len = 71212.2, overlap = 162
PHY-3002 : Step(1278): len = 76193.9, overlap = 163.75
PHY-3002 : Step(1279): len = 76445.8, overlap = 164.75
PHY-3002 : Step(1280): len = 74557.4, overlap = 158.75
PHY-3002 : Step(1281): len = 74163.7, overlap = 153.25
PHY-3002 : Step(1282): len = 75066, overlap = 151.75
PHY-3002 : Step(1283): len = 75425.9, overlap = 147.5
PHY-3002 : Step(1284): len = 75456.5, overlap = 147.75
PHY-3002 : Step(1285): len = 74769.3, overlap = 154
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.00302e-05
PHY-3002 : Step(1286): len = 77448.6, overlap = 149.5
PHY-3002 : Step(1287): len = 79955.3, overlap = 153.75
PHY-3002 : Step(1288): len = 81315.6, overlap = 145.75
PHY-3002 : Step(1289): len = 82473.4, overlap = 157.5
PHY-3002 : Step(1290): len = 82407, overlap = 169
PHY-3002 : Step(1291): len = 82131, overlap = 172.75
PHY-3002 : Step(1292): len = 81564.6, overlap = 166.5
PHY-3002 : Step(1293): len = 81305.7, overlap = 170.75
PHY-3002 : Step(1294): len = 81232.9, overlap = 163.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.00603e-05
PHY-3002 : Step(1295): len = 83317.8, overlap = 158.75
PHY-3002 : Step(1296): len = 85277.1, overlap = 154.75
PHY-3002 : Step(1297): len = 86124.9, overlap = 150.5
PHY-3002 : Step(1298): len = 86551, overlap = 150.75
PHY-3002 : Step(1299): len = 86902.7, overlap = 157.5
PHY-3002 : Step(1300): len = 87389.9, overlap = 162.25
PHY-3002 : Step(1301): len = 87683.2, overlap = 159.75
PHY-3002 : Step(1302): len = 87636.9, overlap = 155.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.01206e-05
PHY-3002 : Step(1303): len = 88586.9, overlap = 160
PHY-3002 : Step(1304): len = 89711.7, overlap = 148.75
PHY-3002 : Step(1305): len = 89785.9, overlap = 148.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000117823
PHY-3002 : Step(1306): len = 90320.9, overlap = 148.75
PHY-3002 : Step(1307): len = 92165.4, overlap = 143.5
PHY-3002 : Step(1308): len = 94539.5, overlap = 140.25
PHY-3002 : Step(1309): len = 94768.2, overlap = 139.5
PHY-3002 : Step(1310): len = 94716.9, overlap = 139.25
PHY-3002 : Step(1311): len = 94763.1, overlap = 141.25
PHY-3002 : Step(1312): len = 94877.6, overlap = 142.75
PHY-3002 : Step(1313): len = 94897.7, overlap = 142.25
PHY-3002 : Step(1314): len = 94778.2, overlap = 145.75
PHY-3002 : Step(1315): len = 94987.2, overlap = 140.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000205581
PHY-3002 : Step(1316): len = 95485.9, overlap = 140.5
PHY-3002 : Step(1317): len = 96922.4, overlap = 136.75
PHY-3002 : Step(1318): len = 97747.5, overlap = 124.5
PHY-3002 : Step(1319): len = 97990.1, overlap = 124.5
PHY-3002 : Step(1320): len = 97766.9, overlap = 128.75
PHY-3002 : Step(1321): len = 97876.8, overlap = 138
PHY-3002 : Step(1322): len = 98233.8, overlap = 138.75
PHY-3002 : Step(1323): len = 99007.6, overlap = 138.5
PHY-3002 : Step(1324): len = 99185.6, overlap = 138.25
PHY-3002 : Step(1325): len = 99750, overlap = 126.75
PHY-3002 : Step(1326): len = 99878, overlap = 119
PHY-3002 : Step(1327): len = 100070, overlap = 118.75
PHY-3002 : Step(1328): len = 100341, overlap = 120.75
PHY-3002 : Step(1329): len = 100406, overlap = 125
PHY-3002 : Step(1330): len = 100672, overlap = 124.75
PHY-3002 : Step(1331): len = 100753, overlap = 125
PHY-3002 : Step(1332): len = 100957, overlap = 119.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000322568
PHY-3002 : Step(1333): len = 101156, overlap = 119.5
PHY-3002 : Step(1334): len = 101543, overlap = 121.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000450654
PHY-3002 : Step(1335): len = 101613, overlap = 121
PHY-3002 : Step(1336): len = 101961, overlap = 121
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022553s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (277.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.31333e-06
PHY-3002 : Step(1337): len = 131481, overlap = 56
PHY-3002 : Step(1338): len = 126873, overlap = 56.75
PHY-3002 : Step(1339): len = 124373, overlap = 62.25
PHY-3002 : Step(1340): len = 122828, overlap = 61.75
PHY-3002 : Step(1341): len = 121464, overlap = 61.25
PHY-3002 : Step(1342): len = 119980, overlap = 64
PHY-3002 : Step(1343): len = 118288, overlap = 65.5
PHY-3002 : Step(1344): len = 116330, overlap = 65.75
PHY-3002 : Step(1345): len = 114338, overlap = 64.5
PHY-3002 : Step(1346): len = 113052, overlap = 65.75
PHY-3002 : Step(1347): len = 112015, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.62667e-06
PHY-3002 : Step(1348): len = 111526, overlap = 63.75
PHY-3002 : Step(1349): len = 111657, overlap = 64
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.72533e-05
PHY-3002 : Step(1350): len = 112248, overlap = 63.25
PHY-3002 : Step(1351): len = 113019, overlap = 62.75
PHY-3002 : Step(1352): len = 113769, overlap = 56.75
PHY-3002 : Step(1353): len = 114758, overlap = 54
PHY-3002 : Step(1354): len = 115513, overlap = 54
PHY-3002 : Step(1355): len = 115595, overlap = 51.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.09992e-05
PHY-3002 : Step(1356): len = 116825, overlap = 73
PHY-3002 : Step(1357): len = 117695, overlap = 70.5
PHY-3002 : Step(1358): len = 117431, overlap = 68.75
PHY-3002 : Step(1359): len = 118260, overlap = 70
PHY-3002 : Step(1360): len = 119085, overlap = 68.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.19984e-05
PHY-3002 : Step(1361): len = 119332, overlap = 66
PHY-3002 : Step(1362): len = 120449, overlap = 65
PHY-3002 : Step(1363): len = 122813, overlap = 56.25
PHY-3002 : Step(1364): len = 122622, overlap = 55.25
PHY-3002 : Step(1365): len = 122593, overlap = 54.5
PHY-3002 : Step(1366): len = 122497, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.39968e-05
PHY-3002 : Step(1367): len = 123918, overlap = 51.5
PHY-3002 : Step(1368): len = 124606, overlap = 50.75
PHY-3002 : Step(1369): len = 125588, overlap = 46.5
PHY-3002 : Step(1370): len = 126203, overlap = 45
PHY-3002 : Step(1371): len = 126699, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.146369s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (224.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000279577
PHY-3002 : Step(1372): len = 145340, overlap = 13.25
PHY-3002 : Step(1373): len = 143709, overlap = 22
PHY-3002 : Step(1374): len = 141500, overlap = 27.75
PHY-3002 : Step(1375): len = 139780, overlap = 33.25
PHY-3002 : Step(1376): len = 138874, overlap = 34.25
PHY-3002 : Step(1377): len = 138470, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000559154
PHY-3002 : Step(1378): len = 139406, overlap = 34.25
PHY-3002 : Step(1379): len = 139668, overlap = 33.25
PHY-3002 : Step(1380): len = 139694, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111831
PHY-3002 : Step(1381): len = 140396, overlap = 32.5
PHY-3002 : Step(1382): len = 140796, overlap = 31.75
PHY-3002 : Step(1383): len = 140911, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.8%)

PHY-3001 : Legalized: Len = 145481, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 11, deltaY = 9.
PHY-3001 : Final: Len = 145517, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 463288, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 463736, over cnt = 118(0%), over = 148, worst = 3
PHY-1002 : len = 464272, over cnt = 79(0%), over = 97, worst = 3
PHY-1002 : len = 464528, over cnt = 58(0%), over = 69, worst = 3
PHY-1002 : len = 442672, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 442672, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 442672, over cnt = 14(0%), over = 19, worst = 2
PHY-1001 : End global iterations;  0.815770s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (114.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1146 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1234 instances, 1103 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11876, tnet num: 2587, tinst num: 1234, tnode num: 13041, tedge num: 20464.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.355406s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (109.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 148087
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1384): len = 147768, overlap = 0
PHY-3002 : Step(1385): len = 147768, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005265s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.81844e-06
PHY-3002 : Step(1386): len = 147556, overlap = 0.75
PHY-3002 : Step(1387): len = 147556, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82438e-05
PHY-3002 : Step(1388): len = 147576, overlap = 2
PHY-3002 : Step(1389): len = 147576, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64876e-05
PHY-3002 : Step(1390): len = 147524, overlap = 1.5
PHY-3002 : Step(1391): len = 147524, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152975
PHY-3002 : Step(1392): len = 147532, overlap = 1.75
PHY-3002 : Step(1393): len = 147532, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040475s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107158
PHY-3002 : Step(1394): len = 147547, overlap = 1.25
PHY-3002 : Step(1395): len = 147547, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 147599, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 147831, Over = 0
RUN-1003 : finish command "place -eco" in  1.010169s wall, 1.500000s user + 0.375000s system = 1.875000s CPU (185.6%)

RUN-1004 : used memory is 788 MB, reserved memory is 803 MB, peak memory is 1200 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.424175s wall, 23.890625s user + 5.453125s system = 29.343750s CPU (281.5%)

RUN-1004 : used memory is 788 MB, reserved memory is 803 MB, peak memory is 1200 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1010 to 833
PHY-1001 : Pin misalignment score is improved from 833 to 822
PHY-1001 : Pin misalignment score is improved from 822 to 823
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1236 instances
RUN-1001 : 554 mslices, 549 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2589 nets
RUN-1001 : 1766 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 102 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 458992, over cnt = 149(0%), over = 180, worst = 3
PHY-1002 : len = 459440, over cnt = 123(0%), over = 146, worst = 3
PHY-1002 : len = 460120, over cnt = 89(0%), over = 102, worst = 3
PHY-1002 : len = 460368, over cnt = 57(0%), over = 66, worst = 3
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  1.718007s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.0%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 412 to 31
PHY-1001 : End pin swap;  0.065695s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.1%)

PHY-1001 : End global routing;  4.358159s wall, 4.375000s user + 0.000000s system = 4.375000s CPU (100.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.833185s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 75560, over cnt = 101(0%), over = 103, worst = 2
PHY-1001 : End Routed; 0.426759s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (102.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 74640, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.064718s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 74448, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 2; 0.039669s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (393.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 74448, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.022188s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 74448, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 4; 0.018059s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 74440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 5; 0.017012s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (275.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 74440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.011095s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 74448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.011794s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 74448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.013110s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 74456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.015149s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 74488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.015620s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 699520, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End Routed; 11.409593s wall, 13.593750s user + 0.312500s system = 13.906250s CPU (121.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 697672, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.125220s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (112.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 697224, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.107500s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 697200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 697200
PHY-1001 : End DR Iter 3; 0.033939s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (276.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.450011s wall, 18.640625s user + 0.609375s system = 19.250000s CPU (117.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.316458s wall, 23.546875s user + 0.609375s system = 24.156250s CPU (113.3%)

RUN-1004 : used memory is 786 MB, reserved memory is 801 MB, peak memory is 1200 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2187
  #lut only          1866   out of   2187   85.32%
  #reg only            73   out of   2187    3.34%
  #lut&reg            248   out of   2187   11.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.238633s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (99.7%)

RUN-1004 : used memory is 786 MB, reserved memory is 801 MB, peak memory is 1200 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11876, tnet num: 2587, tinst num: 1234, tnode num: 13041, tedge num: 20464.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.457553s wall, 1.406250s user + 0.093750s system = 1.500000s CPU (102.9%)

RUN-1004 : used memory is 1089 MB, reserved memory is 1104 MB, peak memory is 1200 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1236
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2589, pip num: 34549
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2004 valid insts, and 92883 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.856166s wall, 36.625000s user + 0.093750s system = 36.718750s CPU (627.0%)

RUN-1004 : used memory is 1094 MB, reserved memory is 1109 MB, peak memory is 1200 MB
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/191 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4618 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.656021s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (98.1%)

RUN-1004 : used memory is 789 MB, reserved memory is 804 MB, peak memory is 1200 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8256/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6268/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9293/23 useful/useless nets, 8584/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31433, tnet num: 9267, tinst num: 8538, tnode num: 35909, tedge num: 47542.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9267 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.52 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3362/1 useful/useless nets, 2657/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3359/0 useful/useless nets, 2654/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 52 SEQ (1307 nodes)...
SYN-4005 : Packed 52 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 75 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1249/1810 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2165
  #lut only          1854   out of   2165   85.64%
  #reg only            63   out of   2165    2.91%
  #lut&reg            248   out of   2165   11.45%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2165  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.453232s wall, 4.406250s user + 0.062500s system = 4.468750s CPU (100.3%)

RUN-1004 : used memory is 790 MB, reserved memory is 805 MB, peak memory is 1200 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.227120s wall, 1.171875s user + 0.046875s system = 1.218750s CPU (99.3%)

RUN-1004 : used memory is 790 MB, reserved memory is 805 MB, peak memory is 1200 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1220 instances
RUN-1001 : 544 mslices, 543 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2573 nets
RUN-1001 : 1771 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1218 instances, 1087 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11790, tnet num: 2571, tinst num: 1218, tnode num: 12909, tedge num: 20336.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.312879s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 772337
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1396): len = 598593, overlap = 139.5
PHY-3002 : Step(1397): len = 513504, overlap = 139.5
PHY-3002 : Step(1398): len = 462603, overlap = 137.25
PHY-3002 : Step(1399): len = 423309, overlap = 139.5
PHY-3002 : Step(1400): len = 386596, overlap = 139.5
PHY-3002 : Step(1401): len = 352991, overlap = 139.75
PHY-3002 : Step(1402): len = 324310, overlap = 139.75
PHY-3002 : Step(1403): len = 294631, overlap = 140.25
PHY-3002 : Step(1404): len = 264630, overlap = 142.75
PHY-3002 : Step(1405): len = 242354, overlap = 145.5
PHY-3002 : Step(1406): len = 218101, overlap = 144
PHY-3002 : Step(1407): len = 190859, overlap = 145.25
PHY-3002 : Step(1408): len = 172819, overlap = 145.5
PHY-3002 : Step(1409): len = 155221, overlap = 147.75
PHY-3002 : Step(1410): len = 134516, overlap = 145.5
PHY-3002 : Step(1411): len = 116852, overlap = 152
PHY-3002 : Step(1412): len = 105533, overlap = 156.5
PHY-3002 : Step(1413): len = 91719.6, overlap = 164.5
PHY-3002 : Step(1414): len = 78094.2, overlap = 175.5
PHY-3002 : Step(1415): len = 72103.9, overlap = 179.25
PHY-3002 : Step(1416): len = 61592, overlap = 191.5
PHY-3002 : Step(1417): len = 56175, overlap = 200.5
PHY-3002 : Step(1418): len = 52801.7, overlap = 204.75
PHY-3002 : Step(1419): len = 50820, overlap = 208.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27623e-06
PHY-3002 : Step(1420): len = 59076.6, overlap = 211.25
PHY-3002 : Step(1421): len = 70191.8, overlap = 206.25
PHY-3002 : Step(1422): len = 66248.2, overlap = 207.25
PHY-3002 : Step(1423): len = 64959, overlap = 205.25
PHY-3002 : Step(1424): len = 65061.3, overlap = 195
PHY-3002 : Step(1425): len = 62512.3, overlap = 198.5
PHY-3002 : Step(1426): len = 57943.3, overlap = 194
PHY-3002 : Step(1427): len = 56965.8, overlap = 192.75
PHY-3002 : Step(1428): len = 57673.8, overlap = 185
PHY-3002 : Step(1429): len = 57436.7, overlap = 181.25
PHY-3002 : Step(1430): len = 55640.1, overlap = 185
PHY-3002 : Step(1431): len = 54502.7, overlap = 181.5
PHY-3002 : Step(1432): len = 53713.3, overlap = 184.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.55247e-06
PHY-3002 : Step(1433): len = 58388.7, overlap = 189.25
PHY-3002 : Step(1434): len = 62087.7, overlap = 189.5
PHY-3002 : Step(1435): len = 63517.1, overlap = 191.25
PHY-3002 : Step(1436): len = 60812.4, overlap = 191.25
PHY-3002 : Step(1437): len = 58119.2, overlap = 182.25
PHY-3002 : Step(1438): len = 59051, overlap = 170.25
PHY-3002 : Step(1439): len = 61554.2, overlap = 163.75
PHY-3002 : Step(1440): len = 63441.1, overlap = 169
PHY-3002 : Step(1441): len = 62276.3, overlap = 166.25
PHY-3002 : Step(1442): len = 61752.9, overlap = 164.75
PHY-3002 : Step(1443): len = 62913.2, overlap = 158.25
PHY-3002 : Step(1444): len = 62645.1, overlap = 149.5
PHY-3002 : Step(1445): len = 62134.1, overlap = 146
PHY-3002 : Step(1446): len = 61680, overlap = 145.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.10493e-06
PHY-3002 : Step(1447): len = 65270.1, overlap = 150.75
PHY-3002 : Step(1448): len = 67174.5, overlap = 156.75
PHY-3002 : Step(1449): len = 66783.2, overlap = 157.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.00151e-05
PHY-3002 : Step(1450): len = 71212.2, overlap = 162
PHY-3002 : Step(1451): len = 76193.9, overlap = 163.75
PHY-3002 : Step(1452): len = 76445.8, overlap = 164.75
PHY-3002 : Step(1453): len = 74557.4, overlap = 158.75
PHY-3002 : Step(1454): len = 74163.7, overlap = 153.25
PHY-3002 : Step(1455): len = 75066, overlap = 151.75
PHY-3002 : Step(1456): len = 75425.9, overlap = 147.5
PHY-3002 : Step(1457): len = 75456.5, overlap = 147.75
PHY-3002 : Step(1458): len = 74769.3, overlap = 154
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.00302e-05
PHY-3002 : Step(1459): len = 77448.6, overlap = 149.5
PHY-3002 : Step(1460): len = 79955.3, overlap = 153.75
PHY-3002 : Step(1461): len = 81315.6, overlap = 145.75
PHY-3002 : Step(1462): len = 82473.4, overlap = 157.5
PHY-3002 : Step(1463): len = 82407, overlap = 169
PHY-3002 : Step(1464): len = 82131, overlap = 172.75
PHY-3002 : Step(1465): len = 81564.6, overlap = 166.5
PHY-3002 : Step(1466): len = 81305.7, overlap = 170.75
PHY-3002 : Step(1467): len = 81232.9, overlap = 163.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.00603e-05
PHY-3002 : Step(1468): len = 83317.8, overlap = 158.75
PHY-3002 : Step(1469): len = 85277.1, overlap = 154.75
PHY-3002 : Step(1470): len = 86124.9, overlap = 150.5
PHY-3002 : Step(1471): len = 86551, overlap = 150.75
PHY-3002 : Step(1472): len = 86902.7, overlap = 157.5
PHY-3002 : Step(1473): len = 87389.9, overlap = 162.25
PHY-3002 : Step(1474): len = 87683.2, overlap = 159.75
PHY-3002 : Step(1475): len = 87636.9, overlap = 155.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.01206e-05
PHY-3002 : Step(1476): len = 88586.9, overlap = 160
PHY-3002 : Step(1477): len = 89711.7, overlap = 148.75
PHY-3002 : Step(1478): len = 89785.9, overlap = 148.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000117823
PHY-3002 : Step(1479): len = 90320.9, overlap = 148.75
PHY-3002 : Step(1480): len = 92165.4, overlap = 143.5
PHY-3002 : Step(1481): len = 94539.5, overlap = 140.25
PHY-3002 : Step(1482): len = 94768.2, overlap = 139.5
PHY-3002 : Step(1483): len = 94716.9, overlap = 139.25
PHY-3002 : Step(1484): len = 94763.1, overlap = 141.25
PHY-3002 : Step(1485): len = 94877.6, overlap = 142.75
PHY-3002 : Step(1486): len = 94897.7, overlap = 142.25
PHY-3002 : Step(1487): len = 94778.2, overlap = 145.75
PHY-3002 : Step(1488): len = 94987.2, overlap = 140.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000205581
PHY-3002 : Step(1489): len = 95485.9, overlap = 140.5
PHY-3002 : Step(1490): len = 96922.4, overlap = 136.75
PHY-3002 : Step(1491): len = 97747.5, overlap = 124.5
PHY-3002 : Step(1492): len = 97990.1, overlap = 124.5
PHY-3002 : Step(1493): len = 97766.9, overlap = 128.75
PHY-3002 : Step(1494): len = 97876.8, overlap = 138
PHY-3002 : Step(1495): len = 98233.8, overlap = 138.75
PHY-3002 : Step(1496): len = 99007.6, overlap = 138.5
PHY-3002 : Step(1497): len = 99185.6, overlap = 138.25
PHY-3002 : Step(1498): len = 99750, overlap = 126.75
PHY-3002 : Step(1499): len = 99878, overlap = 119
PHY-3002 : Step(1500): len = 100070, overlap = 118.75
PHY-3002 : Step(1501): len = 100341, overlap = 120.75
PHY-3002 : Step(1502): len = 100406, overlap = 125
PHY-3002 : Step(1503): len = 100672, overlap = 124.75
PHY-3002 : Step(1504): len = 100753, overlap = 125
PHY-3002 : Step(1505): len = 100957, overlap = 119.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000322568
PHY-3002 : Step(1506): len = 101156, overlap = 119.5
PHY-3002 : Step(1507): len = 101543, overlap = 121.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000450654
PHY-3002 : Step(1508): len = 101613, overlap = 121
PHY-3002 : Step(1509): len = 101961, overlap = 121
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020744s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.31333e-06
PHY-3002 : Step(1510): len = 131481, overlap = 56
PHY-3002 : Step(1511): len = 126873, overlap = 56.75
PHY-3002 : Step(1512): len = 124373, overlap = 62.25
PHY-3002 : Step(1513): len = 122828, overlap = 61.75
PHY-3002 : Step(1514): len = 121464, overlap = 61.25
PHY-3002 : Step(1515): len = 119980, overlap = 64
PHY-3002 : Step(1516): len = 118288, overlap = 65.5
PHY-3002 : Step(1517): len = 116330, overlap = 65.75
PHY-3002 : Step(1518): len = 114338, overlap = 64.5
PHY-3002 : Step(1519): len = 113052, overlap = 65.75
PHY-3002 : Step(1520): len = 112015, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.62667e-06
PHY-3002 : Step(1521): len = 111526, overlap = 63.75
PHY-3002 : Step(1522): len = 111657, overlap = 64
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.72533e-05
PHY-3002 : Step(1523): len = 112248, overlap = 63.25
PHY-3002 : Step(1524): len = 113019, overlap = 62.75
PHY-3002 : Step(1525): len = 113769, overlap = 56.75
PHY-3002 : Step(1526): len = 114758, overlap = 54
PHY-3002 : Step(1527): len = 115513, overlap = 54
PHY-3002 : Step(1528): len = 115595, overlap = 51.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.09992e-05
PHY-3002 : Step(1529): len = 116825, overlap = 73
PHY-3002 : Step(1530): len = 117695, overlap = 70.5
PHY-3002 : Step(1531): len = 117431, overlap = 68.75
PHY-3002 : Step(1532): len = 118260, overlap = 70
PHY-3002 : Step(1533): len = 119085, overlap = 68.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.19984e-05
PHY-3002 : Step(1534): len = 119332, overlap = 66
PHY-3002 : Step(1535): len = 120449, overlap = 65
PHY-3002 : Step(1536): len = 122813, overlap = 56.25
PHY-3002 : Step(1537): len = 122622, overlap = 55.25
PHY-3002 : Step(1538): len = 122593, overlap = 54.5
PHY-3002 : Step(1539): len = 122497, overlap = 54.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.39968e-05
PHY-3002 : Step(1540): len = 123918, overlap = 51.5
PHY-3002 : Step(1541): len = 124606, overlap = 50.75
PHY-3002 : Step(1542): len = 125588, overlap = 46.5
PHY-3002 : Step(1543): len = 126203, overlap = 45
PHY-3002 : Step(1544): len = 126699, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.139392s wall, 0.250000s user + 0.078125s system = 0.328125s CPU (235.4%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933449
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000279577
PHY-3002 : Step(1545): len = 145340, overlap = 13.25
PHY-3002 : Step(1546): len = 143709, overlap = 22
PHY-3002 : Step(1547): len = 141500, overlap = 27.75
PHY-3002 : Step(1548): len = 139780, overlap = 33.25
PHY-3002 : Step(1549): len = 138874, overlap = 34.25
PHY-3002 : Step(1550): len = 138470, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000559154
PHY-3002 : Step(1551): len = 139406, overlap = 34.25
PHY-3002 : Step(1552): len = 139668, overlap = 33.25
PHY-3002 : Step(1553): len = 139694, overlap = 34
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00111831
PHY-3002 : Step(1554): len = 140396, overlap = 32.5
PHY-3002 : Step(1555): len = 140796, overlap = 31.75
PHY-3002 : Step(1556): len = 140911, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012625s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.8%)

PHY-3001 : Legalized: Len = 145481, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : 12 instances has been re-located, deltaX = 11, deltaY = 9.
PHY-3001 : Final: Len = 145517, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 463288, over cnt = 144(0%), over = 178, worst = 3
PHY-1002 : len = 463736, over cnt = 118(0%), over = 148, worst = 3
PHY-1002 : len = 464272, over cnt = 79(0%), over = 97, worst = 3
PHY-1002 : len = 464528, over cnt = 58(0%), over = 69, worst = 3
PHY-1002 : len = 442672, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 442672, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 442672, over cnt = 14(0%), over = 19, worst = 2
PHY-1001 : End global iterations;  0.839690s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (100.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1146 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1234 instances, 1103 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11876, tnet num: 2587, tinst num: 1234, tnode num: 13041, tedge num: 20464.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.353216s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 148087
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1557): len = 147768, overlap = 0
PHY-3002 : Step(1558): len = 147768, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (326.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.81844e-06
PHY-3002 : Step(1559): len = 147556, overlap = 0.75
PHY-3002 : Step(1560): len = 147556, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82438e-05
PHY-3002 : Step(1561): len = 147576, overlap = 2
PHY-3002 : Step(1562): len = 147576, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64876e-05
PHY-3002 : Step(1563): len = 147524, overlap = 1.5
PHY-3002 : Step(1564): len = 147524, overlap = 1.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152975
PHY-3002 : Step(1565): len = 147532, overlap = 1.75
PHY-3002 : Step(1566): len = 147532, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039478s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (79.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932469
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107158
PHY-3002 : Step(1567): len = 147547, overlap = 1.25
PHY-3002 : Step(1568): len = 147547, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007745s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (201.7%)

PHY-3001 : Legalized: Len = 147599, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 4 instances has been re-located, deltaX = 4, deltaY = 4.
PHY-3001 : Final: Len = 147831, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.219602s wall, 21.531250s user + 5.968750s system = 27.500000s CPU (269.1%)

RUN-1004 : used memory is 790 MB, reserved memory is 805 MB, peak memory is 1200 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1010 to 833
PHY-1001 : Pin misalignment score is improved from 833 to 822
PHY-1001 : Pin misalignment score is improved from 822 to 823
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1236 instances
RUN-1001 : 554 mslices, 549 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2589 nets
RUN-1001 : 1766 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 102 nets have [6 - 10] pins
RUN-1001 : 84 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 458992, over cnt = 149(0%), over = 180, worst = 3
PHY-1002 : len = 459440, over cnt = 123(0%), over = 146, worst = 3
PHY-1002 : len = 460120, over cnt = 89(0%), over = 102, worst = 3
PHY-1002 : len = 460368, over cnt = 57(0%), over = 66, worst = 3
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1002 : len = 447944, over cnt = 16(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  1.720916s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (100.8%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 412 to 31
PHY-1001 : End pin swap;  0.060528s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (103.3%)

PHY-1001 : End global routing;  4.385478s wall, 4.406250s user + 0.000000s system = 4.406250s CPU (100.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 40552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.833010s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 75560, over cnt = 101(0%), over = 103, worst = 2
PHY-1001 : End Routed; 0.423017s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 74640, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 1; 0.063256s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (172.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 74448, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 2; 0.035990s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (217.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 74448, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.022058s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (354.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 74448, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 4; 0.017660s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 74440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 5; 0.016412s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 74440, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 6; 0.011524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 74448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.011359s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 74448, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.012781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.3%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 74456, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 9; 0.016867s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.6%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 74488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 10; 0.016861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 699520, over cnt = 64(0%), over = 64, worst = 1
PHY-1001 : End Routed; 11.286626s wall, 13.062500s user + 0.234375s system = 13.296875s CPU (117.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 697672, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 1; 0.119665s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 697224, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.104436s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 697200, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 697200
PHY-1001 : End DR Iter 3; 0.033136s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.239557s wall, 17.937500s user + 0.593750s system = 18.531250s CPU (114.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.134527s wall, 22.875000s user + 0.593750s system = 23.468750s CPU (111.0%)

RUN-1004 : used memory is 787 MB, reserved memory is 801 MB, peak memory is 1200 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2187
  #lut only          1866   out of   2187   85.32%
  #reg only            73   out of   2187    3.34%
  #lut&reg            248   out of   2187   11.34%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.210431s wall, 1.156250s user + 0.062500s system = 1.218750s CPU (100.7%)

RUN-1004 : used memory is 787 MB, reserved memory is 801 MB, peak memory is 1200 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11876, tnet num: 2587, tinst num: 1234, tnode num: 13041, tedge num: 20464.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2587 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.423454s wall, 1.281250s user + 0.156250s system = 1.437500s CPU (101.0%)

RUN-1004 : used memory is 1091 MB, reserved memory is 1105 MB, peak memory is 1200 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1236
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2589, pip num: 34551
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2004 valid insts, and 92887 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.785021s wall, 35.859375s user + 0.046875s system = 35.906250s CPU (620.7%)

RUN-1004 : used memory is 1096 MB, reserved memory is 1112 MB, peak memory is 1200 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.806487s wall, 1.765625s user + 0.046875s system = 1.812500s CPU (100.3%)

RUN-1004 : used memory is 1188 MB, reserved memory is 1204 MB, peak memory is 1200 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.698008s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (4.4%)

RUN-1004 : used memory is 1217 MB, reserved memory is 1234 MB, peak memory is 1217 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  9.071238s wall, 2.171875s user + 0.109375s system = 2.281250s CPU (25.1%)

RUN-1004 : used memory is 1158 MB, reserved memory is 1174 MB, peak memory is 1217 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/191 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4618 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.783899s wall, 1.718750s user + 0.031250s system = 1.750000s CPU (98.1%)

RUN-1004 : used memory is 697 MB, reserved memory is 722 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8258/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6270/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9297/23 useful/useless nets, 8586/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31441, tnet num: 9271, tinst num: 8540, tnode num: 35917, tedge num: 47554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.54 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3366/1 useful/useless nets, 2659/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3363/0 useful/useless nets, 2656/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1334 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 76 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1250/1811 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2166
  #lut only          1855   out of   2166   85.64%
  #reg only            64   out of   2166    2.95%
  #lut&reg            247   out of   2166   11.40%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2166  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  4.563980s wall, 4.531250s user + 0.093750s system = 4.625000s CPU (101.3%)

RUN-1004 : used memory is 712 MB, reserved memory is 736 MB, peak memory is 1217 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.233784s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (101.3%)

RUN-1004 : used memory is 712 MB, reserved memory is 737 MB, peak memory is 1217 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1221 instances
RUN-1001 : 544 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2575 nets
RUN-1001 : 1773 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1219 instances, 1088 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11797, tnet num: 2573, tinst num: 1219, tnode num: 12919, tedge num: 20353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.344009s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (104.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 786865
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1569): len = 615783, overlap = 139.5
PHY-3002 : Step(1570): len = 531343, overlap = 139.5
PHY-3002 : Step(1571): len = 479356, overlap = 135
PHY-3002 : Step(1572): len = 435130, overlap = 135
PHY-3002 : Step(1573): len = 396276, overlap = 135
PHY-3002 : Step(1574): len = 362935, overlap = 136.5
PHY-3002 : Step(1575): len = 331444, overlap = 135
PHY-3002 : Step(1576): len = 303132, overlap = 136.5
PHY-3002 : Step(1577): len = 276877, overlap = 138.25
PHY-3002 : Step(1578): len = 248365, overlap = 140.25
PHY-3002 : Step(1579): len = 225378, overlap = 142.75
PHY-3002 : Step(1580): len = 203558, overlap = 145.5
PHY-3002 : Step(1581): len = 179303, overlap = 143.75
PHY-3002 : Step(1582): len = 159071, overlap = 150.75
PHY-3002 : Step(1583): len = 139858, overlap = 151.5
PHY-3002 : Step(1584): len = 123289, overlap = 152.75
PHY-3002 : Step(1585): len = 109517, overlap = 153.25
PHY-3002 : Step(1586): len = 93968.4, overlap = 160.75
PHY-3002 : Step(1587): len = 80261.9, overlap = 171.5
PHY-3002 : Step(1588): len = 73392.6, overlap = 178.5
PHY-3002 : Step(1589): len = 63658.1, overlap = 187.25
PHY-3002 : Step(1590): len = 57401.3, overlap = 199
PHY-3002 : Step(1591): len = 52091.1, overlap = 209.5
PHY-3002 : Step(1592): len = 47164.1, overlap = 216.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47764e-06
PHY-3002 : Step(1593): len = 63561.9, overlap = 216.75
PHY-3002 : Step(1594): len = 75856, overlap = 204
PHY-3002 : Step(1595): len = 69175, overlap = 202.75
PHY-3002 : Step(1596): len = 67876.9, overlap = 202.5
PHY-3002 : Step(1597): len = 68881.9, overlap = 196.75
PHY-3002 : Step(1598): len = 65061.7, overlap = 183.25
PHY-3002 : Step(1599): len = 61879.9, overlap = 172.5
PHY-3002 : Step(1600): len = 58950.4, overlap = 174.5
PHY-3002 : Step(1601): len = 57835.9, overlap = 180.5
PHY-3002 : Step(1602): len = 57359.9, overlap = 181.25
PHY-3002 : Step(1603): len = 57337, overlap = 181.5
PHY-3002 : Step(1604): len = 56580.9, overlap = 177.75
PHY-3002 : Step(1605): len = 55862.2, overlap = 178.5
PHY-3002 : Step(1606): len = 55438.7, overlap = 174
PHY-3002 : Step(1607): len = 55667.9, overlap = 173.75
PHY-3002 : Step(1608): len = 55979.7, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95528e-06
PHY-3002 : Step(1609): len = 60776.3, overlap = 169
PHY-3002 : Step(1610): len = 63179.3, overlap = 175.5
PHY-3002 : Step(1611): len = 62644.5, overlap = 173.5
PHY-3002 : Step(1612): len = 61715.2, overlap = 162
PHY-3002 : Step(1613): len = 61400.5, overlap = 154.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.82496e-06
PHY-3002 : Step(1614): len = 65642.4, overlap = 156.75
PHY-3002 : Step(1615): len = 70268, overlap = 159.25
PHY-3002 : Step(1616): len = 72863.4, overlap = 160.25
PHY-3002 : Step(1617): len = 71128, overlap = 164.75
PHY-3002 : Step(1618): len = 70743.1, overlap = 152.25
PHY-3002 : Step(1619): len = 71069.9, overlap = 153
PHY-3002 : Step(1620): len = 71072.1, overlap = 160.5
PHY-3002 : Step(1621): len = 71213.7, overlap = 165.5
PHY-3002 : Step(1622): len = 70876.6, overlap = 165.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.16499e-05
PHY-3002 : Step(1623): len = 75821.1, overlap = 165.75
PHY-3002 : Step(1624): len = 78188.7, overlap = 160.75
PHY-3002 : Step(1625): len = 77719.6, overlap = 151.5
PHY-3002 : Step(1626): len = 77166.8, overlap = 151.25
PHY-3002 : Step(1627): len = 77575.2, overlap = 150.25
PHY-3002 : Step(1628): len = 79039.4, overlap = 153.5
PHY-3002 : Step(1629): len = 79129, overlap = 157
PHY-3002 : Step(1630): len = 77730.6, overlap = 165.75
PHY-3002 : Step(1631): len = 77520, overlap = 175.5
PHY-3002 : Step(1632): len = 78422.6, overlap = 179.75
PHY-3002 : Step(1633): len = 78254.4, overlap = 176
PHY-3002 : Step(1634): len = 77248.3, overlap = 174.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.32998e-05
PHY-3002 : Step(1635): len = 79390.7, overlap = 176.5
PHY-3002 : Step(1636): len = 81468.3, overlap = 163.25
PHY-3002 : Step(1637): len = 81933.7, overlap = 149.5
PHY-3002 : Step(1638): len = 81153.8, overlap = 151
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.26066e-05
PHY-3002 : Step(1639): len = 82719.8, overlap = 151
PHY-3002 : Step(1640): len = 84096.7, overlap = 146.5
PHY-3002 : Step(1641): len = 85174.8, overlap = 153
PHY-3002 : Step(1642): len = 85631.9, overlap = 147.75
PHY-3002 : Step(1643): len = 86312.3, overlap = 151.25
PHY-3002 : Step(1644): len = 86764.3, overlap = 151.25
PHY-3002 : Step(1645): len = 87312.9, overlap = 143.5
PHY-3002 : Step(1646): len = 87601, overlap = 143.5
PHY-3002 : Step(1647): len = 87745.5, overlap = 147.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.44855e-05
PHY-3002 : Step(1648): len = 89210.1, overlap = 143
PHY-3002 : Step(1649): len = 90260.2, overlap = 141.5
PHY-3002 : Step(1650): len = 90312.2, overlap = 137
PHY-3002 : Step(1651): len = 90587.6, overlap = 136.75
PHY-3002 : Step(1652): len = 91557.5, overlap = 131
PHY-3002 : Step(1653): len = 92752.6, overlap = 133
PHY-3002 : Step(1654): len = 93214.2, overlap = 131.75
PHY-3002 : Step(1655): len = 94174.7, overlap = 123.5
PHY-3002 : Step(1656): len = 94164.1, overlap = 123
PHY-3002 : Step(1657): len = 94130.1, overlap = 119.75
PHY-3002 : Step(1658): len = 93932.2, overlap = 113
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000151649
PHY-3002 : Step(1659): len = 94478.2, overlap = 117.5
PHY-3002 : Step(1660): len = 95315.8, overlap = 117.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000228829
PHY-3002 : Step(1661): len = 95413.6, overlap = 113
PHY-3002 : Step(1662): len = 96238.1, overlap = 115
PHY-3002 : Step(1663): len = 97900.9, overlap = 112.5
PHY-3002 : Step(1664): len = 98159.6, overlap = 112
PHY-3002 : Step(1665): len = 98219.5, overlap = 111.5
PHY-3002 : Step(1666): len = 98557.8, overlap = 111.25
PHY-3002 : Step(1667): len = 98666.8, overlap = 111
PHY-3002 : Step(1668): len = 99024.1, overlap = 110.25
PHY-3002 : Step(1669): len = 99170.2, overlap = 110.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000404746
PHY-3002 : Step(1670): len = 99254.3, overlap = 110.25
PHY-3002 : Step(1671): len = 99462, overlap = 110.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000451342
PHY-3002 : Step(1672): len = 99519.5, overlap = 110.25
PHY-3002 : Step(1673): len = 99795.2, overlap = 110
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021789s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47507e-06
PHY-3002 : Step(1674): len = 118167, overlap = 57.25
PHY-3002 : Step(1675): len = 116075, overlap = 58.5
PHY-3002 : Step(1676): len = 113930, overlap = 59.75
PHY-3002 : Step(1677): len = 112559, overlap = 59
PHY-3002 : Step(1678): len = 111104, overlap = 58.5
PHY-3002 : Step(1679): len = 109860, overlap = 61
PHY-3002 : Step(1680): len = 108962, overlap = 59.75
PHY-3002 : Step(1681): len = 107681, overlap = 61.25
PHY-3002 : Step(1682): len = 106783, overlap = 60.75
PHY-3002 : Step(1683): len = 106313, overlap = 60
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95014e-06
PHY-3002 : Step(1684): len = 105992, overlap = 59.5
PHY-3002 : Step(1685): len = 105992, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39003e-05
PHY-3002 : Step(1686): len = 106251, overlap = 58.25
PHY-3002 : Step(1687): len = 106655, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53939e-05
PHY-3002 : Step(1688): len = 106972, overlap = 58.75
PHY-3002 : Step(1689): len = 107728, overlap = 59
PHY-3002 : Step(1690): len = 109296, overlap = 59.25
PHY-3002 : Step(1691): len = 110615, overlap = 59.5
PHY-3002 : Step(1692): len = 111130, overlap = 60.75
PHY-3002 : Step(1693): len = 111545, overlap = 59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07877e-05
PHY-3002 : Step(1694): len = 111876, overlap = 58
PHY-3002 : Step(1695): len = 112317, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000101575
PHY-3002 : Step(1696): len = 113246, overlap = 56.25
PHY-3002 : Step(1697): len = 115913, overlap = 52.25
PHY-3002 : Step(1698): len = 119572, overlap = 44.5
PHY-3002 : Step(1699): len = 119547, overlap = 41.5
PHY-3002 : Step(1700): len = 119702, overlap = 40.5
PHY-3002 : Step(1701): len = 119520, overlap = 37.25
PHY-3002 : Step(1702): len = 119593, overlap = 35
PHY-3002 : Step(1703): len = 119865, overlap = 33.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000203151
PHY-3002 : Step(1704): len = 121265, overlap = 31.5
PHY-3002 : Step(1705): len = 122413, overlap = 30
PHY-3002 : Step(1706): len = 122438, overlap = 29.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000406302
PHY-3002 : Step(1707): len = 124100, overlap = 26.75
PHY-3002 : Step(1708): len = 124935, overlap = 24.5
PHY-3002 : Step(1709): len = 124972, overlap = 22.5
PHY-3002 : Step(1710): len = 124754, overlap = 20.5
PHY-3002 : Step(1711): len = 124494, overlap = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87717e-05
PHY-3002 : Step(1712): len = 124373, overlap = 49.5
PHY-3002 : Step(1713): len = 124568, overlap = 48
PHY-3002 : Step(1714): len = 123714, overlap = 47.25
PHY-3002 : Step(1715): len = 123192, overlap = 45
PHY-3002 : Step(1716): len = 123026, overlap = 44.75
PHY-3002 : Step(1717): len = 122641, overlap = 42
PHY-3002 : Step(1718): len = 122524, overlap = 43.25
PHY-3002 : Step(1719): len = 122405, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.75433e-05
PHY-3002 : Step(1720): len = 123585, overlap = 39
PHY-3002 : Step(1721): len = 124448, overlap = 37
PHY-3002 : Step(1722): len = 125021, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155087
PHY-3002 : Step(1723): len = 127238, overlap = 35.5
PHY-3002 : Step(1724): len = 128049, overlap = 34.25
PHY-3002 : Step(1725): len = 128193, overlap = 34.5
PHY-3002 : Step(1726): len = 128256, overlap = 32.25
PHY-3002 : Step(1727): len = 128326, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.293555s wall, 0.437500s user + 0.218750s system = 0.656250s CPU (223.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339289
PHY-3002 : Step(1728): len = 138242, overlap = 10
PHY-3002 : Step(1729): len = 136521, overlap = 17.25
PHY-3002 : Step(1730): len = 134968, overlap = 22.75
PHY-3002 : Step(1731): len = 133962, overlap = 26.5
PHY-3002 : Step(1732): len = 133406, overlap = 30
PHY-3002 : Step(1733): len = 133099, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000678578
PHY-3002 : Step(1734): len = 133545, overlap = 29.5
PHY-3002 : Step(1735): len = 133700, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00135716
PHY-3002 : Step(1736): len = 134051, overlap = 29.5
PHY-3002 : Step(1737): len = 134198, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.4%)

PHY-3001 : Legalized: Len = 138226, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 4.
PHY-3001 : Final: Len = 138422, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 445288, over cnt = 100(0%), over = 117, worst = 3
PHY-1002 : len = 445344, over cnt = 74(0%), over = 84, worst = 2
PHY-1002 : len = 444136, over cnt = 43(0%), over = 48, worst = 2
PHY-1002 : len = 444032, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End global iterations;  0.837879s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (113.8%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1147 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1235 instances, 1104 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.355963s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1738): len = 140178, overlap = 0
PHY-3002 : Step(1739): len = 140178, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004945s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59009e-05
PHY-3002 : Step(1740): len = 140017, overlap = 0.25
PHY-3002 : Step(1741): len = 140017, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.34341e-05
PHY-3002 : Step(1742): len = 140055, overlap = 1.75
PHY-3002 : Step(1743): len = 140055, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034695s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (180.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111906
PHY-3002 : Step(1744): len = 140080, overlap = 1
PHY-3002 : Step(1745): len = 140080, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008097s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.0%)

PHY-3001 : Legalized: Len = 140154, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 140292, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  10.794323s wall, 24.671875s user + 5.968750s system = 30.640625s CPU (283.9%)

RUN-1004 : used memory is 719 MB, reserved memory is 743 MB, peak memory is 1217 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1028 to 839
PHY-1001 : Pin misalignment score is improved from 839 to 828
PHY-1001 : Pin misalignment score is improved from 828 to 827
PHY-1001 : Pin misalignment score is improved from 827 to 827
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1237 instances
RUN-1001 : 560 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2591 nets
RUN-1001 : 1768 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 444720, over cnt = 103(0%), over = 122, worst = 2
PHY-1002 : len = 444816, over cnt = 78(0%), over = 90, worst = 2
PHY-1002 : len = 443688, over cnt = 45(0%), over = 52, worst = 2
PHY-1002 : len = 443152, over cnt = 35(0%), over = 40, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  1.745326s wall, 1.734375s user + 0.015625s system = 1.750000s CPU (100.3%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 404 to 25
PHY-1001 : End pin swap;  0.057004s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (82.2%)

PHY-1001 : End global routing;  4.348322s wall, 4.375000s user + 0.015625s system = 4.390625s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.689967s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 76656, over cnt = 81(0%), over = 83, worst = 2
PHY-1001 : End Routed; 0.410598s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76048, over cnt = 30(0%), over = 31, worst = 2
PHY-1001 : End DR Iter 1; 0.052428s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (149.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75864, over cnt = 18(0%), over = 19, worst = 2
PHY-1001 : End DR Iter 2; 0.033251s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 75864, over cnt = 16(0%), over = 17, worst = 2
PHY-1001 : End DR Iter 3; 0.021722s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (215.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 75856, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 4; 0.018623s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (83.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 75856, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 5; 0.016566s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 75856, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 0.013750s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.014006s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (557.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 0.017959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.0%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 0.019136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 75888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.018478s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (169.1%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 75904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.016934s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 647376, over cnt = 119(0%), over = 119, worst = 1
PHY-1001 : End Routed; 10.536725s wall, 12.437500s user + 0.390625s system = 12.828125s CPU (121.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 639520, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 0.989276s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (99.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 638288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.145525s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 638280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 638280
PHY-1001 : End DR Iter 3; 0.032810s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.221349s wall, 17.984375s user + 0.671875s system = 18.656250s CPU (115.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.194575s wall, 23.000000s user + 0.703125s system = 23.703125s CPU (111.8%)

RUN-1004 : used memory is 798 MB, reserved memory is 818 MB, peak memory is 1217 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2188
  #lut only          1867   out of   2188   85.33%
  #reg only            74   out of   2188    3.38%
  #lut&reg            247   out of   2188   11.29%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.217836s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (102.6%)

RUN-1004 : used memory is 798 MB, reserved memory is 818 MB, peak memory is 1217 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.433576s wall, 1.328125s user + 0.156250s system = 1.484375s CPU (103.5%)

RUN-1004 : used memory is 1101 MB, reserved memory is 1121 MB, peak memory is 1217 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1237
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2591, pip num: 33166
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1973 valid insts, and 90062 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  5.711447s wall, 36.093750s user + 0.156250s system = 36.250000s CPU (634.7%)

RUN-1004 : used memory is 1103 MB, reserved memory is 1123 MB, peak memory is 1217 MB
RUN-1002 : start command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit competition_code.bit" in  1.771807s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (99.7%)

RUN-1004 : used memory is 1181 MB, reserved memory is 1200 MB, peak memory is 1217 MB
RUN-1002 : start command "program -cable 0 -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -spd 8 -p" in  6.629615s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 1210 MB, reserved memory is 1230 MB, peak memory is 1217 MB
RUN-1003 : finish command "download -bit competition_code.bit -mode jtag -spd 8 -sec 64 -cable 0" in  8.947865s wall, 2.140625s user + 0.078125s system = 2.218750s CPU (24.8%)

RUN-1004 : used memory is 1152 MB, reserved memory is 1171 MB, peak memory is 1217 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit competition_code.bit -mode program_spi -v -spd 8 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit competition_code.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit competition_code.bit" in  2.779011s wall, 2.859375s user + 0.140625s system = 3.000000s CPU (108.0%)

RUN-1004 : used memory is 1402 MB, reserved memory is 1437 MB, peak memory is 1412 MB
RUN-1002 : start command "program_spi -cable 0 -spd 8"
RUN-1003 : finish command "program_spi -cable 0 -spd 8" in  100.550614s wall, 8.000000s user + 3.296875s system = 11.296875s CPU (11.2%)

RUN-1004 : used memory is 1395 MB, reserved memory is 1442 MB, peak memory is 1418 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit competition_code.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  25.383356s wall, 1.046875s user + 0.281250s system = 1.328125s CPU (5.2%)

RUN-1004 : used memory is 1196 MB, reserved memory is 1230 MB, peak memory is 1418 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit competition_code.bit -mode program_spi -v -spd 8 -sec 64 -cable 0" in  132.072079s wall, 13.203125s user + 4.156250s system = 17.359375s CPU (13.1%)

RUN-1004 : used memory is 1154 MB, reserved memory is 1189 MB, peak memory is 1418 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
HDL-1007 : analyze verilog file ov2640_init.v
HDL-1007 : analyze verilog file RGB565_binary.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file vga_output.v
HDL-1007 : analyze verilog file I2C_init.v
HDL-1007 : analyze verilog file ov2640_read.v
HDL-1007 : analyze verilog file img_chahe.v
HDL-1007 : analyze verilog file pll.v
HDL-1007 : analyze verilog file debounce.v
HDL-1007 : analyze verilog file seg_4.v
RUN-1002 : start command "elaborate -top camera_top"
HDL-1007 : elaborate module camera_top in top.v(3)
HDL-1007 : elaborate module RGB565_to_binary in RGB565_binary.v(1)
HDL-1007 : elaborate module debounce in debounce.v(1)
HDL-1007 : elaborate module seg4 in seg_4.v(14)
HDL-1007 : elaborate module ip_pll in pll.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=16,FBCLK_DIV=17,CLKC0_DIV=20,CLKC1_DIV=42,CLKC2_DIV=126,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=19,CLKC1_CPHASE=41,CLKC2_CPHASE=125,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",SYNC_ENABLE="DISABLE") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(986)
HDL-1007 : elaborate module camera_init in ov2640_init.v(14)
HDL-1007 : elaborate module i2c_module in I2C_init.v(2)
HDL-1007 : elaborate module vga_out(IMG_H=162) in vga_output.v(3)
HDL-1007 : elaborate module camera_reader in ov2640_read.v(3)
HDL-1007 : elaborate module img_cache in img_chahe.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=16,DATA_WIDTH_B=16,ADDR_WIDTH_A=16,ADDR_WIDTH_B=16,DATA_DEPTH_A=32800,DATA_DEPTH_B=32800,MODE="PDPW",REGMODE_B="OUTREG") in D:/Anlogic/TD4.6.2/arch/eagle_macro.v(1072)
HDL-1200 : Current top model is camera_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc cam.adc"
RUN-1002 : start command "set_pin_assignment clk_24m  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment cam_data[0]  LOCATION = H15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[1]  LOCATION = J16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[2]  LOCATION = K16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[3]  LOCATION = K15; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[4]  LOCATION = G14; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[5]  LOCATION = H16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[6]  LOCATION = G16; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_data[7]  LOCATION = H13; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment cam_href  LOCATION = F15;  "
RUN-1002 : start command "set_pin_assignment cam_pclk  LOCATION = K12;  "
RUN-1002 : start command "set_pin_assignment cam_pwdn  LOCATION = F14;  "
RUN-1002 : start command "set_pin_assignment cam_rst  LOCATION = F13;  "
RUN-1002 : start command "set_pin_assignment cam_soic  LOCATION = D16; PULLTYPE = PULLUP;  "
RUN-1002 : start command "set_pin_assignment cam_soid  LOCATION = D14;  "
RUN-1002 : start command "set_pin_assignment cam_vsync  LOCATION = E15;  "
RUN-1002 : start command "set_pin_assignment cam_xclk  LOCATION = J12;  "
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = G11;  "
RUN-1002 : start command "set_pin_assignment vga_clk  LOCATION = H2;  "
RUN-1002 : start command "set_pin_assignment vga_hsync  LOCATION = J3;  "
RUN-1002 : start command "set_pin_assignment vga_vsync  LOCATION = J4;  "
RUN-1002 : start command "set_pin_assignment vga_r[0]  LOCATION = L5;  "
RUN-1002 : start command "set_pin_assignment vga_r[1]  LOCATION = L3;  "
RUN-1002 : start command "set_pin_assignment vga_r[2]  LOCATION = M2;  "
RUN-1002 : start command "set_pin_assignment vga_r[3]  LOCATION = M1;  "
RUN-1002 : start command "set_pin_assignment vga_r[4]  LOCATION = L4;  "
RUN-1002 : start command "set_pin_assignment vga_r[5]  LOCATION = K5;  "
RUN-1002 : start command "set_pin_assignment vga_r[6]  LOCATION = K3;  "
RUN-1002 : start command "set_pin_assignment vga_r[7]  LOCATION = K6;  "
RUN-1002 : start command "set_pin_assignment vga_g[0]  LOCATION = L1;  "
RUN-1002 : start command "set_pin_assignment vga_g[1]  LOCATION = K2;  "
RUN-1002 : start command "set_pin_assignment vga_g[2]  LOCATION = K1;  "
RUN-1002 : start command "set_pin_assignment vga_g[3]  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment vga_g[4]  LOCATION = H3;  "
RUN-1002 : start command "set_pin_assignment vga_g[5]  LOCATION = J6;  "
RUN-1002 : start command "set_pin_assignment vga_g[6]  LOCATION = H1;  "
RUN-1002 : start command "set_pin_assignment vga_g[7]  LOCATION = H5;  "
RUN-1002 : start command "set_pin_assignment vga_b[0]  LOCATION = G1;   "
RUN-1002 : start command "set_pin_assignment vga_b[1]  LOCATION = F1;   "
RUN-1002 : start command "set_pin_assignment vga_b[2]  LOCATION = F2;   "
RUN-1002 : start command "set_pin_assignment vga_b[3]  LOCATION = E1;   "
RUN-1002 : start command "set_pin_assignment vga_b[4]  LOCATION = G3;   "
RUN-1002 : start command "set_pin_assignment vga_b[5]  LOCATION = E2;   "
RUN-1002 : start command "set_pin_assignment vga_b[6]  LOCATION = D1;   "
RUN-1002 : start command "set_pin_assignment vga_b[7]  LOCATION = C1;   "
RUN-1002 : start command "set_pin_assignment select[2]  LOCATION = T5;  "
RUN-1002 : start command "set_pin_assignment select[1]  LOCATION = R5;  "
RUN-1002 : start command "set_pin_assignment select[0]  LOCATION = T4;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[0]  LOCATION = J13;  "
RUN-1002 : start command "set_pin_assignment ch_threhold[1]  LOCATION = G12;  "
RUN-1002 : start command "set_pin_assignment sm_bit[3]  LOCATION = F3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[2]  LOCATION = C2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[1]  LOCATION = C3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_bit[0]  LOCATION = B1; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[7]  LOCATION = A2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[6]  LOCATION = B2; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[5]  LOCATION = D3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[4]  LOCATION = F5; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[3]  LOCATION = E4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[2]  LOCATION = F4; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[1]  LOCATION = B3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "set_pin_assignment sm_seg[0]  LOCATION = E3; IOSTANDARD = LVCMOS33;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "camera_top"
SYN-1012 : SanityCheck: Model "RGB565_to_binary"
SYN-1012 : SanityCheck: Model "camera_init"
SYN-1012 : SanityCheck: Model "i2c_module"
SYN-1012 : SanityCheck: Model "camera_reader"
SYN-1012 : SanityCheck: Model "debounce"
SYN-1012 : SanityCheck: Model "img_cache"
SYN-1012 : SanityCheck: Model "ip_pll"
SYN-1012 : SanityCheck: Model "seg4"
SYN-1012 : SanityCheck: Model "vga_out(IMG_H=162)"
SYN-1043 : Mark ip_pll as IO macro for instance bufg_feedback
SYN-1016 : Merged 31 instances.
SYN-1016 : Merged 52 instances.
SYN-1016 : Merged 243 instances.
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b0", d: "n78[0]", q: "num_in[0]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b1", d: "n78[1]", q: "num_in[1]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b2", d: "n78[2]", q: "num_in[2]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b3", d: "n78[3]", q: "num_in[3]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b4", d: "n78[4]", q: "num_in[4]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b5", d: "n78[5]", q: "num_in[5]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b6", d: "n78[6]", q: "num_in[6]" // seg_4.v(84)
SYN-5015 WARNING: Found latch in "seg4", name: "reg0_b7", d: "n78[7]", q: "num_in[7]" // seg_4.v(84)
SYN-1011 : Flatten model camera_top
SYN-1011 : Flatten model RGB565_to_binary
SYN-1011 : Flatten model camera_init
SYN-1011 : Flatten model i2c_module
SYN-1016 : Merged 3 instances.
SYN-1011 : Flatten model camera_reader
SYN-1011 : Flatten model debounce
SYN-1011 : Flatten model img_cache
SYN-1011 : Flatten model ip_pll
SYN-1011 : Flatten model seg4
SYN-1011 : Flatten model vga_out(IMG_H=162)
SYN-1016 : Merged 22 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5091/189 useful/useless nets, 4529/56 useful/useless insts
SYN-1019 : Optimized 6 mux instances.
SYN-1021 : Optimized 19 onehot mux instances.
SYN-1020 : Optimized 941 distributor mux.
SYN-1016 : Merged 3331 instances.
SYN-1015 : Optimize round 1, 4614 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 5493/221 useful/useless nets, 4942/2141 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 2224 better
SYN-1014 : Optimize round 3
SYN-1032 : 5492/0 useful/useless nets, 4941/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.321312s wall, 2.156250s user + 0.031250s system = 2.187500s CPU (94.2%)

RUN-1004 : used memory is 733 MB, reserved memory is 772 MB, peak memory is 1418 MB
RUN-1002 : start command "report_area -file competition_code_rtl.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Gate Statistics
#Basic gates         3685
  #and               1969
  #nand                 0
  #or                 593
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                298
  #bufif1               1
  #MX21               516
  #FADD                 0
  #DFF                300
  #LATCH                8
#MACRO_ADD            103
#MACRO_EQ             240
#MACRO_MULT             1
#MACRO_MUX            907

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module     |gates  |seq    |macros |
+---------------------------------------------+
|top      |camera_top |3376   |308    |346    |
+---------------------------------------------+

RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_rtl.db" in  1.031301s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (98.5%)

RUN-1004 : used memory is 734 MB, reserved memory is 773 MB, peak memory is 1418 MB
RUN-1002 : start command "optimize_gate -packarea competition_code_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 62 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_img/inst"
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6160/1 useful/useless nets, 5353/0 useful/useless insts
SYN-1016 : Merged 217 instances.
SYN-2571 : Optimize after map_dsp, round 1, 217 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5943/0 useful/useless nets, 5136/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 8258/0 useful/useless nets, 7530/0 useful/useless insts
SYN-1016 : Merged 1971 instances.
SYN-2501 : Optimize round 1, 3855 better
SYN-2501 : Optimize round 2
SYN-1032 : 6270/0 useful/useless nets, 5559/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 99 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 6 ROM instances
SYN-1032 : 9297/23 useful/useless nets, 8586/13 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 31441, tnet num: 9271, tinst num: 8540, tnode num: 35917, tedge num: 47554.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 483 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1268 (3.78), #lev = 23 (4.24)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.64 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 7040 instances into 1182 LUTs, name keeping = 43%.
SYN-3001 : Mapper removed 14 lut buffers
SYN-1001 : Packing model "camera_top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3366/1 useful/useless nets, 2659/2 useful/useless insts
SYN-1015 : Optimize round 1, 6 better
SYN-1014 : Optimize round 2
SYN-1032 : 3363/0 useful/useless nets, 2656/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 41 carry chain into lslice
SYN-4007 : Packing 580 adder to BLE ...
SYN-4008 : Packed 580 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1174 LUT to BLE ...
SYN-4008 : Packed 1174 LUT and 183 SEQ to BLE.
SYN-4003 : Packing 127 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (127 nodes)...
SYN-4004 : #1: Packed 51 SEQ (1334 nodes)...
SYN-4005 : Packed 51 SEQ with LUT/SLICE
SYN-4006 : 954 single LUT's are left
SYN-4006 : 76 single SEQ's are left
SYN-4011 : Packing model "camera_top" (AL_USER_NORMAL) with 1250/1811 primitive instances ...
RUN-1002 : start command "report_area -file competition_code_gate.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2102   out of  19600   10.72%
#reg                  311   out of  19600    1.59%
#le                  2166
  #lut only          1855   out of   2166   85.64%
  #reg only            64   out of   2166    2.95%
  #lut&reg            247   out of   2166   11.40%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------+
|Instance |Module     |le    |lut   |seq   |
+------------------------------------------+
|top      |camera_top |2166  |2102  |311   |
+------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea competition_code_gate.area" in  5.781239s wall, 5.437500s user + 0.078125s system = 5.515625s CPU (95.4%)

RUN-1004 : used memory is 747 MB, reserved memory is 783 MB, peak memory is 1418 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model camera_top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "read_sdc cam.sdc"
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name u_pll/pll_inst.refclk -period 41.667 "
RUN-1102 : create_clock: clock name: u_pll/pll_inst.refclk, type: 0, period: 41667, rise: 0, fall: 20833.
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock u_pll/pll_inst.refclk -divide_by 1.976 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock u_pll/pll_inst.refclk -multiply_by 1.063 "
RUN-1002 : start command "get_pins u_pll/pll_inst.refclk"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock u_pll/pll_inst.refclk -divide_by 5.929 "
RUN-1104 : Import SDC file cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db competition_code_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_gate.db" in  1.653577s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (100.2%)

RUN-1004 : used memory is 747 MB, reserved memory is 783 MB, peak memory is 1418 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (99 clock/control pins, 2 other pins).
SYN-4027 : Net clk_cam is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net clk_sccb is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_pad is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_pad is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_pad" drive clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drive clk pins.
SYN-4024 : Net "u_camera_init/u_i2c_write/divider2[7]" drive clk pins.
SYN-4024 : Net "camera_wrreq" drive clk pins.
SYN-4024 : Net "u_seg4/n79" drive clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_pad as clock net
SYN-4025 : Tag rtl::Net camera_wrreq as clock net
SYN-4025 : Tag rtl::Net clk_24m_pad as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_sccb as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_seg4/n79 as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 25 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/u_i2c_write/divider2[7] to drive 14 clock pins.
SYN-4015 : Create BUFG instance for clk Net camera_wrreq to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_seg4/n79 to drive 8 clock pins.
PHY-1001 : Populate physical database.
RUN-1001 : There are total 1221 instances
RUN-1001 : 544 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2575 nets
RUN-1001 : 1773 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 93 nets have [6 - 10] pins
RUN-1001 : 76 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1219 instances, 1088 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11797, tnet num: 2573, tinst num: 1219, tnode num: 12919, tedge num: 20353.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2573 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.394421s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (103.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 786865
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1746): len = 615783, overlap = 139.5
PHY-3002 : Step(1747): len = 531343, overlap = 139.5
PHY-3002 : Step(1748): len = 479356, overlap = 135
PHY-3002 : Step(1749): len = 435130, overlap = 135
PHY-3002 : Step(1750): len = 396276, overlap = 135
PHY-3002 : Step(1751): len = 362935, overlap = 136.5
PHY-3002 : Step(1752): len = 331444, overlap = 135
PHY-3002 : Step(1753): len = 303132, overlap = 136.5
PHY-3002 : Step(1754): len = 276877, overlap = 138.25
PHY-3002 : Step(1755): len = 248365, overlap = 140.25
PHY-3002 : Step(1756): len = 225378, overlap = 142.75
PHY-3002 : Step(1757): len = 203558, overlap = 145.5
PHY-3002 : Step(1758): len = 179303, overlap = 143.75
PHY-3002 : Step(1759): len = 159071, overlap = 150.75
PHY-3002 : Step(1760): len = 139858, overlap = 151.5
PHY-3002 : Step(1761): len = 123289, overlap = 152.75
PHY-3002 : Step(1762): len = 109517, overlap = 153.25
PHY-3002 : Step(1763): len = 93968.4, overlap = 160.75
PHY-3002 : Step(1764): len = 80261.9, overlap = 171.5
PHY-3002 : Step(1765): len = 73392.6, overlap = 178.5
PHY-3002 : Step(1766): len = 63658.1, overlap = 187.25
PHY-3002 : Step(1767): len = 57401.3, overlap = 199
PHY-3002 : Step(1768): len = 52091.1, overlap = 209.5
PHY-3002 : Step(1769): len = 47164.1, overlap = 216.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.47764e-06
PHY-3002 : Step(1770): len = 63561.9, overlap = 216.75
PHY-3002 : Step(1771): len = 75856, overlap = 204
PHY-3002 : Step(1772): len = 69175, overlap = 202.75
PHY-3002 : Step(1773): len = 67876.9, overlap = 202.5
PHY-3002 : Step(1774): len = 68881.9, overlap = 196.75
PHY-3002 : Step(1775): len = 65061.7, overlap = 183.25
PHY-3002 : Step(1776): len = 61879.9, overlap = 172.5
PHY-3002 : Step(1777): len = 58950.4, overlap = 174.5
PHY-3002 : Step(1778): len = 57835.9, overlap = 180.5
PHY-3002 : Step(1779): len = 57359.9, overlap = 181.25
PHY-3002 : Step(1780): len = 57337, overlap = 181.5
PHY-3002 : Step(1781): len = 56580.9, overlap = 177.75
PHY-3002 : Step(1782): len = 55862.2, overlap = 178.5
PHY-3002 : Step(1783): len = 55438.7, overlap = 174
PHY-3002 : Step(1784): len = 55667.9, overlap = 173.75
PHY-3002 : Step(1785): len = 55979.7, overlap = 171.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.95528e-06
PHY-3002 : Step(1786): len = 60776.3, overlap = 169
PHY-3002 : Step(1787): len = 63179.3, overlap = 175.5
PHY-3002 : Step(1788): len = 62644.5, overlap = 173.5
PHY-3002 : Step(1789): len = 61715.2, overlap = 162
PHY-3002 : Step(1790): len = 61400.5, overlap = 154.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.82496e-06
PHY-3002 : Step(1791): len = 65642.4, overlap = 156.75
PHY-3002 : Step(1792): len = 70268, overlap = 159.25
PHY-3002 : Step(1793): len = 72863.4, overlap = 160.25
PHY-3002 : Step(1794): len = 71128, overlap = 164.75
PHY-3002 : Step(1795): len = 70743.1, overlap = 152.25
PHY-3002 : Step(1796): len = 71069.9, overlap = 153
PHY-3002 : Step(1797): len = 71072.1, overlap = 160.5
PHY-3002 : Step(1798): len = 71213.7, overlap = 165.5
PHY-3002 : Step(1799): len = 70876.6, overlap = 165.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.16499e-05
PHY-3002 : Step(1800): len = 75821.1, overlap = 165.75
PHY-3002 : Step(1801): len = 78188.7, overlap = 160.75
PHY-3002 : Step(1802): len = 77719.6, overlap = 151.5
PHY-3002 : Step(1803): len = 77166.8, overlap = 151.25
PHY-3002 : Step(1804): len = 77575.2, overlap = 150.25
PHY-3002 : Step(1805): len = 79039.4, overlap = 153.5
PHY-3002 : Step(1806): len = 79129, overlap = 157
PHY-3002 : Step(1807): len = 77730.6, overlap = 165.75
PHY-3002 : Step(1808): len = 77520, overlap = 175.5
PHY-3002 : Step(1809): len = 78422.6, overlap = 179.75
PHY-3002 : Step(1810): len = 78254.4, overlap = 176
PHY-3002 : Step(1811): len = 77248.3, overlap = 174.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.32998e-05
PHY-3002 : Step(1812): len = 79390.7, overlap = 176.5
PHY-3002 : Step(1813): len = 81468.3, overlap = 163.25
PHY-3002 : Step(1814): len = 81933.7, overlap = 149.5
PHY-3002 : Step(1815): len = 81153.8, overlap = 151
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.26066e-05
PHY-3002 : Step(1816): len = 82719.8, overlap = 151
PHY-3002 : Step(1817): len = 84096.7, overlap = 146.5
PHY-3002 : Step(1818): len = 85174.8, overlap = 153
PHY-3002 : Step(1819): len = 85631.9, overlap = 147.75
PHY-3002 : Step(1820): len = 86312.3, overlap = 151.25
PHY-3002 : Step(1821): len = 86764.3, overlap = 151.25
PHY-3002 : Step(1822): len = 87312.9, overlap = 143.5
PHY-3002 : Step(1823): len = 87601, overlap = 143.5
PHY-3002 : Step(1824): len = 87745.5, overlap = 147.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.44855e-05
PHY-3002 : Step(1825): len = 89210.1, overlap = 143
PHY-3002 : Step(1826): len = 90260.2, overlap = 141.5
PHY-3002 : Step(1827): len = 90312.2, overlap = 137
PHY-3002 : Step(1828): len = 90587.6, overlap = 136.75
PHY-3002 : Step(1829): len = 91557.5, overlap = 131
PHY-3002 : Step(1830): len = 92752.6, overlap = 133
PHY-3002 : Step(1831): len = 93214.2, overlap = 131.75
PHY-3002 : Step(1832): len = 94174.7, overlap = 123.5
PHY-3002 : Step(1833): len = 94164.1, overlap = 123
PHY-3002 : Step(1834): len = 94130.1, overlap = 119.75
PHY-3002 : Step(1835): len = 93932.2, overlap = 113
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000151649
PHY-3002 : Step(1836): len = 94478.2, overlap = 117.5
PHY-3002 : Step(1837): len = 95315.8, overlap = 117.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000228829
PHY-3002 : Step(1838): len = 95413.6, overlap = 113
PHY-3002 : Step(1839): len = 96238.1, overlap = 115
PHY-3002 : Step(1840): len = 97900.9, overlap = 112.5
PHY-3002 : Step(1841): len = 98159.6, overlap = 112
PHY-3002 : Step(1842): len = 98219.5, overlap = 111.5
PHY-3002 : Step(1843): len = 98557.8, overlap = 111.25
PHY-3002 : Step(1844): len = 98666.8, overlap = 111
PHY-3002 : Step(1845): len = 99024.1, overlap = 110.25
PHY-3002 : Step(1846): len = 99170.2, overlap = 110.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000404746
PHY-3002 : Step(1847): len = 99254.3, overlap = 110.25
PHY-3002 : Step(1848): len = 99462, overlap = 110.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000451342
PHY-3002 : Step(1849): len = 99519.5, overlap = 110.25
PHY-3002 : Step(1850): len = 99795.2, overlap = 110
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021068s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (148.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47507e-06
PHY-3002 : Step(1851): len = 118167, overlap = 57.25
PHY-3002 : Step(1852): len = 116075, overlap = 58.5
PHY-3002 : Step(1853): len = 113930, overlap = 59.75
PHY-3002 : Step(1854): len = 112559, overlap = 59
PHY-3002 : Step(1855): len = 111104, overlap = 58.5
PHY-3002 : Step(1856): len = 109860, overlap = 61
PHY-3002 : Step(1857): len = 108962, overlap = 59.75
PHY-3002 : Step(1858): len = 107681, overlap = 61.25
PHY-3002 : Step(1859): len = 106783, overlap = 60.75
PHY-3002 : Step(1860): len = 106313, overlap = 60
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95014e-06
PHY-3002 : Step(1861): len = 105992, overlap = 59.5
PHY-3002 : Step(1862): len = 105992, overlap = 59.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.39003e-05
PHY-3002 : Step(1863): len = 106251, overlap = 58.25
PHY-3002 : Step(1864): len = 106655, overlap = 57.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.53939e-05
PHY-3002 : Step(1865): len = 106972, overlap = 58.75
PHY-3002 : Step(1866): len = 107728, overlap = 59
PHY-3002 : Step(1867): len = 109296, overlap = 59.25
PHY-3002 : Step(1868): len = 110615, overlap = 59.5
PHY-3002 : Step(1869): len = 111130, overlap = 60.75
PHY-3002 : Step(1870): len = 111545, overlap = 59
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.07877e-05
PHY-3002 : Step(1871): len = 111876, overlap = 58
PHY-3002 : Step(1872): len = 112317, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000101575
PHY-3002 : Step(1873): len = 113246, overlap = 56.25
PHY-3002 : Step(1874): len = 115913, overlap = 52.25
PHY-3002 : Step(1875): len = 119572, overlap = 44.5
PHY-3002 : Step(1876): len = 119547, overlap = 41.5
PHY-3002 : Step(1877): len = 119702, overlap = 40.5
PHY-3002 : Step(1878): len = 119520, overlap = 37.25
PHY-3002 : Step(1879): len = 119593, overlap = 35
PHY-3002 : Step(1880): len = 119865, overlap = 33.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000203151
PHY-3002 : Step(1881): len = 121265, overlap = 31.5
PHY-3002 : Step(1882): len = 122413, overlap = 30
PHY-3002 : Step(1883): len = 122438, overlap = 29.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000406302
PHY-3002 : Step(1884): len = 124100, overlap = 26.75
PHY-3002 : Step(1885): len = 124935, overlap = 24.5
PHY-3002 : Step(1886): len = 124972, overlap = 22.5
PHY-3002 : Step(1887): len = 124754, overlap = 20.5
PHY-3002 : Step(1888): len = 124494, overlap = 20
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87717e-05
PHY-3002 : Step(1889): len = 124373, overlap = 49.5
PHY-3002 : Step(1890): len = 124568, overlap = 48
PHY-3002 : Step(1891): len = 123714, overlap = 47.25
PHY-3002 : Step(1892): len = 123192, overlap = 45
PHY-3002 : Step(1893): len = 123026, overlap = 44.75
PHY-3002 : Step(1894): len = 122641, overlap = 42
PHY-3002 : Step(1895): len = 122524, overlap = 43.25
PHY-3002 : Step(1896): len = 122405, overlap = 42
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.75433e-05
PHY-3002 : Step(1897): len = 123585, overlap = 39
PHY-3002 : Step(1898): len = 124448, overlap = 37
PHY-3002 : Step(1899): len = 125021, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155087
PHY-3002 : Step(1900): len = 127238, overlap = 35.5
PHY-3002 : Step(1901): len = 128049, overlap = 34.25
PHY-3002 : Step(1902): len = 128193, overlap = 34.5
PHY-3002 : Step(1903): len = 128256, overlap = 32.25
PHY-3002 : Step(1904): len = 128326, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.859037s wall, 1.062500s user + 0.578125s system = 1.640625s CPU (191.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.933388
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000339289
PHY-3002 : Step(1905): len = 138242, overlap = 10
PHY-3002 : Step(1906): len = 136521, overlap = 17.25
PHY-3002 : Step(1907): len = 134968, overlap = 22.75
PHY-3002 : Step(1908): len = 133962, overlap = 26.5
PHY-3002 : Step(1909): len = 133406, overlap = 30
PHY-3002 : Step(1910): len = 133099, overlap = 29.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000678578
PHY-3002 : Step(1911): len = 133545, overlap = 29.5
PHY-3002 : Step(1912): len = 133700, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00135716
PHY-3002 : Step(1913): len = 134051, overlap = 29.5
PHY-3002 : Step(1914): len = 134198, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037929s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.4%)

PHY-3001 : Legalized: Len = 138226, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : 6 instances has been re-located, deltaX = 6, deltaY = 4.
PHY-3001 : Final: Len = 138422, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 445288, over cnt = 100(0%), over = 117, worst = 3
PHY-1002 : len = 445344, over cnt = 74(0%), over = 84, worst = 2
PHY-1002 : len = 444136, over cnt = 43(0%), over = 48, worst = 2
PHY-1002 : len = 444032, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 404424, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End global iterations;  1.222896s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (108.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 62 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1147 has valid locations, 19 needs to be replaced
PHY-3001 : design contains 1235 instances, 1104 slices, 96 macros(431 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488536s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 140440
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 11%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1915): len = 140178, overlap = 0
PHY-3002 : Step(1916): len = 140178, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.59009e-05
PHY-3002 : Step(1917): len = 140017, overlap = 0.25
PHY-3002 : Step(1918): len = 140017, overlap = 0.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.34341e-05
PHY-3002 : Step(1919): len = 140055, overlap = 1.75
PHY-3002 : Step(1920): len = 140055, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032703s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (238.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.932408
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000111906
PHY-3002 : Step(1921): len = 140080, overlap = 1
PHY-3002 : Step(1922): len = 140080, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008956s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (348.9%)

PHY-3001 : Legalized: Len = 140154, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : 3 instances has been re-located, deltaX = 3, deltaY = 1.
PHY-3001 : Final: Len = 140292, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  17.668822s wall, 39.062500s user + 9.406250s system = 48.468750s CPU (274.3%)

RUN-1004 : used memory is 754 MB, reserved memory is 789 MB, peak memory is 1418 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 1028 to 839
PHY-1001 : Pin misalignment score is improved from 839 to 828
PHY-1001 : Pin misalignment score is improved from 828 to 827
PHY-1001 : Pin misalignment score is improved from 827 to 827
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1237 instances
RUN-1001 : 560 mslices, 544 lslices, 62 pads, 61 brams, 1 dsps
RUN-1001 : There are total 2591 nets
RUN-1001 : 1768 nets have 2 pins
RUN-1001 : 537 nets have [3 - 5] pins
RUN-1001 : 99 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 96 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 444720, over cnt = 103(0%), over = 122, worst = 2
PHY-1002 : len = 444816, over cnt = 78(0%), over = 90, worst = 2
PHY-1002 : len = 443688, over cnt = 45(0%), over = 52, worst = 2
PHY-1002 : len = 443152, over cnt = 35(0%), over = 40, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 404336, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  2.238027s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (101.2%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 404 to 25
PHY-1001 : End pin swap;  0.069966s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.7%)

PHY-1001 : End global routing;  5.460631s wall, 5.453125s user + 0.062500s system = 5.515625s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 43672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.866197s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (93.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 12% nets.
PHY-1002 : len = 76656, over cnt = 81(0%), over = 83, worst = 2
PHY-1001 : End Routed; 0.496874s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (97.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 76048, over cnt = 30(0%), over = 31, worst = 2
PHY-1001 : End DR Iter 1; 0.063110s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (198.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 75864, over cnt = 18(0%), over = 19, worst = 2
PHY-1001 : End DR Iter 2; 0.055262s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (141.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 75864, over cnt = 16(0%), over = 17, worst = 2
PHY-1001 : End DR Iter 3; 0.032689s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 75856, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 4; 0.028795s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 75856, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 5; 0.023490s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (199.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 75856, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 6; 0.018269s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.5%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 0.019079s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 8; 0.021279s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (146.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 75856, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 9; 0.027725s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.4%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 75888, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.027140s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.1%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1002 : len = 75904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 11; 0.022060s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (212.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 84% nets.
PHY-1002 : len = 647376, over cnt = 119(0%), over = 119, worst = 1
PHY-1001 : End Routed; 14.266982s wall, 17.218750s user + 0.750000s system = 17.968750s CPU (125.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 639520, over cnt = 29(0%), over = 29, worst = 1
PHY-1001 : End DR Iter 1; 1.190476s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (103.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 638288, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 2; 0.235657s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 638280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 638280
PHY-1001 : End DR Iter 3; 0.070676s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.422594s wall, 24.031250s user + 1.187500s system = 25.218750s CPU (117.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  27.636598s wall, 30.187500s user + 1.265625s system = 31.453125s CPU (113.8%)

RUN-1004 : used memory is 822 MB, reserved memory is 856 MB, peak memory is 1418 MB
RUN-1002 : start command "report_area -io_info -file competition_code_phy.area"
RUN-1001 : standard
***Report Model: camera_top***

IO Statistics
#IO                    62
  #input               18
  #output              43
  #inout                1

Utilization Statistics
#lut                 2114   out of  19600   10.79%
#reg                  321   out of  19600    1.64%
#le                  2188
  #lut only          1867   out of   2188   85.33%
  #reg only            74   out of   2188    3.38%
  #lut&reg            247   out of   2188   11.29%
#dsp                    1   out of     29    3.45%
#bram                  61   out of     64   95.31%
  #bram9k              61
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   62   out of    188   32.98%
  #ireg                 2
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db competition_code_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db competition_code_pr.db" in  1.462455s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (99.4%)

RUN-1004 : used memory is 822 MB, reserved memory is 856 MB, peak memory is 1418 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model camera_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 11883, tnet num: 2589, tinst num: 1235, tnode num: 13051, tedge num: 20481.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 124 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_pad will be routed on clock mesh
PHY-1001 : clock net camera_wrreq_gclk_net will be merged with clock camera_wrreq
PHY-1001 : net clk_24m_pad will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock u_pll/clk0_buf
PHY-1001 : net clk_sccb will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_gclk_net will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/u_i2c_write/divider2[7]_gclk_net will be merged with clock u_camera_init/u_i2c_write/divider2[7]
PHY-1001 : clock net u_seg4/n79_gclk_net will be merged with clock u_seg4/n79
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 9, clk_num = 5.
TMR-5009 WARNING: There are(is) 5 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in competition_code_phy.timing, timing summary in competition_code_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file competition_code_phy.timing" in  1.742097s wall, 1.546875s user + 0.140625s system = 1.687500s CPU (96.9%)

RUN-1004 : used memory is 1126 MB, reserved memory is 1159 MB, peak memory is 1418 MB
RUN-1002 : start command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1237
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2591, pip num: 33166
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1973 valid insts, and 90062 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file competition_code.bit.
RUN-1003 : finish command "bitgen -bit competition_code.bit -version 0X00 -g ucode:00000000110001110000000000000000" in  6.989858s wall, 42.171875s user + 0.203125s system = 42.375000s CPU (606.2%)

RUN-1004 : used memory is 1134 MB, reserved memory is 1166 MB, peak memory is 1418 MB
RUN-1002 : start command "download -bit competition_code.bit -mode program_spi -v -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit competition_code.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit competition_code.bit" in  3.303641s wall, 3.171875s user + 0.125000s system = 3.296875s CPU (99.8%)

RUN-1004 : used memory is 1433 MB, reserved memory is 1480 MB, peak memory is 1443 MB
RUN-1002 : start command "program_spi -cable 0 -spd 9"
RUN-1003 : finish command "program_spi -cable 0 -spd 9" in  117.777419s wall, 15.171875s user + 4.156250s system = 19.328125s CPU (16.4%)

RUN-1004 : used memory is 1350 MB, reserved memory is 1480 MB, peak memory is 1444 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit competition_code.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.896455s wall, 1.609375s user + 0.953125s system = 2.562500s CPU (9.5%)

RUN-1004 : used memory is 1176 MB, reserved memory is 1296 MB, peak memory is 1444 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit competition_code.bit -mode program_spi -v -spd 9 -sec 64 -cable 0" in  152.616731s wall, 22.500000s user + 5.921875s system = 28.421875s CPU (18.6%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1234 MB, peak memory is 1444 MB
GUI-1001 : Download success!
