{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501515488383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501515488399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 17:38:08 2017 " "Processing started: Mon Jul 31 17:38:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501515488399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515488399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off sampler -c sampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515488399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501515488929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501515488929 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios_sampler.qsys " "Elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515497262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:20 Progress: Loading sampler/nios_sampler.qsys " "2017.07.31.17:38:20 Progress: Loading sampler/nios_sampler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515500710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:21 Progress: Reading input file " "2017.07.31.17:38:21 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515501067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:21 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.07.31.17:38:21 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515501145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:21 Progress: Parameterizing module clk_0 " "2017.07.31.17:38:21 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515501812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:21 Progress: Adding cpu \[altera_nios2_gen2 17.0\] " "2017.07.31.17:38:21 Progress: Adding cpu \[altera_nios2_gen2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515501812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing module cpu " "2017.07.31.17:38:22 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\] " "2017.07.31.17:38:22 Progress: Adding cpu_memory \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing module cpu_memory " "2017.07.31.17:38:22 Progress: Parameterizing module cpu_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\] " "2017.07.31.17:38:22 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing module jtag_uart_0 " "2017.07.31.17:38:22 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2017.07.31.17:38:22 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing module pio_0 " "2017.07.31.17:38:22 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.07.31.17:38:22 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing module sdram " "2017.07.31.17:38:22 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.0\] " "2017.07.31.17:38:22 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing module sys_sdram_pll_0 " "2017.07.31.17:38:22 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Building connections " "2017.07.31.17:38:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Parameterizing connections " "2017.07.31.17:38:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:22 Progress: Validating " "2017.07.31.17:38:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515502283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.17:38:23 Progress: Done reading input file " "2017.07.31.17:38:23 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515503253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios_sampler.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515503799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios_sampler.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515503799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler.sys_sdram_pll_0: Refclk Freq: 50.0 " "Nios_sampler.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515503799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH " "Nios_sampler: Generating nios_sampler \"nios_sampler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515504420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"nios_sampler\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Starting RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0001_cpu_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \] " "Cpu_memory:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_sampler_cpu_memory --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0001_cpu_memory_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0001_cpu_memory_gen//nios_sampler_cpu_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory' " "Cpu_memory: Done RTL generation for module 'nios_sampler_cpu_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\" " "Cpu_memory: \"nios_sampler\" instantiated altera_avalon_onchip_memory2 \"cpu_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_sampler_jtag_uart_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0002_jtag_uart_0_gen//nios_sampler_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515507879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios_sampler_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios_sampler\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Starting RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_sampler_pio_0 --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0003_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0003_pio_0_gen//nios_sampler_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'nios_sampler_pio_0' " "Pio_0: Done RTL generation for module 'nios_sampler_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"nios_sampler\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios_sampler_sdram' " "Sdram: Starting RTL generation for module 'nios_sampler_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sampler_sdram --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0004_sdram_gen//nios_sampler_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_sampler_sdram --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0004_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0004_sdram_gen//nios_sampler_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios_sampler_sdram' " "Sdram: Done RTL generation for module 'nios_sampler_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios_sampler\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios_sampler\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"nios_sampler\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"nios_sampler\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515508875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515509963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515510077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515510207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515510321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515510443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios_sampler\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515511169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios_sampler\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515511169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios_sampler\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515511185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Starting RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515511200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0007_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_sampler_cpu_cpu --dir=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/Ronald/AppData/Local/Temp/alt7378_1661667648487577581.dir/0007_cpu_gen//nios_sampler_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515511200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:31 (*) Starting Nios II generation " "Cpu: # 2017.07.31 17:38:31 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:31 (*)   Checking for plaintext license. " "Cpu: # 2017.07.31 17:38:31 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/ " "Cpu: # 2017.07.31 17:38:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2017.07.31 17:38:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2017.07.31 17:38:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   Plaintext license not found. " "Cpu: # 2017.07.31 17:38:32 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2017.07.31 17:38:32 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   Elaborating CPU configuration settings " "Cpu: # 2017.07.31 17:38:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:32 (*)   Creating all objects for CPU " "Cpu: # 2017.07.31 17:38:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:33 (*)   Generating RTL from CPU objects " "Cpu: # 2017.07.31 17:38:33 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:33 (*)   Creating plain-text RTL " "Cpu: # 2017.07.31 17:38:33 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2017.07.31 17:38:33 (*) Done Nios II generation " "Cpu: # 2017.07.31 17:38:33 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu' " "Cpu: Done RTL generation for module 'nios_sampler_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513672 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/Ronald/Documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515513893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515514106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515514278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515514294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515514299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_sampler: Done \"nios_sampler\" with 37 modules, 59 files " "Nios_sampler: Done \"nios_sampler\" with 37 modules, 59 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515514299 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios_sampler.qsys " "Finished elaborating Qsys system entity \"nios_sampler.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515515231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/nios_sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/nios_sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler " "Found entity 1: nios_sampler" {  } { { "nios_sampler/synthesis/nios_sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_irq_mapper " "Found entity 1: nios_sampler_irq_mapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0 " "Found entity 1: nios_sampler_mm_interconnect_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_004" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515474 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_mux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux_003" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_rsp_demux " "Found entity 1: nios_sampler_mm_interconnect_0_rsp_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux_003" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_mux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_mux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_cmd_demux " "Found entity 1: nios_sampler_mm_interconnect_0_cmd_demux" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515521 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515521 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515521 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515521 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_006_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_006 " "Found entity 2: nios_sampler_mm_interconnect_0_router_006" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_005_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_005 " "Found entity 2: nios_sampler_mm_interconnect_0_router_005" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_002_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_002 " "Found entity 2: nios_sampler_mm_interconnect_0_router_002" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_001_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router_001 " "Found entity 2: nios_sampler_mm_interconnect_0_router_001" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_sampler_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_sampler_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_sampler_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_mm_interconnect_0_router_default_decode " "Found entity 1: nios_sampler_mm_interconnect_0_router_default_decode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_mm_interconnect_0_router " "Found entity 2: nios_sampler_mm_interconnect_0_router" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sys_sdram_pll_0 " "Found entity 1: nios_sampler_sys_sdram_pll_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_sdram_input_efifo_module " "Found entity 1: nios_sampler_sdram_input_efifo_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_sdram " "Found entity 2: nios_sampler_sdram" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_pio_0 " "Found entity 1: nios_sampler_pio_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_sampler_jtag_uart_0_sim_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_jtag_uart_0_scfifo_w " "Found entity 2: nios_sampler_jtag_uart_0_scfifo_w" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_sampler_jtag_uart_0_sim_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_jtag_uart_0_scfifo_r " "Found entity 4: nios_sampler_jtag_uart_0_scfifo_r" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_jtag_uart_0 " "Found entity 5: nios_sampler_jtag_uart_0" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_memory " "Found entity 1: nios_sampler_cpu_memory" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu " "Found entity 1: nios_sampler_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_register_bank_a_module " "Found entity 1: nios_sampler_cpu_cpu_register_bank_a_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_sampler_cpu_cpu_register_bank_b_module " "Found entity 2: nios_sampler_cpu_cpu_register_bank_b_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_sampler_cpu_cpu_nios2_oci_debug " "Found entity 3: nios_sampler_cpu_cpu_nios2_oci_debug" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_sampler_cpu_cpu_nios2_oci_break " "Found entity 4: nios_sampler_cpu_cpu_nios2_oci_break" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_sampler_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios_sampler_cpu_cpu_nios2_oci_xbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_sampler_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios_sampler_cpu_cpu_nios2_oci_dbrk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_sampler_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios_sampler_cpu_cpu_nios2_oci_itrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_sampler_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios_sampler_cpu_cpu_nios2_oci_td_mode" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_sampler_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios_sampler_cpu_cpu_nios2_oci_dtrace" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_sampler_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios_sampler_cpu_cpu_nios2_oci_fifo" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_sampler_cpu_cpu_nios2_oci_pib " "Found entity 14: nios_sampler_cpu_cpu_nios2_oci_pib" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_sampler_cpu_cpu_nios2_oci_im " "Found entity 15: nios_sampler_cpu_cpu_nios2_oci_im" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_sampler_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios_sampler_cpu_cpu_nios2_performance_monitors" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_sampler_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios_sampler_cpu_cpu_nios2_avalon_reg" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_sampler_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios_sampler_cpu_cpu_ociram_sp_ram_module" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_sampler_cpu_cpu_nios2_ocimem " "Found entity 19: nios_sampler_cpu_cpu_nios2_ocimem" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_sampler_cpu_cpu_nios2_oci " "Found entity 20: nios_sampler_cpu_cpu_nios2_oci" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_sampler_cpu_cpu " "Found entity 21: nios_sampler_cpu_cpu" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_sysclk" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_tck " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_tck" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios_sampler_cpu_cpu_debug_slave_wrapper" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sampler_cpu_cpu_test_bench " "Found entity 1: nios_sampler_cpu_cpu_test_bench" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sampler " "Found entity 1: sampler" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515515695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/nios_sampler.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/nios_sampler.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/nios_sampler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/nios_sampler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515695 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_default_burst_converter.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515741 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515761 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515777 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515793 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515808 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515808 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515824 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_up_altpll.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_up_altpll.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_up_altpll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_up_altpll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_up_avalon_reset_from_locked_signal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515855 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515871 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515871 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_cpu_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515875 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_cmd_mux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_005.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_router_006.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_demux_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_pio_0.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_pio_0.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sdram.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sdram.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v " "File \"c:/users/ronald/documents/sampler/sampler/db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v\" is a duplicate of already analyzed file \"C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/nios_sampler/submodules/nios_sampler_sys_sdram_pll_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515515907 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sampler_sdram.v(318) " "Verilog HDL or VHDL warning at nios_sampler_sdram.v(318): conditional expression evaluates to a constant" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501515515922 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sampler_sdram.v(328) " "Verilog HDL or VHDL warning at nios_sampler_sdram.v(328): conditional expression evaluates to a constant" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501515515922 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sampler_sdram.v(338) " "Verilog HDL or VHDL warning at nios_sampler_sdram.v(338): conditional expression evaluates to a constant" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501515515922 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_sampler_sdram.v(682) " "Verilog HDL or VHDL warning at nios_sampler_sdram.v(682): conditional expression evaluates to a constant" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501515515922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sampler " "Elaborating entity \"sampler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO sampler.v(33) " "Output port \"EPCS_ASDO\" at sampler.v(33) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK sampler.v(35) " "Output port \"EPCS_DCLK\" at sampler.v(35) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO sampler.v(36) " "Output port \"EPCS_NCSO\" at sampler.v(36) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N sampler.v(39) " "Output port \"G_SENSOR_CS_N\" at sampler.v(39) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK sampler.v(41) " "Output port \"I2C_SCLK\" at sampler.v(41) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N sampler.v(45) " "Output port \"ADC_CS_N\" at sampler.v(45) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR sampler.v(46) " "Output port \"ADC_SADDR\" at sampler.v(46) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK sampler.v(47) " "Output port \"ADC_SCLK\" at sampler.v(47) has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501515515989 "|sampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler nios_sampler:nioscore " "Elaborating entity \"nios_sampler\" for hierarchy \"nios_sampler:nioscore\"" {  } { { "sampler.v" "nioscore" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu nios_sampler:nioscore\|nios_sampler_cpu:cpu " "Elaborating entity \"nios_sampler_cpu\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "cpu" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu " "Elaborating entity \"nios_sampler_cpu_cpu\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu.v" "cpu" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_test_bench nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_test_bench:the_nios_sampler_cpu_cpu_test_bench " "Elaborating entity \"nios_sampler_cpu_cpu_test_bench\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_test_bench:the_nios_sampler_cpu_cpu_test_bench\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_test_bench" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_register_bank_a_module nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a " "Elaborating entity \"nios_sampler_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "nios_sampler_cpu_cpu_register_bank_a" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516409 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515516409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515516476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515516476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_a_module:nios_sampler_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_register_bank_b_module nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_b_module:nios_sampler_cpu_cpu_register_bank_b " "Elaborating entity \"nios_sampler_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_register_bank_b_module:nios_sampler_cpu_cpu_register_bank_b\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "nios_sampler_cpu_cpu_register_bank_b" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_debug nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_debug:the_nios_sampler_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516621 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515516621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_break nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_break:the_nios_sampler_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_break:the_nios_sampler_cpu_cpu_nios2_oci_break\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_break" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_xbrk nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_xbrk:the_nios_sampler_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_xbrk:the_nios_sampler_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_dbrk nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_dbrk:the_nios_sampler_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_dbrk:the_nios_sampler_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_itrace nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_itrace:the_nios_sampler_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_itrace:the_nios_sampler_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_dtrace nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_dtrace:the_nios_sampler_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_dtrace:the_nios_sampler_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_td_mode nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_dtrace:the_nios_sampler_cpu_cpu_nios2_oci_dtrace\|nios_sampler_cpu_cpu_nios2_oci_td_mode:nios_sampler_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_dtrace:the_nios_sampler_cpu_cpu_nios2_oci_dtrace\|nios_sampler_cpu_cpu_nios2_oci_td_mode:nios_sampler_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "nios_sampler_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_fifo nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\|nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\|nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\|nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\|nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\|nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_fifo:the_nios_sampler_cpu_cpu_nios2_oci_fifo\|nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_pib nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_pib:the_nios_sampler_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_pib:the_nios_sampler_cpu_cpu_nios2_oci_pib\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_oci_im nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_im:the_nios_sampler_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_oci_im:the_nios_sampler_cpu_cpu_nios2_oci_im\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_oci_im" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_avalon_reg nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_avalon_reg:the_nios_sampler_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_avalon_reg:the_nios_sampler_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_nios2_ocimem nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios_sampler_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_nios2_ocimem" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_ociram_sp_ram_module nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios_sampler_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "nios_sampler_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515516979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515516979 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515516979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515517030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515517030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_nios2_ocimem:the_nios_sampler_cpu_cpu_nios2_ocimem\|nios_sampler_cpu_cpu_ociram_sp_ram_module:nios_sampler_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_debug_slave_wrapper nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios_sampler_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "the_nios_sampler_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_debug_slave_tck nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|nios_sampler_cpu_cpu_debug_slave_tck:the_nios_sampler_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios_sampler_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|nios_sampler_cpu_cpu_debug_slave_tck:the_nios_sampler_cpu_cpu_debug_slave_tck\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "the_nios_sampler_cpu_cpu_debug_slave_tck" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_cpu_debug_slave_sysclk nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|nios_sampler_cpu_cpu_debug_slave_sysclk:the_nios_sampler_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios_sampler_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|nios_sampler_cpu_cpu_debug_slave_sysclk:the_nios_sampler_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "the_nios_sampler_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "nios_sampler_cpu_cpu_debug_slave_phy" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515517208 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515517208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515517223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu:cpu\|nios_sampler_cpu_cpu:cpu\|nios_sampler_cpu_cpu_nios2_oci:the_nios_sampler_cpu_cpu_nios2_oci\|nios_sampler_cpu_cpu_debug_slave_wrapper:the_nios_sampler_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_sampler_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_cpu_memory nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory " "Elaborating entity \"nios_sampler_cpu_memory\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "cpu_memory" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" "the_altsyncram" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_sampler_cpu_memory.hex " "Parameter \"init_file\" = \"nios_sampler_cpu_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515518453 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515518453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6h1 " "Found entity 1: altsyncram_i6h1" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altsyncram_i6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515518505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515518505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i6h1 nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram\|altsyncram_i6h1:auto_generated " "Elaborating entity \"altsyncram_i6h1\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_cpu_memory:cpu_memory\|altsyncram:the_altsyncram\|altsyncram_i6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_jtag_uart_0 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_sampler_jtag_uart_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "jtag_uart_0" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_jtag_uart_0_scfifo_w nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_sampler_jtag_uart_0_scfifo_w\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "the_nios_sampler_jtag_uart_0_scfifo_w" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515518702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "wfifo" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519036 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515519036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515519082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515519082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515519114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515519114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515519138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515519138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515519182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515519182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515519249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515519249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515519296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515519296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_w:the_nios_sampler_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_jtag_uart_0_scfifo_r nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_r:the_nios_sampler_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_sampler_jtag_uart_0_scfifo_r\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|nios_sampler_jtag_uart_0_scfifo_r:the_nios_sampler_jtag_uart_0_scfifo_r\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "the_nios_sampler_jtag_uart_0_scfifo_r" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "nios_sampler_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515519679 ""}  } { { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515519679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519731 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_sampler_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_pio_0 nios_sampler:nioscore\|nios_sampler_pio_0:pio_0 " "Elaborating entity \"nios_sampler_pio_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_pio_0:pio_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "pio_0" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_sdram nios_sampler:nioscore\|nios_sampler_sdram:sdram " "Elaborating entity \"nios_sampler_sdram\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sdram:sdram\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "sdram" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_sdram_input_efifo_module nios_sampler:nioscore\|nios_sampler_sdram:sdram\|nios_sampler_sdram_input_efifo_module:the_nios_sampler_sdram_input_efifo_module " "Elaborating entity \"nios_sampler_sdram_input_efifo_module\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sdram:sdram\|nios_sampler_sdram_input_efifo_module:the_nios_sampler_sdram_input_efifo_module\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "the_nios_sampler_sdram_input_efifo_module" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_sys_sdram_pll_0 nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"nios_sampler_sys_sdram_pll_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "sys_sdram_pll_0" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "sys_pll" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515519924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501515520053 ""}  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501515520053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515520116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515520116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "reset_from_locked" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_sampler_mm_interconnect_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "mm_interconnect_0" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_memory_s1_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cpu_memory_s1_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router " "Elaborating entity \"nios_sampler_mm_interconnect_0_router\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router\|nios_sampler_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router:router\|nios_sampler_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_001 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_001\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router_001" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_001_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_001:router_001\|nios_sampler_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_001:router_001\|nios_sampler_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_002 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_002\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router_002" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_002_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002\|nios_sampler_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_002:router_002\|nios_sampler_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_005 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_005\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router_005" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_005_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_005:router_005\|nios_sampler_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_005:router_005\|nios_sampler_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_006 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_006\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_006:router_006\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "router_006" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_router_006_default_decode nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_006:router_006\|nios_sampler_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_sampler_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_router_006:router_006\|nios_sampler_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_cmd_demux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_sampler_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_cmd_demux_001 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_sampler_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_cmd_mux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_sampler_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515520981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_cmd_mux_003 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_sampler_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_rsp_demux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_sampler_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_rsp_demux_003 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_sampler_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_rsp_mux nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_sampler_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_rsp_mux_001 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_sampler_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501515521225 "|sampler|nios_sampler:nioscore|nios_sampler_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501515521225 "|sampler|nios_sampler:nioscore|nios_sampler_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501515521225 "|sampler|nios_sampler:nioscore|nios_sampler_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_avalon_st_adapter nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_sampler_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_sampler_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_avalon_st_adapter_004 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"nios_sampler_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0.v" 2512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|nios_sampler_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios_sampler_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sampler_irq_mapper nios_sampler:nioscore\|nios_sampler_irq_mapper:irq_mapper " "Elaborating entity \"nios_sampler_irq_mapper\" for hierarchy \"nios_sampler:nioscore\|nios_sampler_irq_mapper:irq_mapper\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "irq_mapper" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_sampler:nioscore\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_sampler:nioscore\|altera_reset_controller:rst_controller\"" {  } { { "nios_sampler/synthesis/nios_sampler.v" "rst_controller" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_sampler:nioscore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_sampler/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515521406 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1501515522163 "|sampler|nios_sampler:nioscore|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501515522567 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.31.17:38:46 Progress: Loading sld4d409e77/alt_sld_fab_wrapper_hw.tcl " "2017.07.31.17:38:46 Progress: Loading sld4d409e77/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515526313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515528241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515528374 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515529691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515529805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515529927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515530061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515530061 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515530061 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501515530777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4d409e77/alt_sld_fab.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515531020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515531103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515531103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515531182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531264 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515531264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/ip/sld4d409e77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501515531347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515531347 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"nios_sampler:nioscore\|nios_sampler_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1501515533638 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1501515533638 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501515535263 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[0\] " "bidirectional pin \"gpio0ports\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[1\] " "bidirectional pin \"gpio0ports\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[2\] " "bidirectional pin \"gpio0ports\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[3\] " "bidirectional pin \"gpio0ports\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[4\] " "bidirectional pin \"gpio0ports\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[5\] " "bidirectional pin \"gpio0ports\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[6\] " "bidirectional pin \"gpio0ports\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[7\] " "bidirectional pin \"gpio0ports\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[8\] " "bidirectional pin \"gpio0ports\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[9\] " "bidirectional pin \"gpio0ports\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[10\] " "bidirectional pin \"gpio0ports\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[11\] " "bidirectional pin \"gpio0ports\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[12\] " "bidirectional pin \"gpio0ports\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[13\] " "bidirectional pin \"gpio0ports\[13\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[14\] " "bidirectional pin \"gpio0ports\[14\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[15\] " "bidirectional pin \"gpio0ports\[15\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[16\] " "bidirectional pin \"gpio0ports\[16\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[17\] " "bidirectional pin \"gpio0ports\[17\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[18\] " "bidirectional pin \"gpio0ports\[18\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[19\] " "bidirectional pin \"gpio0ports\[19\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[20\] " "bidirectional pin \"gpio0ports\[20\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[21\] " "bidirectional pin \"gpio0ports\[21\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[22\] " "bidirectional pin \"gpio0ports\[22\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[23\] " "bidirectional pin \"gpio0ports\[23\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[24\] " "bidirectional pin \"gpio0ports\[24\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[25\] " "bidirectional pin \"gpio0ports\[25\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[26\] " "bidirectional pin \"gpio0ports\[26\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[27\] " "bidirectional pin \"gpio0ports\[27\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[28\] " "bidirectional pin \"gpio0ports\[28\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[29\] " "bidirectional pin \"gpio0ports\[29\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[30\] " "bidirectional pin \"gpio0ports\[30\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[31\] " "bidirectional pin \"gpio0ports\[31\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[32\] " "bidirectional pin \"gpio0ports\[32\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio0ports\[33\] " "bidirectional pin \"gpio0ports\[33\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[0\] " "bidirectional pin \"gpio1ports\[0\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[1\] " "bidirectional pin \"gpio1ports\[1\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[2\] " "bidirectional pin \"gpio1ports\[2\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[3\] " "bidirectional pin \"gpio1ports\[3\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[4\] " "bidirectional pin \"gpio1ports\[4\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[5\] " "bidirectional pin \"gpio1ports\[5\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[6\] " "bidirectional pin \"gpio1ports\[6\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[7\] " "bidirectional pin \"gpio1ports\[7\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[8\] " "bidirectional pin \"gpio1ports\[8\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[9\] " "bidirectional pin \"gpio1ports\[9\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[10\] " "bidirectional pin \"gpio1ports\[10\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[11\] " "bidirectional pin \"gpio1ports\[11\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[12\] " "bidirectional pin \"gpio1ports\[12\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[13\] " "bidirectional pin \"gpio1ports\[13\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[14\] " "bidirectional pin \"gpio1ports\[14\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[15\] " "bidirectional pin \"gpio1ports\[15\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[16\] " "bidirectional pin \"gpio1ports\[16\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[17\] " "bidirectional pin \"gpio1ports\[17\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[18\] " "bidirectional pin \"gpio1ports\[18\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[19\] " "bidirectional pin \"gpio1ports\[19\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[20\] " "bidirectional pin \"gpio1ports\[20\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[21\] " "bidirectional pin \"gpio1ports\[21\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[22\] " "bidirectional pin \"gpio1ports\[22\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[23\] " "bidirectional pin \"gpio1ports\[23\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[24\] " "bidirectional pin \"gpio1ports\[24\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[25\] " "bidirectional pin \"gpio1ports\[25\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[26\] " "bidirectional pin \"gpio1ports\[26\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[27\] " "bidirectional pin \"gpio1ports\[27\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[28\] " "bidirectional pin \"gpio1ports\[28\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[29\] " "bidirectional pin \"gpio1ports\[29\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[30\] " "bidirectional pin \"gpio1ports\[30\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[31\] " "bidirectional pin \"gpio1ports\[31\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[32\] " "bidirectional pin \"gpio1ports\[32\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "gpio1ports\[33\] " "bidirectional pin \"gpio1ports\[33\]\" has no driver" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501515535377 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1501515535377 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 356 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 352 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_sdram.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2878 -1 0 } } { "nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 3500 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_jtag_uart_0.v" 398 -1 0 } } { "nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_cpu_cpu.v" 2099 -1 0 } } { "nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501515535413 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501515535413 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501515536276 "|sampler|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501515536276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515536473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "268 " "268 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501515538088 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501515538181 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501515538181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515538347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ronald/Documents/sampler/sampler/sampler.map.smsg " "Generated suppressed messages file C:/Users/Ronald/Documents/sampler/sampler/sampler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515539289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501515540465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501515540465 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 35 0 0 } } { "nios_sampler/synthesis/nios_sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 172 0 0 } } { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 93 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1501515540763 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"nios_sampler:nioscore\|nios_sampler_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "nios_sampler/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/submodules/nios_sampler_sys_sdram_pll_0.v" 35 0 0 } } { "nios_sampler/synthesis/nios_sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/nios_sampler/synthesis/nios_sampler.v" 172 0 0 } } { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 93 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1501515540763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio0ports_IN\[0\] " "No output dependent on input pin \"gpio0ports_IN\[0\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|gpio0ports_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio0ports_IN\[1\] " "No output dependent on input pin \"gpio0ports_IN\[1\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|gpio0ports_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio1ports_IN\[0\] " "No output dependent on input pin \"gpio1ports_IN\[0\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|gpio1ports_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio1ports_IN\[1\] " "No output dependent on input pin \"gpio1ports_IN\[1\]\"" {  } { { "sampler.v" "" { Text "C:/Users/Ronald/Documents/sampler/sampler/sampler.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501515540924 "|sampler|gpio1ports_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501515540924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2957 " "Implemented 2957 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501515540924 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501515540924 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501515540924 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2653 " "Implemented 2653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501515540924 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501515540924 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501515540924 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501515540924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "808 " "Peak virtual memory: 808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501515540991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 17:39:00 2017 " "Processing ended: Mon Jul 31 17:39:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501515540991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501515540991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501515540991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501515540991 ""}
