`timescale 1ns / 1ps
module testTB () ;
  reg a , b ,cin;
  wire cout , sum ;
  
  full_adder FULL_ADDER(.sum(sum),.cout(cout), .a(a), .b(b), .cin(cin));
  
  initial begin
	$dumpfile("full_adderTB.vcd");
	$dumpvars(0,testTB);
    $monitor("a=%b,b=%b,cin=%b,cout=%b,sum=%b",a,b,cin,cout,sum);
	a=0;b=0;cin=0;#10;
	a=0;b=0;cin=1;#10;
	a=1;b=0;cin=0;#10;
	a=0;b=1;cin=1;#10;
	a=1;b=1;cin=0;#10;
	a=1;b=1;cin=1;#10;
	$finish;
  end
endmodule