Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Inside
Version: N-2017.09-SP2
Date   : Fri Mar 31 19:07:47 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: y[0] (input port)
  Endpoint: is_inside (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  y[0] (in)                                0.00       0.00 f
  U39/Y (NOR2BX1)                          0.16       0.16 f
  U38/Y (AND2X1)                           0.19       0.34 f
  U37/Y (OAI22XL)                          0.32       0.66 r
  U35/Y (NOR2X1)                           0.10       0.76 f
  U34/Y (AOI2BB2X1)                        0.25       1.00 f
  U31/Y (AND2X1)                           0.21       1.21 f
  U30/Y (OA22X1)                           0.38       1.59 f
  U29/Y (AND2X1)                           0.21       1.80 f
  U28/Y (XNOR2X1)                          0.16       1.96 r
  U25/Y (CLKINVX1)                         0.07       2.03 f
  U24/Y (OAI21XL)                          0.09       2.12 r
  U23/Y (OAI31XL)                          0.10       2.22 f
  is_inside (out)                          0.00       2.22 f
  data arrival time                                   2.22
  -----------------------------------------------------------
  (Path is unconstrained)


1
