{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1678823498200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1678823498200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 15:51:38 2023 " "Processing started: Tue Mar 14 15:51:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1678823498200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1678823498200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-System -c CPU-System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1678823498200 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1678823498675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate.v 5 5 " "Found 5 design units, including 5 entities, in source file rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left " "Found entity 1: shift_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_right " "Found entity 2: shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""} { "Info" "ISGN_ENTITY_NAME" "3 ar_shift_right " "Found entity 3: ar_shift_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""} { "Info" "ISGN_ENTITY_NAME" "4 rotate_left " "Found entity 4: rotate_left" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""} { "Info" "ISGN_ENTITY_NAME" "5 rotate_right " "Found entity 5: rotate_right" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/mux_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_ops.v 4 4 " "Found 4 design units, including 4 entities, in source file logical_ops.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_or " "Found entity 1: logical_or" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""} { "Info" "ISGN_ENTITY_NAME" "2 logical_and " "Found entity 2: logical_and" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""} { "Info" "ISGN_ENTITY_NAME" "3 logical_not " "Found entity 3: logical_not" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""} { "Info" "ISGN_ENTITY_NAME" "4 logical_negate " "Found entity 4: logical_negate" {  } { { "logical_ops.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/logical_ops.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_regs.v 2 2 " "Found 2 design units, including 2 entities, in source file gen_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_regs " "Found entity 1: gen_regs" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_reg " "Found entity 2: pc_reg" {  } { { "gen_regs.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/gen_regs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(56) " "Verilog HDL information at datapath_tb.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678823498763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Found entity 1: bus_mux" {  } { { "bus_mux.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/bus_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_mult.v 2 2 " "Found 2 design units, including 2 entities, in source file arithmetic_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitpair_mult " "Found entity 1: bitpair_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498780 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_mult " "Found entity 2: arithmetic_mult" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_div.v 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_div " "Found entity 1: arithmetic_div" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(11) " "Verilog HDL information at alu.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1678823498789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.v 8 8 " "Found 8 design units, including 8 entities, in source file add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_sub " "Found entity 1: arithmetic_sub" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "2 arithmetic_add " "Found entity 2: arithmetic_add" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "3 HA " "Found entity 3: HA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA " "Found entity 4: FA" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "5 RCA4 " "Found entity 5: RCA4" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "6 RCA16 " "Found entity 6: RCA16" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "7 RCA32 " "Found entity 7: RCA32" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""} { "Info" "ISGN_ENTITY_NAME" "8 RCA64 " "Found entity 8: RCA64" {  } { { "add_sub.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823498791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1678823498912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_out datapath.v(88) " "Verilog HDL or VHDL warning at datapath.v(88): object \"y_out\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1678823498925 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:output_mux " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:output_mux\"" {  } { { "datapath.v" "output_mux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499047 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement warning at encoder_32_5.v(5): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1678823499047 "|datapath|encoder_32_5:output_mux"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(5) " "Verilog HDL Case Statement information at encoder_32_5.v(5): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/encoder_32_5.v" 5 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1678823499047 "|datapath|encoder_32_5:output_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:pc\"" {  } { { "datapath.v" "pc" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_regs gen_regs:y " "Elaborating entity \"gen_regs\" for hierarchy \"gen_regs:y\"" {  } { { "datapath.v" "y" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:mdrMUX " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:mdrMUX\"" {  } { { "datapath.v" "mdrMUX" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_module " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_module\"" {  } { { "datapath.v" "alu_module" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_or ALU:alu_module\|logical_or:l_or " "Elaborating entity \"logical_or\" for hierarchy \"ALU:alu_module\|logical_or:l_or\"" {  } { { "alu.v" "l_or" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_and ALU:alu_module\|logical_and:l_and " "Elaborating entity \"logical_and\" for hierarchy \"ALU:alu_module\|logical_and:l_and\"" {  } { { "alu.v" "l_and" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_negate ALU:alu_module\|logical_negate:l_neg " "Elaborating entity \"logical_negate\" for hierarchy \"ALU:alu_module\|logical_negate:l_neg\"" {  } { { "alu.v" "l_neg" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_not ALU:alu_module\|logical_not:l_not " "Elaborating entity \"logical_not\" for hierarchy \"ALU:alu_module\|logical_not:l_not\"" {  } { { "alu.v" "l_not" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left ALU:alu_module\|shift_left:s_left " "Elaborating entity \"shift_left\" for hierarchy \"ALU:alu_module\|shift_left:s_left\"" {  } { { "alu.v" "s_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_right ALU:alu_module\|shift_right:s_right " "Elaborating entity \"shift_right\" for hierarchy \"ALU:alu_module\|shift_right:s_right\"" {  } { { "alu.v" "s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ar_shift_right ALU:alu_module\|ar_shift_right:a_s_right " "Elaborating entity \"ar_shift_right\" for hierarchy \"ALU:alu_module\|ar_shift_right:a_s_right\"" {  } { { "alu.v" "a_s_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left ALU:alu_module\|rotate_left:rot_left " "Elaborating entity \"rotate_left\" for hierarchy \"ALU:alu_module\|rotate_left:rot_left\"" {  } { { "alu.v" "rot_left" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499307 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(27) " "Verilog HDL warning at rotate.v(27): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 27 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1678823499307 "|datapath|ALU:alu_module|rotate_left:rot_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right ALU:alu_module\|rotate_right:rot_right " "Elaborating entity \"rotate_right\" for hierarchy \"ALU:alu_module\|rotate_right:rot_right\"" {  } { { "alu.v" "rot_right" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499323 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "rotate.v(39) " "Verilog HDL warning at rotate.v(39): converting signed shift amount to unsigned" {  } { { "rotate.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/rotate.v" 39 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1678823499327 "|datapath|ALU:alu_module|rotate_right:rot_right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_add ALU:alu_module\|arithmetic_add:a_add " "Elaborating entity \"arithmetic_add\" for hierarchy \"ALU:alu_module\|arithmetic_add:a_add\"" {  } { { "alu.v" "a_add" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA32 ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum " "Elaborating entity \"RCA32\" for hierarchy \"ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\"" {  } { { "add_sub.v" "sum" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA16 ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1 " "Elaborating entity \"RCA16\" for hierarchy \"ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\"" {  } { { "add_sub.v" "RCA16_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA4 ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1 " "Elaborating entity \"RCA4\" for hierarchy \"ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\"" {  } { { "add_sub.v" "RCA4_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1 " "Elaborating entity \"FA\" for hierarchy \"ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\"" {  } { { "add_sub.v" "FA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1 " "Elaborating entity \"HA\" for hierarchy \"ALU:alu_module\|arithmetic_add:a_add\|RCA32:sum\|RCA16:RCA16_1\|RCA4:RCA4_1\|FA:FA_1\|HA:HA_1\"" {  } { { "add_sub.v" "HA_1" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/add_sub.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_sub ALU:alu_module\|arithmetic_sub:a_sub " "Elaborating entity \"arithmetic_sub\" for hierarchy \"ALU:alu_module\|arithmetic_sub:a_sub\"" {  } { { "alu.v" "a_sub" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_mult ALU:alu_module\|arithmetic_mult:a_mult " "Elaborating entity \"arithmetic_mult\" for hierarchy \"ALU:alu_module\|arithmetic_mult:a_mult\"" {  } { { "alu.v" "a_mult" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823499916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_mult.v(29) " "Verilog HDL assignment warning at arithmetic_mult.v(29): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1678823499917 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_mult.v(30) " "Verilog HDL assignment warning at arithmetic_mult.v(30): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1678823499917 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_mult.v(31) " "Verilog HDL assignment warning at arithmetic_mult.v(31): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1678823499917 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "arithmetic_mult.v(28) " "Verilog HDL Case Statement warning at arithmetic_mult.v(28): incomplete case statement has no default case item" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1678823499917 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold arithmetic_mult.v(24) " "Verilog HDL Always Construct warning at arithmetic_mult.v(24): inferring latch(es) for variable \"hold\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678823499989 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp arithmetic_mult.v(24) " "Verilog HDL Always Construct warning at arithmetic_mult.v(24): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678823499991 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum arithmetic_mult.v(24) " "Verilog HDL Always Construct warning at arithmetic_mult.v(24): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1678823499997 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[0\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500029 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[1\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500029 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[2\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500029 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[3\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500029 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[4\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[5\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[6\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[7\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[8\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[9\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[9\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[10\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[10\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[11\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[11\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[12\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[12\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[13\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[13\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[14\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[14\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[15\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[15\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[16\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[16\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[17\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[17\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[18\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[18\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[19\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[19\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500034 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[20\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[20\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[21\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[21\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[22\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[22\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[23\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[23\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[24\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[24\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[25\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[25\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[26\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[26\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[27\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[27\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[28\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[28\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[29\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[29\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[30\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[30\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[31\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[31\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[32\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[32\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[33\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[33\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[34\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[34\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[35\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[35\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[36\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[36\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[37\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[37\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[38\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[38\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[39\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[39\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[40\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[40\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[41\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[41\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[42\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[42\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[43\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[43\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[44\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[44\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[45\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[45\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[46\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[46\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[47\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[47\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500038 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[48\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[48\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[49\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[49\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[50\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[50\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[51\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[51\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[52\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[52\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[53\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[53\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[54\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[54\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[55\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[55\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500046 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[56\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[56\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[57\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[57\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[58\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[58\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[59\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[59\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[60\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[60\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[61\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[61\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[62\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[62\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[63\] arithmetic_mult.v(24) " "Inferred latch for \"sum\[63\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[0\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[0\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[1\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[1\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[2\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[2\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[3\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[3\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500049 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[4\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[4\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[5\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[5\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[6\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[6\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[7\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[7\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[8\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[8\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[9\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[9\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[10\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[10\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[11\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[11\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[12\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[12\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500055 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[13\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[13\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500063 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[14\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[14\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500063 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[15\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[15\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500063 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[16\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[16\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500065 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[17\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[17\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500065 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[18\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[18\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500065 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[19\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[19\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500065 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[20\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[20\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500065 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[21\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[21\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500071 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[22\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[22\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500071 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[23\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[23\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500071 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[24\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[24\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500071 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[25\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[25\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500071 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[26\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[26\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500079 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[27\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[27\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500079 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[28\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[28\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500079 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[29\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[29\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500082 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[30\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[30\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500082 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold\[31\] arithmetic_mult.v(24) " "Inferred latch for \"hold\[31\]\" at arithmetic_mult.v(24)" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1678823500083 "|datapath|ALU:alu_module|arithmetic_mult:a_mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_div ALU:alu_module\|arithmetic_div:a_div " "Elaborating entity \"arithmetic_div\" for hierarchy \"ALU:alu_module\|arithmetic_div:a_div\"" {  } { { "alu.v" "a_div" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/alu.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823500455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 arithmetic_div.v(14) " "Verilog HDL assignment warning at arithmetic_div.v(14): truncated value with size 33 to match size of target (32)" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1678823500455 "|datapath|ALU:alu_module|arithmetic_div:a_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux bus_mux:BusMux " "Elaborating entity \"bus_mux\" for hierarchy \"bus_mux:BusMux\"" {  } { { "datapath.v" "BusMux" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823500551 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add3\"" {  } { { "arithmetic_div.v" "Add3" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add5\"" {  } { { "arithmetic_div.v" "Add5" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add7\"" {  } { { "arithmetic_div.v" "Add7" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add9\"" {  } { { "arithmetic_div.v" "Add9" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add11\"" {  } { { "arithmetic_div.v" "Add11" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add13\"" {  } { { "arithmetic_div.v" "Add13" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add15\"" {  } { { "arithmetic_div.v" "Add15" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add17\"" {  } { { "arithmetic_div.v" "Add17" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add19\"" {  } { { "arithmetic_div.v" "Add19" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add21\"" {  } { { "arithmetic_div.v" "Add21" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add23\"" {  } { { "arithmetic_div.v" "Add23" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add25\"" {  } { { "arithmetic_div.v" "Add25" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add27\"" {  } { { "arithmetic_div.v" "Add27" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add29\"" {  } { { "arithmetic_div.v" "Add29" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add31\"" {  } { { "arithmetic_div.v" "Add31" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add33\"" {  } { { "arithmetic_div.v" "Add33" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add35\"" {  } { { "arithmetic_div.v" "Add35" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add37\"" {  } { { "arithmetic_div.v" "Add37" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add39\"" {  } { { "arithmetic_div.v" "Add39" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add41\"" {  } { { "arithmetic_div.v" "Add41" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add43\"" {  } { { "arithmetic_div.v" "Add43" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add45\"" {  } { { "arithmetic_div.v" "Add45" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add47\"" {  } { { "arithmetic_div.v" "Add47" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add49\"" {  } { { "arithmetic_div.v" "Add49" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add51\"" {  } { { "arithmetic_div.v" "Add51" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add53\"" {  } { { "arithmetic_div.v" "Add53" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add55\"" {  } { { "arithmetic_div.v" "Add55" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add57\"" {  } { { "arithmetic_div.v" "Add57" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add59\"" {  } { { "arithmetic_div.v" "Add59" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu_module\|arithmetic_div:a_div\|Add61 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu_module\|arithmetic_div:a_div\|Add61\"" {  } { { "arithmetic_div.v" "Add61" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514509 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1678823514509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"ALU:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\"" {  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823514683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3 " "Instantiated megafunction \"ALU:alu_module\|arithmetic_div:a_div\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823514683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823514683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823514683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1678823514683 ""}  } { { "arithmetic_div.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_div.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1678823514683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gui " "Found entity 1: add_sub_gui" {  } { { "db/add_sub_gui.tdf" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/db/add_sub_gui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1678823514778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1678823514778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[2\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor1 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor1" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[3\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor1 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor1" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[4\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor2" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[5\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor2" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[6\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor3 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor3" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[7\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor2" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[8\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor4 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor4" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[9\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor4 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor4" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[10\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor5 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor5" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[11\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor5 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor5" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[12\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor6 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor6" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[13\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor5 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor5" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[14\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor7 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor7" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[15\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor7 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor7" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[16\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor8 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor8" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[17\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor8 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor8" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[18\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor9 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor9" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[19\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor9 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor9" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[20\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor10 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor10" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[21\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor10 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor10" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[22\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor11 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor11" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[23\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor11 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor11" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[24\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor11 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor11" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[25\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor12 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor12" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[26\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor12 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor12" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[27\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor13 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor13" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[28\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor14 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor14" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[29\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor14 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor14" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[30\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor14 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor14" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_module\|arithmetic_mult:a_mult\|sum\[31\] " "Latch ALU:alu_module\|arithmetic_mult:a_mult\|sum\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:alu_module\|arithmetic_mult:a_mult\|WideNor15 " "Ports D and ENA on the latch are fed by the same signal ALU:alu_module\|arithmetic_mult:a_mult\|WideNor15" {  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1678823516989 ""}  } { { "arithmetic_mult.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/arithmetic_mult.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1678823516989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1678823524675 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1678823548137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg " "Generated suppressed messages file C:/Users/ian/Documents/CPU-Design/CPU-System/output_files/CPU-System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1678823548659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1678823549147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823549147 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mar_in " "No output dependent on input pin \"mar_in\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823549708 "|datapath|mar_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir_enable " "No output dependent on input pin \"ir_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823549708 "|datapath|ir_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r1_enable " "No output dependent on input pin \"r1_enable\"" {  } { { "datapath.v" "" { Text "C:/Users/ian/Documents/CPU-Design/CPU-System/datapath.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1678823549708 "|datapath|r1_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1678823549708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5949 " "Implemented 5949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1678823549712 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1678823549712 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5862 " "Implemented 5862 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1678823549712 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1678823549712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1678823549757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 15:52:29 2023 " "Processing ended: Tue Mar 14 15:52:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1678823549757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1678823549757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1678823549757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1678823549757 ""}
