// Seed: 1509145701
module module_0 ();
  id_2(
      1'b0, 1, 1, 1, 1
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  tri  id_4;
  module_0();
  assign id_2 = 1 == id_4;
endmodule
module module_2 (
    output supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    output uwire id_7,
    input tri0 id_8
);
endmodule
module module_3 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    input wand id_3,
    output wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    output tri1 id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13
    , id_16,
    input tri1 id_14
);
  assign id_0 = 1 + id_9;
  always @(1 or posedge id_1) begin
    if (id_16) assert (id_2);
  end
  assign id_6 = 1;
  assign id_4 = 1'd0 == 1;
  module_2(
      id_6, id_5, id_10, id_5, id_0, id_3, id_11, id_4, id_14
  );
endmodule
