<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>
time_elapsed: 0.032s
ram usage: 9748 KB
</pre>
<pre class="log">

module tb;
	reg clk;
	reg reset;
	reg enable;
	reg up_down;
	wire [7:0] count;
	wire overflow;
	initial begin
		$monitor(&#34;rst %b en %b updown %b cnt %b overflow %b&#34;, reset, enable, up_down, count, overflow);
		clk = 0;
		reset = 1;
		enable = 0;
		up_down = 0;
		#(10) reset = 0;
		#(1) enable = 1;
		#(20) up_down = 1;
		#(30)
			$finish;
	end
	always #(1) clk = ~clk;
	lfsr_updown U(
		.clk(clk),
		.reset(reset),
		.enable(enable),
		.up_down(up_down),
		.count(count),
		.overflow(overflow)
	);
endmodule

</pre>
</body>