bb0
  0: StorageLive(_2)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
  1: StorageLive(_3)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
  2: StorageLive(_4)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
  3: _4 = &((*_1).0: std::vec::Vec<u8>)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
  4: _3 = &(*_4)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
      kind: _2 = <std::vec::Vec<u8> as core::ops::Deref>::deref(move _3) -> [return: bb1, unwind: bb2]
  }
  preds []
  succs [bb1, bb2]

bb1
  0: _0 = &(*_2)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:9-2070:20)
  1: StorageDead(_3)
    SourceInfo(regex-syntax/src/hir/literal.rs:2070:19-2070:20)
  2: StorageDead(_4)
    SourceInfo(regex-syntax/src/hir/literal.rs:2071:5-2071:6)
  3: StorageDead(_2)
    SourceInfo(regex-syntax/src/hir/literal.rs:2071:5-2071:6)
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/literal.rs:2071:6-2071:6)
      kind: return
  }
  preds [bb0]
  succs []

bb2
  Terminator {
      source_info: SourceInfo(regex-syntax/src/hir/literal.rs:2069:5-2071:6)
      kind: resume
  }
  preds [bb0]
  succs []

