TimeQuest Timing Analyzer report for Serial_Clocks_Generator
Tue Mar 15 15:49:46 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1200mV 85C Model Fmax Summary
  5. Slow 1200mV 85C Model Setup Summary
  6. Slow 1200mV 85C Model Hold Summary
  7. Slow 1200mV 85C Model Recovery Summary
  8. Slow 1200mV 85C Model Removal Summary
  9. Slow 1200mV 85C Model Minimum Pulse Width Summary
 10. Slow 1200mV 85C Model Setup: 'Clk_100'
 11. Slow 1200mV 85C Model Hold: 'Clk_100'
 12. Slow 1200mV 85C Model Minimum Pulse Width: 'Wr_n'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_100'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'Clk_100'
 28. Slow 1200mV 0C Model Hold: 'Clk_100'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'Wr_n'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_100'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'Clk_100'
 44. Fast 1200mV 0C Model Hold: 'Clk_100'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'Wr_n'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_100'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Propagation Delay
 52. Minimum Propagation Delay
 53. Fast 1200mV 0C Model Metastability Report
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Progagation Delay
 60. Minimum Progagation Delay
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name      ; Serial_Clocks_Generator                          ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C5F256C6                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clk_100    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_100 } ;
; Wr_n       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Wr_n }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 297.53 MHz ; 250.0 MHz       ; Clk_100    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; Clk_100 ; -2.361 ; -102.960         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; Clk_100 ; 0.337 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; Wr_n    ; -3.000 ; -243.000                       ;
; Clk_100 ; -3.000 ; -63.000                        ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_100'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.361 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.051     ; 3.305      ;
; -2.329 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.057     ; 3.267      ;
; -2.308 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.049     ; 3.254      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.247 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.184      ;
; -2.234 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.041     ; 3.188      ;
; -2.211 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.049     ; 3.157      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.173 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.105      ;
; -2.153 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 3.111      ;
; -2.131 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.060     ; 3.066      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.130 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.058     ; 3.067      ;
; -2.128 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.072     ; 3.051      ;
; -2.110 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.054     ; 3.051      ;
; -2.097 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 3.042      ;
; -2.091 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.057     ; 3.029      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.090 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 3.022      ;
; -2.087 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.051     ; 3.031      ;
; -2.086 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.060     ; 3.021      ;
; -2.067 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.051     ; 3.011      ;
; -2.067 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.049     ; 3.013      ;
; -2.061 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 3.019      ;
; -2.059 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 3.004      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.055 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.987      ;
; -2.054 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.051     ; 2.998      ;
; -2.034 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.051     ; 2.978      ;
; -2.033 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.978      ;
; -2.032 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 2.990      ;
; -2.031 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.976      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.019 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.951      ;
; -2.017 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.041     ; 2.971      ;
; -2.008 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.061     ; 2.942      ;
; -2.005 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.072     ; 2.928      ;
; -1.989 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.041     ; 2.943      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.975 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.907      ;
; -1.974 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.060     ; 2.909      ;
; -1.953 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.061     ; 2.887      ;
; -1.953 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.041     ; 2.907      ;
; -1.943 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.041     ; 2.897      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.941 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.873      ;
; -1.936 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.868      ;
; -1.936 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.063     ; 2.868      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_100'                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; inst28                                                                                            ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst4                                                                                             ; inst4                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst2                                                                                             ; inst2                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst6                                                                                             ; inst6                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst41                                                                                            ; inst41                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst39                                                                                            ; inst39                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst17                                                                                            ; inst17                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst33                                                                                            ; inst33                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst61                                                                                            ; inst61                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst37                                                                                            ; inst37                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.337 ; inst53                                                                                            ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.577      ;
; 0.381 ; inst52                                                                                            ; inst61                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.621      ;
; 0.527 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.768      ;
; 0.528 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.768      ;
; 0.528 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.769      ;
; 0.528 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.769      ;
; 0.529 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.769      ;
; 0.529 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.769      ;
; 0.529 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.770      ;
; 0.530 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.770      ;
; 0.530 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.771      ;
; 0.531 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.771      ;
; 0.531 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.771      ;
; 0.531 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.772      ;
; 0.532 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.772      ;
; 0.532 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.773      ;
; 0.549 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 0.790      ;
; 0.550 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.790      ;
; 0.553 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.793      ;
; 0.567 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.807      ;
; 0.567 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.807      ;
; 0.568 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.808      ;
; 0.568 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.808      ;
; 0.568 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.808      ;
; 0.568 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.808      ;
; 0.569 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.809      ;
; 0.569 ; inst61                                                                                            ; inst33                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.809      ;
; 0.570 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.810      ;
; 0.570 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.810      ;
; 0.570 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.810      ;
; 0.571 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.811      ;
; 0.572 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.812      ;
; 0.572 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.812      ;
; 0.572 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.812      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.829      ;
; 0.595 ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                   ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.073      ; 0.865      ;
; 0.599 ; lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                   ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.071      ; 0.867      ;
; 0.599 ; lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7]                                                   ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.072      ; 0.868      ;
; 0.656 ; inst3                                                                                             ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.896      ;
; 0.686 ; inst6                                                                                             ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.926      ;
; 0.698 ; inst52                                                                                            ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 0.938      ;
; 0.699 ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                   ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.072      ; 0.968      ;
; 0.699 ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                                   ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.072      ; 0.968      ;
; 0.700 ; lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[6]                                                   ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.072      ; 0.969      ;
; 0.701 ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                   ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.071      ; 0.969      ;
; 0.778 ; inst2                                                                                             ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.018      ;
; 0.802 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.043      ;
; 0.802 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.043      ;
; 0.803 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.044      ;
; 0.803 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.043      ;
; 0.803 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.043      ;
; 0.804 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.044      ;
; 0.816 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.057      ;
; 0.817 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.057      ;
; 0.817 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.058      ;
; 0.818 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.059      ;
; 0.818 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.058      ;
; 0.818 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.058      ;
; 0.818 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.059      ;
; 0.819 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.060      ;
; 0.819 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.059      ;
; 0.819 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.059      ;
; 0.820 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.061      ;
; 0.820 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.060      ;
; 0.821 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.064      ; 1.062      ;
; 0.821 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.061      ;
; 0.825 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.065      ;
; 0.841 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.081      ;
; 0.842 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.082      ;
; 0.843 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.083      ;
; 0.843 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.083      ;
; 0.844 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.084      ;
; 0.844 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.084      ;
; 0.844 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.084      ;
; 0.856 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.096      ;
; 0.856 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.096      ;
; 0.857 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.097      ;
; 0.857 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.097      ;
; 0.857 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.097      ;
; 0.858 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.098      ;
; 0.858 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.098      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.099      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.099      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.099      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.099      ;
; 0.859 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.099      ;
; 0.859 ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[15]                                                  ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.073      ; 1.129      ;
; 0.860 ; inst3                                                                                             ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.063      ; 1.100      ;
; 0.860 ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                    ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.072      ; 1.129      ;
; 0.860 ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                   ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.072      ; 1.129      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Wr_n'                                                                           ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Wr_n  ; Rise       ; Wr_n                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[11]  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk_100'                                                                                                                                 ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Clk_100 ; Rise       ; Clk_100                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst17                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst2                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst28                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst3                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst33                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst37                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst39                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst4                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst41                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst52                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst53                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst6                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst61                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst71                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst17                                                                                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst2                                                                                              ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst28                                                                                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst3                                                                                              ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst33                                                                                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst4                                                                                              ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst52                                                                                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst53                                                                                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst6                                                                                              ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst61                                                                                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst71                                                                                             ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.169  ; 0.353        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst37                                                                                             ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst39                                                                                             ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst41                                                                                             ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.170  ; 0.354        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Bin          ; Clk_100    ; 3.088 ; 3.473 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; 3.609 ; 4.167 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; 3.274 ; 3.766 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; 1.883 ; 2.315 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; 3.421 ; 3.814 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; 5.352 ; 5.906 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; 4.855 ; 5.261 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; 5.155 ; 5.608 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; 4.604 ; 5.069 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; 5.352 ; 5.906 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 3.354 ; 3.831 ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 1.412 ; 1.544 ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.743 ; 0.857 ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 1.314 ; 1.448 ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; 3.284 ; 3.774 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 1.043 ; 1.157 ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; 3.354 ; 3.831 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; 2.694 ; 3.212 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; 3.201 ; 3.680 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; 3.001 ; 3.488 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; 2.948 ; 3.381 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; 2.756 ; 3.227 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; 2.522 ; 2.985 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; 3.020 ; 3.511 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; 3.013 ; 3.552 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; 2.645 ; 3.129 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; 3.192 ; 3.746 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; 5.422 ; 5.799 ; Rise       ; Wr_n            ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Bin          ; Clk_100    ; -1.685 ; -2.144 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; -1.881 ; -2.370 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; -1.868 ; -2.388 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; -1.505 ; -1.936 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; -2.259 ; -2.620 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; -2.756 ; -3.156 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; -2.961 ; -3.405 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; -3.194 ; -3.708 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; -2.756 ; -3.156 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; -3.224 ; -3.659 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 0.626  ; 0.484  ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 0.410  ; 0.308  ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.516  ; 0.397  ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 0.626  ; 0.484  ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; -1.588 ; -2.010 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 0.499  ; 0.379  ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; -1.433 ; -1.879 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; -1.690 ; -2.134 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; -1.672 ; -2.125 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; -1.630 ; -2.070 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; -1.634 ; -2.069 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; -1.605 ; -2.014 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; -1.499 ; -1.938 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; -1.507 ; -1.974 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; -1.581 ; -2.001 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; -1.561 ; -1.981 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; -1.585 ; -2.022 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; -3.261 ; -3.694 ; Rise       ; Wr_n            ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 6.117 ; 6.154 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 5.828 ; 5.744 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 7.864 ; 8.045 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 4.918 ; 4.906 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 6.822 ; 6.716 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 6.231 ; 6.180 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 5.464 ; 5.417 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 6.464 ; 6.377 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 6.376 ; 6.259 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 6.318 ; 6.287 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 6.533 ; 6.431 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 6.291 ; 6.233 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 6.680 ; 6.594 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 5.689 ; 5.665 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 5.895 ; 5.867 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 6.233 ; 6.189 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 6.822 ; 6.716 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 6.006 ; 5.909 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 5.856 ; 5.768 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 6.434 ; 6.326 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 6.175 ; 6.068 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 5.725 ; 5.745 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 7.395 ; 7.608 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 6.094 ; 6.199 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 6.094 ; 6.199 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 5.940 ; 6.096 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 6.339 ; 6.466 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 6.374 ; 6.278 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 6.283 ; 6.323 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 5.969 ; 6.005 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 5.691 ; 5.612 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 7.699 ; 7.875 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 4.819 ; 4.808 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 5.341 ; 5.297 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 6.081 ; 6.033 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 5.341 ; 5.297 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 6.305 ; 6.222 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 6.218 ; 6.107 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 6.162 ; 6.133 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 6.372 ; 6.274 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 6.139 ; 6.083 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 6.512 ; 6.431 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 5.558 ; 5.536 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 5.755 ; 5.730 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 6.080 ; 6.038 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 6.649 ; 6.548 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 5.862 ; 5.769 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 5.718 ; 5.634 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 6.277 ; 6.174 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 6.025 ; 5.922 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 5.594 ; 5.612 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 7.155 ; 7.303 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 5.949 ; 6.050 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 5.949 ; 6.050 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 5.799 ; 5.949 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 6.183 ; 6.305 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 6.167 ; 6.102 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 6.102 ; 6.128 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 8.761 ;       ;       ; 9.373 ;
; Line_Skips ; RG          ; 7.048 ;       ;       ; 7.504 ;
; Line_Skips ; Reset_Blank ; 7.048 ;       ;       ; 7.504 ;
; Line_Skips ; S1          ; 7.037 ;       ;       ; 7.527 ;
; Line_Skips ; S2          ; 7.248 ;       ;       ; 7.725 ;
; Line_Skips ; S3          ;       ; 7.078 ; 7.501 ;       ;
; Line_Skips ; SG          ;       ; 7.176 ; 7.633 ;       ;
; Skip       ; Pixel_End   ; 9.061 ;       ;       ; 9.690 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 8.511 ;       ;       ; 9.103 ;
; Line_Skips ; RG          ; 6.869 ;       ;       ; 7.311 ;
; Line_Skips ; Reset_Blank ; 6.869 ;       ;       ; 7.311 ;
; Line_Skips ; S1          ; 6.854 ;       ;       ; 7.330 ;
; Line_Skips ; S2          ; 7.058 ;       ;       ; 7.521 ;
; Line_Skips ; S3          ;       ; 6.896 ; 7.305 ;       ;
; Line_Skips ; SG          ;       ; 6.992 ; 7.436 ;       ;
; Skip       ; Pixel_End   ; 8.798 ;       ;       ; 9.408 ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 329.49 MHz ; 250.0 MHz       ; Clk_100    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; Clk_100 ; -2.035 ; -86.536         ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; Clk_100 ; 0.291 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; Wr_n    ; -3.000 ; -243.000                      ;
; Clk_100 ; -3.000 ; -63.000                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_100'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.035 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.052     ; 2.978      ;
; -2.024 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.047     ; 2.972      ;
; -1.956 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.044     ; 2.907      ;
; -1.928 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 2.887      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.923 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.868      ;
; -1.878 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.044     ; 2.829      ;
; -1.833 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.055     ; 2.773      ;
; -1.829 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.033     ; 2.791      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.825 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.764      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.810 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.050     ; 2.755      ;
; -1.807 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.064     ; 2.738      ;
; -1.786 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.046     ; 2.735      ;
; -1.778 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.048     ; 2.725      ;
; -1.778 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.047     ; 2.726      ;
; -1.777 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.055     ; 2.717      ;
; -1.757 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.047     ; 2.705      ;
; -1.755 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.052     ; 2.698      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.755 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.694      ;
; -1.754 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.044     ; 2.705      ;
; -1.746 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.033     ; 2.708      ;
; -1.745 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.046     ; 2.694      ;
; -1.737 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.047     ; 2.685      ;
; -1.725 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.033     ; 2.687      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.662      ;
; -1.720 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.046     ; 2.669      ;
; -1.715 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.047     ; 2.663      ;
; -1.713 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.064     ; 2.644      ;
; -1.708 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.046     ; 2.657      ;
; -1.699 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.055     ; 2.639      ;
; -1.697 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 2.656      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.686 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.625      ;
; -1.685 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 2.644      ;
; -1.684 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.055     ; 2.624      ;
; -1.666 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.054     ; 2.607      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.656 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.595      ;
; -1.653 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 2.612      ;
; -1.646 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.033     ; 2.608      ;
; -1.640 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 2.599      ;
; -1.634 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.064     ; 2.565      ;
; -1.631 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.044     ; 2.582      ;
; -1.630 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.033     ; 2.592      ;
; -1.626 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.044     ; 2.577      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.625 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.056     ; 2.564      ;
; -1.623 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.052     ; 2.566      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_100'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; inst28                                                                                            ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst4                                                                                             ; inst4                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst2                                                                                             ; inst2                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst6                                                                                             ; inst6                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst41                                                                                            ; inst41                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst39                                                                                            ; inst39                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst17                                                                                            ; inst17                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst33                                                                                            ; inst33                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst61                                                                                            ; inst61                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst37                                                                                            ; inst37                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.291 ; inst53                                                                                            ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.511      ;
; 0.344 ; inst52                                                                                            ; inst61                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.564      ;
; 0.471 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.692      ;
; 0.472 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.692      ;
; 0.472 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.693      ;
; 0.473 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.693      ;
; 0.473 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.693      ;
; 0.473 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.694      ;
; 0.473 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.694      ;
; 0.474 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.694      ;
; 0.475 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.696      ;
; 0.475 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.696      ;
; 0.476 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.696      ;
; 0.476 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.696      ;
; 0.476 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.697      ;
; 0.477 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.697      ;
; 0.490 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.711      ;
; 0.491 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.711      ;
; 0.495 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.715      ;
; 0.502 ; inst61                                                                                            ; inst33                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.722      ;
; 0.507 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.727      ;
; 0.507 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.727      ;
; 0.508 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.728      ;
; 0.508 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.728      ;
; 0.508 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.728      ;
; 0.508 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.728      ;
; 0.509 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.729      ;
; 0.511 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.731      ;
; 0.511 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.731      ;
; 0.511 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.731      ;
; 0.512 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.732      ;
; 0.512 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.732      ;
; 0.513 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.733      ;
; 0.513 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.733      ;
; 0.526 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.746      ;
; 0.526 ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                   ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 0.775      ;
; 0.529 ; lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                   ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 0.777      ;
; 0.529 ; lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7]                                                   ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 0.778      ;
; 0.581 ; inst3                                                                                             ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.801      ;
; 0.617 ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                   ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 0.866      ;
; 0.617 ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                                   ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 0.866      ;
; 0.619 ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                   ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 0.867      ;
; 0.619 ; lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[6]                                                   ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 0.867      ;
; 0.622 ; inst6                                                                                             ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.842      ;
; 0.625 ; inst52                                                                                            ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.845      ;
; 0.703 ; inst2                                                                                             ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.923      ;
; 0.715 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.936      ;
; 0.716 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.937      ;
; 0.716 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.936      ;
; 0.717 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.937      ;
; 0.718 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.939      ;
; 0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.938      ;
; 0.722 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.943      ;
; 0.723 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.944      ;
; 0.723 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.943      ;
; 0.724 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.945      ;
; 0.724 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.944      ;
; 0.725 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.945      ;
; 0.725 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.946      ;
; 0.726 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.946      ;
; 0.730 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.951      ;
; 0.731 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.952      ;
; 0.731 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.951      ;
; 0.732 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.057      ; 0.953      ;
; 0.732 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.952      ;
; 0.733 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.953      ;
; 0.738 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.958      ;
; 0.752 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.972      ;
; 0.753 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.973      ;
; 0.754 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.974      ;
; 0.755 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.975      ;
; 0.755 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.975      ;
; 0.756 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.976      ;
; 0.756 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.976      ;
; 0.757 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.977      ;
; 0.757 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.977      ;
; 0.758 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]   ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.978      ;
; 0.758 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.978      ;
; 0.759 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.979      ;
; 0.760 ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[15]                                                  ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 1.009      ;
; 0.760 ; lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                   ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 1.009      ;
; 0.761 ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                   ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 1.009      ;
; 0.761 ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4]                                                   ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 1.010      ;
; 0.762 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.982      ;
; 0.762 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.056      ; 0.982      ;
; 0.762 ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                    ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 1.010      ;
; 0.762 ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[15]                                                   ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 1.010      ;
; 0.762 ; lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                    ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 1.010      ;
; 0.763 ; lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                   ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.064      ; 1.011      ;
; 0.763 ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                   ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.065      ; 1.012      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Wr_n'                                                                            ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Wr_n  ; Rise       ; Wr_n                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[11]  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk_100'                                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Clk_100 ; Rise       ; Clk_100                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst17                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst2                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst28                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst3                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst33                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst37                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst39                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst4                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst41                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst52                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst53                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst6                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst61                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst71                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst37                                                                                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst39                                                                                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst41                                                                                             ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst17                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst2                                                                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst28                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst3                                                                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst33                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst4                                                                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst52                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst53                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst6                                                                                              ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst61                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst71                                                                                             ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Bin          ; Clk_100    ; 2.708 ; 3.032 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; 3.172 ; 3.641 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; 2.889 ; 3.275 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; 1.607 ; 1.972 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; 3.007 ; 3.323 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; 4.802 ; 5.154 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; 4.234 ; 4.672 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; 4.508 ; 4.987 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; 4.120 ; 4.405 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; 4.802 ; 5.154 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 2.970 ; 3.327 ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 1.283 ; 1.484 ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.676 ; 0.847 ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 1.206 ; 1.400 ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; 2.919 ; 3.275 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 0.964 ; 1.142 ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; 2.970 ; 3.327 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; 2.370 ; 2.801 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; 2.830 ; 3.187 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; 2.646 ; 3.017 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; 2.590 ; 2.919 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; 2.407 ; 2.786 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; 2.215 ; 2.572 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; 2.665 ; 3.022 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; 2.654 ; 3.113 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; 2.307 ; 2.705 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; 2.827 ; 3.265 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; 4.762 ; 5.188 ; Rise       ; Wr_n            ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Bin          ; Clk_100    ; -1.444 ; -1.804 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; -1.614 ; -2.009 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; -1.611 ; -2.043 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; -1.275 ; -1.639 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; -1.947 ; -2.243 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; -2.422 ; -2.737 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; -2.596 ; -2.961 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; -2.822 ; -3.223 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; -2.422 ; -2.737 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; -2.816 ; -3.201 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 0.553  ; 0.372  ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 0.348  ; 0.217  ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.435  ; 0.300  ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 0.553  ; 0.372  ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; -1.359 ; -1.700 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 0.422  ; 0.280  ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; -1.213 ; -1.595 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; -1.449 ; -1.824 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; -1.437 ; -1.808 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; -1.400 ; -1.756 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; -1.405 ; -1.763 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; -1.365 ; -1.708 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; -1.278 ; -1.639 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; -1.279 ; -1.667 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; -1.350 ; -1.695 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; -1.332 ; -1.679 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; -1.355 ; -1.710 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; -2.857 ; -3.250 ; Rise       ; Wr_n            ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 5.801 ; 5.778 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 5.449 ; 5.441 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 7.494 ; 7.604 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 4.661 ; 4.675 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 6.374 ; 6.356 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 5.842 ; 5.884 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 5.139 ; 5.142 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 6.048 ; 6.041 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 5.992 ; 5.919 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 5.980 ; 5.955 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 6.120 ; 6.089 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 5.902 ; 5.923 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 6.269 ; 6.250 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 5.356 ; 5.366 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 5.529 ; 5.556 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 5.845 ; 5.847 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 6.374 ; 6.356 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 5.631 ; 5.596 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 5.486 ; 5.464 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 6.020 ; 6.003 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 5.782 ; 5.741 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 5.422 ; 5.464 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 6.964 ; 7.131 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 5.765 ; 5.795 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 5.765 ; 5.795 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 5.614 ; 5.692 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 5.985 ; 6.014 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 5.979 ; 5.925 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 5.900 ; 5.953 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 5.668 ; 5.646 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 5.329 ; 5.322 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 7.345 ; 7.453 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 4.573 ; 4.588 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 5.031 ; 5.035 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 5.709 ; 5.750 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 5.031 ; 5.035 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 5.907 ; 5.901 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 5.851 ; 5.782 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 5.838 ; 5.815 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 5.977 ; 5.948 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 5.767 ; 5.788 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 6.120 ; 6.101 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 5.240 ; 5.250 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 5.406 ; 5.433 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 5.709 ; 5.712 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 6.221 ; 6.204 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 5.504 ; 5.471 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 5.365 ; 5.344 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 5.881 ; 5.865 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 5.648 ; 5.610 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 5.303 ; 5.344 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 6.740 ; 6.855 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 5.636 ; 5.664 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 5.636 ; 5.664 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 5.488 ; 5.561 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 5.844 ; 5.871 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 5.797 ; 5.766 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 5.741 ; 5.784 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 8.113 ;       ;       ; 8.596 ;
; Line_Skips ; RG          ; 6.546 ;       ;       ; 6.868 ;
; Line_Skips ; Reset_Blank ; 6.546 ;       ;       ; 6.868 ;
; Line_Skips ; S1          ; 6.528 ;       ;       ; 6.876 ;
; Line_Skips ; S2          ; 6.720 ;       ;       ; 7.049 ;
; Line_Skips ; S3          ;       ; 6.566 ; 6.897 ;       ;
; Line_Skips ; SG          ;       ; 6.658 ; 7.009 ;       ;
; Skip       ; Pixel_End   ; 8.392 ;       ;       ; 8.906 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 7.891 ;       ;       ; 8.360 ;
; Line_Skips ; RG          ; 6.390 ;       ;       ; 6.705 ;
; Line_Skips ; Reset_Blank ; 6.390 ;       ;       ; 6.705 ;
; Line_Skips ; S1          ; 6.370 ;       ;       ; 6.709 ;
; Line_Skips ; S2          ; 6.554 ;       ;       ; 6.875 ;
; Line_Skips ; S3          ;       ; 6.407 ; 6.730 ;       ;
; Line_Skips ; SG          ;       ; 6.498 ; 6.841 ;       ;
; Skip       ; Pixel_End   ; 8.159 ;       ;       ; 8.658 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; Clk_100 ; -0.963 ; -34.534         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; Clk_100 ; 0.166 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; Wr_n    ; -3.000 ; -257.946                      ;
; Clk_100 ; -3.000 ; -66.704                       ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_100'                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.963 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.924      ;
; -0.933 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.890      ;
; -0.917 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.878      ;
; -0.900 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.868      ;
; -0.883 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.844      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.852 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.029     ; 1.810      ;
; -0.845 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.042     ; 1.790      ;
; -0.836 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.806      ;
; -0.833 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.035     ; 1.785      ;
; -0.827 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.788      ;
; -0.826 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.035     ; 1.778      ;
; -0.819 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.781      ;
; -0.818 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.027     ; 1.778      ;
; -0.808 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.770      ;
; -0.796 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.042     ; 1.741      ;
; -0.783 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.740      ;
; -0.780 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.741      ;
; -0.780 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.750      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.778 ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.735      ;
; -0.776 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.737      ;
; -0.776 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.035     ; 1.728      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.717      ;
; -0.766 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.727      ;
; -0.759 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.720      ;
; -0.758 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.720      ;
; -0.756 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.726      ;
; -0.752 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.720      ;
; -0.752 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.714      ;
; -0.751 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.032     ; 1.706      ;
; -0.744 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.712      ;
; -0.733 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.695      ;
; -0.729 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.042     ; 1.674      ;
; -0.723 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.691      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.718 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.669      ;
; -0.717 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.687      ;
; -0.716 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.677      ;
; -0.716 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.684      ;
; -0.713 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.674      ;
; -0.713 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.683      ;
; -0.710 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.032     ; 1.665      ;
; -0.710 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.678      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.695 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.646      ;
; -0.689 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.659      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.676 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.037     ; 1.626      ;
; -0.673 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.030     ; 1.630      ;
; -0.671 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.633      ;
; -0.665 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.026     ; 1.626      ;
; -0.664 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.634      ;
; -0.660 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.025     ; 1.622      ;
; -0.659 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.017     ; 1.629      ;
; -0.659 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.627      ;
; -0.656 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.019     ; 1.624      ;
; -0.653 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Clk_100      ; Clk_100     ; 1.000        ; -0.038     ; 1.602      ;
; -0.651 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.602      ;
; -0.651 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.602      ;
; -0.651 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.602      ;
; -0.651 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.602      ;
; -0.651 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 1.000        ; -0.036     ; 1.602      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_100'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; inst28                                                                                             ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst4                                                                                              ; inst4                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst2                                                                                              ; inst2                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst6                                                                                              ; inst6                                                                                              ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst41                                                                                             ; inst41                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst39                                                                                             ; inst39                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst17                                                                                             ; inst17                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst33                                                                                             ; inst33                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst61                                                                                             ; inst61                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst37                                                                                             ; inst37                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; inst53                                                                                             ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; inst52                                                                                             ; inst61                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.332      ;
; 0.272 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.413      ;
; 0.272 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.413      ;
; 0.273 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.413      ;
; 0.273 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.413      ;
; 0.274 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.415      ;
; 0.274 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.414      ;
; 0.274 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.414      ;
; 0.275 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.416      ;
; 0.275 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.415      ;
; 0.276 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.416      ;
; 0.284 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.425      ;
; 0.285 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.425      ;
; 0.287 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.427      ;
; 0.295 ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                                    ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.462      ;
; 0.296 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.436      ;
; 0.296 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.436      ;
; 0.296 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.436      ;
; 0.297 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.437      ;
; 0.297 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.437      ;
; 0.297 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.437      ;
; 0.297 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.437      ;
; 0.297 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.437      ;
; 0.297 ; inst61                                                                                             ; inst33                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.438      ;
; 0.298 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.438      ;
; 0.298 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.438      ;
; 0.298 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.438      ;
; 0.298 ; lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[7]                                                    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.465      ;
; 0.299 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.439      ;
; 0.299 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.439      ;
; 0.299 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.439      ;
; 0.299 ; lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3]                                                    ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.465      ;
; 0.308 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.448      ;
; 0.339 ; inst3                                                                                              ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.480      ;
; 0.350 ; inst6                                                                                              ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.491      ;
; 0.350 ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                    ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.517      ;
; 0.350 ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                                    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.517      ;
; 0.351 ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.517      ;
; 0.351 ; lpm_dff0:inst43|lpm_ff:lpm_ff_component|dffs[6]                                                    ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.517      ;
; 0.362 ; inst52                                                                                             ; inst28                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.503      ;
; 0.401 ; inst2                                                                                              ; inst53                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.542      ;
; 0.421 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.562      ;
; 0.421 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.562      ;
; 0.421 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.562      ;
; 0.422 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.562      ;
; 0.422 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.562      ;
; 0.423 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.563      ;
; 0.431 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.572      ;
; 0.431 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.572      ;
; 0.431 ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                    ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.597      ;
; 0.432 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.573      ;
; 0.432 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.572      ;
; 0.432 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.572      ;
; 0.433 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.574      ;
; 0.433 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.573      ;
; 0.434 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.574      ;
; 0.434 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.575      ;
; 0.434 ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                                                     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.601      ;
; 0.434 ; lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[15]                                                    ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.601      ;
; 0.434 ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[15]                                                   ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.601      ;
; 0.434 ; lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                    ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.601      ;
; 0.434 ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                    ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.601      ;
; 0.434 ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                                                     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.601      ;
; 0.435 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.575      ;
; 0.435 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.576      ;
; 0.435 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.575      ;
; 0.435 ; lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                     ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.601      ;
; 0.435 ; lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                    ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.601      ;
; 0.435 ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                    ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.601      ;
; 0.435 ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                    ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.601      ;
; 0.435 ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4]                                                    ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.602      ;
; 0.436 ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.037      ; 0.577      ;
; 0.436 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.576      ;
; 0.436 ; lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[1]                                                    ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.603      ;
; 0.436 ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                    ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.602      ;
; 0.437 ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.577      ;
; 0.437 ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                    ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.603      ;
; 0.439 ; lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[4]                                                    ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.606      ;
; 0.441 ; lpm_dff0:inst47|lpm_ff:lpm_ff_component|dffs[3]                                                    ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.608      ;
; 0.442 ; lpm_dff0:inst46|lpm_ff:lpm_ff_component|dffs[6]                                                    ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.608      ;
; 0.442 ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                     ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.043      ; 0.609      ;
; 0.443 ; lpm_dff0:inst46|lpm_ff:lpm_ff_component|dffs[1]                                                    ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.609      ;
; 0.444 ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[6]                                                    ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; Wr_n         ; Clk_100     ; 0.000        ; 0.042      ; 0.610      ;
; 0.445 ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ; inst71                                                                                             ; Clk_100      ; Clk_100     ; 0.000        ; 0.040      ; 0.589      ;
; 0.445 ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ; Clk_100      ; Clk_100     ; 0.000        ; 0.036      ; 0.585      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Wr_n'                                                                            ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; Wr_n  ; Rise       ; Wr_n                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Wr_n  ; Rise       ; lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[11]  ;
+--------+--------------+----------------+------------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk_100'                                                                                                                                  ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Clk_100 ; Rise       ; Clk_100                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst17                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst2                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst28                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst3                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst33                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst37                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst39                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst4                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst41                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst52                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst53                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst6                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst61                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; inst71                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst7|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_compare0:inst8|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst38|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clk_100 ; Rise       ; lpm_counter33:inst40|lpm_counter:lpm_counter_component|cntr_4gk:auto_generated|counter_reg_bit[7]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst12|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst27|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst29|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst32|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst35|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst44|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[0]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[10]    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[11]    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[12]    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[13]    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[14]    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[15]    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[1]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[2]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[3]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[4]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[5]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[6]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[7]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[8]     ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_shk:auto_generated|counter_reg_bit[9]     ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst17                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst2                                                                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst28                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst3                                                                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst33                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst4                                                                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst52                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst53                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst6                                                                                              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst61                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; inst71                                                                                             ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst10|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst24|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst30|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst31|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst34|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; Clk_100 ; Rise       ; lpm_compare0:inst36|lpm_compare:lpm_compare_component|cmpr_tji:auto_generated|aeb_output_dffe0a[0] ;
+--------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Bin          ; Clk_100    ; 1.728 ; 2.266 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; 2.055 ; 2.682 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; 1.853 ; 2.522 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; 1.085 ; 1.658 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; 1.912 ; 2.462 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; 3.015 ; 3.815 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; 2.865 ; 3.344 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; 3.012 ; 3.533 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; 2.605 ; 3.322 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; 3.015 ; 3.815 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 1.905 ; 2.602 ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 0.888 ; 1.097 ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.467 ; 0.717 ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 0.848 ; 1.051 ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; 1.879 ; 2.580 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 0.686 ; 0.913 ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; 1.905 ; 2.602 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; 1.605 ; 2.314 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; 1.848 ; 2.517 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; 1.736 ; 2.396 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; 1.642 ; 2.307 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; 1.575 ; 2.227 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; 1.437 ; 2.105 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; 1.696 ; 2.394 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; 1.764 ; 2.509 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; 1.507 ; 2.146 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; 1.852 ; 2.578 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; 3.195 ; 3.624 ; Rise       ; Wr_n            ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Bin          ; Clk_100    ; -0.962 ; -1.559 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; -1.057 ; -1.679 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; -1.079 ; -1.709 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; -0.871 ; -1.443 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; -1.261 ; -1.808 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; -1.525 ; -2.143 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; -1.662 ; -2.278 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; -1.772 ; -2.435 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; -1.525 ; -2.143 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; -1.832 ; -2.383 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 0.366  ; 0.031  ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 0.198  ; -0.097 ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.282  ; -0.021 ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 0.366  ; 0.031  ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; -0.893 ; -1.460 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 0.260  ; -0.035 ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; -0.826 ; -1.433 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; -0.941 ; -1.545 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; -0.964 ; -1.546 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; -0.914 ; -1.499 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; -0.936 ; -1.535 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; -0.884 ; -1.459 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; -0.849 ; -1.445 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; -0.877 ; -1.485 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; -0.899 ; -1.506 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; -0.893 ; -1.487 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; -0.923 ; -1.508 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; -1.854 ; -2.408 ; Rise       ; Wr_n            ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 3.599 ; 3.733 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 3.521 ; 3.390 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 4.821 ; 5.066 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 2.953 ; 2.898 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 4.192 ; 3.969 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 3.787 ; 3.631 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 3.286 ; 3.194 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 3.948 ; 3.757 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 3.928 ; 3.728 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 3.899 ; 3.714 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 4.007 ; 3.792 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 3.844 ; 3.669 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 4.092 ; 3.880 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 3.429 ; 3.319 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 3.558 ; 3.440 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 3.788 ; 3.631 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 4.192 ; 3.969 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 3.651 ; 3.504 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 3.542 ; 3.412 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 3.931 ; 3.748 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 3.757 ; 3.601 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 3.383 ; 3.509 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 4.489 ; 4.811 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 3.568 ; 3.719 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 3.568 ; 3.719 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 3.489 ; 3.629 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 3.731 ; 3.885 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 3.845 ; 3.677 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 3.794 ; 3.720 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 3.513 ; 3.642 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 3.439 ; 3.312 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 4.724 ; 4.961 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 2.894 ; 2.841 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 3.214 ; 3.124 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 3.697 ; 3.546 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 3.214 ; 3.124 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 3.852 ; 3.667 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 3.831 ; 3.638 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 3.803 ; 3.624 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 3.909 ; 3.701 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 3.752 ; 3.583 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 3.990 ; 3.786 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 3.352 ; 3.245 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 3.475 ; 3.361 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 3.696 ; 3.545 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 4.086 ; 3.871 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 3.564 ; 3.422 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 3.460 ; 3.335 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 3.836 ; 3.659 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 3.666 ; 3.515 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 3.306 ; 3.427 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 4.344 ; 4.626 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 3.486 ; 3.632 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 3.486 ; 3.632 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 3.409 ; 3.543 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 3.640 ; 3.788 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 3.721 ; 3.576 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 3.684 ; 3.604 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 5.288 ;       ;       ; 6.170 ;
; Line_Skips ; RG          ; 4.137 ;       ;       ; 4.834 ;
; Line_Skips ; Reset_Blank ; 4.137 ;       ;       ; 4.834 ;
; Line_Skips ; S1          ; 4.129 ;       ;       ; 4.823 ;
; Line_Skips ; S2          ; 4.274 ;       ;       ; 4.971 ;
; Line_Skips ; S3          ;       ; 4.156 ; 4.854 ;       ;
; Line_Skips ; SG          ;       ; 4.212 ; 4.944 ;       ;
; Skip       ; Pixel_End   ; 5.494 ;       ;       ; 6.421 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 5.136 ;       ;       ; 6.000 ;
; Line_Skips ; RG          ; 4.032 ;       ;       ; 4.719 ;
; Line_Skips ; Reset_Blank ; 4.032 ;       ;       ; 4.719 ;
; Line_Skips ; S1          ; 4.023 ;       ;       ; 4.706 ;
; Line_Skips ; S2          ; 4.162 ;       ;       ; 4.848 ;
; Line_Skips ; S3          ;       ; 4.049 ; 4.737 ;       ;
; Line_Skips ; SG          ;       ; 4.104 ; 4.825 ;       ;
; Skip       ; Pixel_End   ; 5.334 ;       ;       ; 6.240 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.361   ; 0.166 ; N/A      ; N/A     ; -3.000              ;
;  Clk_100         ; -2.361   ; 0.166 ; N/A      ; N/A     ; -3.000              ;
;  Wr_n            ; N/A      ; N/A   ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -102.96  ; 0.0   ; 0.0      ; 0.0     ; -324.65             ;
;  Clk_100         ; -102.960 ; 0.000 ; N/A      ; N/A     ; -66.704             ;
;  Wr_n            ; N/A      ; N/A   ; N/A      ; N/A     ; -257.946            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; Bin          ; Clk_100    ; 3.088 ; 3.473 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; 3.609 ; 4.167 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; 3.274 ; 3.766 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; 1.883 ; 2.315 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; 3.421 ; 3.814 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; 5.352 ; 5.906 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; 4.855 ; 5.261 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; 5.155 ; 5.608 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; 4.604 ; 5.069 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; 5.352 ; 5.906 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 3.354 ; 3.831 ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 1.412 ; 1.544 ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.743 ; 0.857 ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 1.314 ; 1.448 ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; 3.284 ; 3.774 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 1.043 ; 1.157 ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; 3.354 ; 3.831 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; 2.694 ; 3.212 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; 3.201 ; 3.680 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; 3.001 ; 3.488 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; 2.948 ; 3.381 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; 2.756 ; 3.227 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; 2.522 ; 2.985 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; 3.020 ; 3.511 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; 3.013 ; 3.552 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; 2.645 ; 3.129 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; 3.192 ; 3.746 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; 5.422 ; 5.799 ; Rise       ; Wr_n            ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; Bin          ; Clk_100    ; -0.962 ; -1.559 ; Rise       ; Clk_100         ;
; Cnt_Pause    ; Clk_100    ; -1.057 ; -1.679 ; Rise       ; Clk_100         ;
; Pix_Started  ; Clk_100    ; -1.079 ; -1.709 ; Rise       ; Clk_100         ;
; SRg_Flashing ; Clk_100    ; -0.871 ; -1.443 ; Rise       ; Clk_100         ;
; Skip         ; Clk_100    ; -1.261 ; -1.808 ; Rise       ; Clk_100         ;
; Addr[*]      ; Wr_n       ; -1.525 ; -2.143 ; Rise       ; Wr_n            ;
;  Addr[0]     ; Wr_n       ; -1.662 ; -2.278 ; Rise       ; Wr_n            ;
;  Addr[1]     ; Wr_n       ; -1.772 ; -2.435 ; Rise       ; Wr_n            ;
;  Addr[2]     ; Wr_n       ; -1.525 ; -2.143 ; Rise       ; Wr_n            ;
;  Addr[3]     ; Wr_n       ; -1.832 ; -2.383 ; Rise       ; Wr_n            ;
; Dat[*]       ; Wr_n       ; 0.626  ; 0.484  ; Rise       ; Wr_n            ;
;  Dat[0]      ; Wr_n       ; 0.410  ; 0.308  ; Rise       ; Wr_n            ;
;  Dat[1]      ; Wr_n       ; 0.516  ; 0.397  ; Rise       ; Wr_n            ;
;  Dat[2]      ; Wr_n       ; 0.626  ; 0.484  ; Rise       ; Wr_n            ;
;  Dat[3]      ; Wr_n       ; -0.893 ; -1.460 ; Rise       ; Wr_n            ;
;  Dat[4]      ; Wr_n       ; 0.499  ; 0.379  ; Rise       ; Wr_n            ;
;  Dat[5]      ; Wr_n       ; -0.826 ; -1.433 ; Rise       ; Wr_n            ;
;  Dat[6]      ; Wr_n       ; -0.941 ; -1.545 ; Rise       ; Wr_n            ;
;  Dat[7]      ; Wr_n       ; -0.964 ; -1.546 ; Rise       ; Wr_n            ;
;  Dat[8]      ; Wr_n       ; -0.914 ; -1.499 ; Rise       ; Wr_n            ;
;  Dat[9]      ; Wr_n       ; -0.936 ; -1.535 ; Rise       ; Wr_n            ;
;  Dat[10]     ; Wr_n       ; -0.884 ; -1.459 ; Rise       ; Wr_n            ;
;  Dat[11]     ; Wr_n       ; -0.849 ; -1.445 ; Rise       ; Wr_n            ;
;  Dat[12]     ; Wr_n       ; -0.877 ; -1.485 ; Rise       ; Wr_n            ;
;  Dat[13]     ; Wr_n       ; -0.899 ; -1.506 ; Rise       ; Wr_n            ;
;  Dat[14]     ; Wr_n       ; -0.893 ; -1.487 ; Rise       ; Wr_n            ;
;  Dat[15]     ; Wr_n       ; -0.923 ; -1.508 ; Rise       ; Wr_n            ;
; S_Gen_Cs_n   ; Wr_n       ; -1.854 ; -2.408 ; Rise       ; Wr_n            ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 6.117 ; 6.154 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 5.828 ; 5.744 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 7.864 ; 8.045 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 4.918 ; 4.906 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 6.822 ; 6.716 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 6.231 ; 6.180 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 5.464 ; 5.417 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 6.464 ; 6.377 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 6.376 ; 6.259 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 6.318 ; 6.287 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 6.533 ; 6.431 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 6.291 ; 6.233 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 6.680 ; 6.594 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 5.689 ; 5.665 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 5.895 ; 5.867 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 6.233 ; 6.189 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 6.822 ; 6.716 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 6.006 ; 5.909 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 5.856 ; 5.768 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 6.434 ; 6.326 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 6.175 ; 6.068 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 5.725 ; 5.745 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 7.395 ; 7.608 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 6.094 ; 6.199 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 6.094 ; 6.199 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 5.940 ; 6.096 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 6.339 ; 6.466 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 6.374 ; 6.278 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 6.283 ; 6.323 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Bin_Skip_End  ; Clk_100    ; 3.513 ; 3.642 ; Rise       ; Clk_100         ;
; Block_n       ; Clk_100    ; 3.439 ; 3.312 ; Rise       ; Clk_100         ;
; CONVEnbl      ; Clk_100    ; 4.724 ; 4.961 ; Rise       ; Clk_100         ;
; CONVST        ; Clk_100    ; 2.894 ; 2.841 ; Rise       ; Clk_100         ;
; Cnt[*]        ; Clk_100    ; 3.214 ; 3.124 ; Rise       ; Clk_100         ;
;  Cnt[0]       ; Clk_100    ; 3.697 ; 3.546 ; Rise       ; Clk_100         ;
;  Cnt[1]       ; Clk_100    ; 3.214 ; 3.124 ; Rise       ; Clk_100         ;
;  Cnt[2]       ; Clk_100    ; 3.852 ; 3.667 ; Rise       ; Clk_100         ;
;  Cnt[3]       ; Clk_100    ; 3.831 ; 3.638 ; Rise       ; Clk_100         ;
;  Cnt[4]       ; Clk_100    ; 3.803 ; 3.624 ; Rise       ; Clk_100         ;
;  Cnt[5]       ; Clk_100    ; 3.909 ; 3.701 ; Rise       ; Clk_100         ;
;  Cnt[6]       ; Clk_100    ; 3.752 ; 3.583 ; Rise       ; Clk_100         ;
;  Cnt[7]       ; Clk_100    ; 3.990 ; 3.786 ; Rise       ; Clk_100         ;
;  Cnt[8]       ; Clk_100    ; 3.352 ; 3.245 ; Rise       ; Clk_100         ;
;  Cnt[9]       ; Clk_100    ; 3.475 ; 3.361 ; Rise       ; Clk_100         ;
;  Cnt[10]      ; Clk_100    ; 3.696 ; 3.545 ; Rise       ; Clk_100         ;
;  Cnt[11]      ; Clk_100    ; 4.086 ; 3.871 ; Rise       ; Clk_100         ;
;  Cnt[12]      ; Clk_100    ; 3.564 ; 3.422 ; Rise       ; Clk_100         ;
;  Cnt[13]      ; Clk_100    ; 3.460 ; 3.335 ; Rise       ; Clk_100         ;
;  Cnt[14]      ; Clk_100    ; 3.836 ; 3.659 ; Rise       ; Clk_100         ;
;  Cnt[15]      ; Clk_100    ; 3.666 ; 3.515 ; Rise       ; Clk_100         ;
; Conversion_On ; Clk_100    ; 3.306 ; 3.427 ; Rise       ; Clk_100         ;
; Pixel_End     ; Clk_100    ; 4.344 ; 4.626 ; Rise       ; Clk_100         ;
; RG            ; Clk_100    ; 3.486 ; 3.632 ; Rise       ; Clk_100         ;
; Reset_Blank   ; Clk_100    ; 3.486 ; 3.632 ; Rise       ; Clk_100         ;
; S1            ; Clk_100    ; 3.409 ; 3.543 ; Rise       ; Clk_100         ;
; S2            ; Clk_100    ; 3.640 ; 3.788 ; Rise       ; Clk_100         ;
; S3            ; Clk_100    ; 3.721 ; 3.576 ; Rise       ; Clk_100         ;
; SG            ; Clk_100    ; 3.684 ; 3.604 ; Rise       ; Clk_100         ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 8.761 ;       ;       ; 9.373 ;
; Line_Skips ; RG          ; 7.048 ;       ;       ; 7.504 ;
; Line_Skips ; Reset_Blank ; 7.048 ;       ;       ; 7.504 ;
; Line_Skips ; S1          ; 7.037 ;       ;       ; 7.527 ;
; Line_Skips ; S2          ; 7.248 ;       ;       ; 7.725 ;
; Line_Skips ; S3          ;       ; 7.078 ; 7.501 ;       ;
; Line_Skips ; SG          ;       ; 7.176 ; 7.633 ;       ;
; Skip       ; Pixel_End   ; 9.061 ;       ;       ; 9.690 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Bin        ; Pixel_End   ; 5.136 ;       ;       ; 6.000 ;
; Line_Skips ; RG          ; 4.032 ;       ;       ; 4.719 ;
; Line_Skips ; Reset_Blank ; 4.032 ;       ;       ; 4.719 ;
; Line_Skips ; S1          ; 4.023 ;       ;       ; 4.706 ;
; Line_Skips ; S2          ; 4.162 ;       ;       ; 4.848 ;
; Line_Skips ; S3          ;       ; 4.049 ; 4.737 ;       ;
; Line_Skips ; SG          ;       ; 4.104 ; 4.825 ;       ;
; Skip       ; Pixel_End   ; 5.334 ;       ;       ; 6.240 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; S1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Cnt[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Pixel_End     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Bin_Skip_End  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; S2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; S3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; RG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CONVST        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CONVEnbl      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Conversion_On ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Reset_Blank   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Block_n       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Line_Skips              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Skip                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Bin                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_100                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_Started             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Cnt_Pause               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRg_Flashing            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_n                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S_Gen_Cs_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00454 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00454 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; Cnt[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Cnt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Cnt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Pixel_End     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Bin_Skip_End  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.36 V              ; -0.00454 V          ; 0.097 V                              ; 0.012 V                              ; 4.4e-010 s                  ; 4.15e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.36 V             ; -0.00454 V         ; 0.097 V                             ; 0.012 V                             ; 4.4e-010 s                 ; 4.15e-010 s                ; Yes                       ; Yes                       ;
; S2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; S3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; SG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; RG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; CONVST        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; CONVEnbl      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.33 V              ; -0.00342 V          ; 0.134 V                              ; 0.076 V                              ; 3.33e-009 s                 ; 3.16e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.33 V             ; -0.00342 V         ; 0.134 V                             ; 0.076 V                             ; 3.33e-009 s                ; 3.16e-009 s                ; Yes                       ; Yes                       ;
; Conversion_On ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; Reset_Blank   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.11e-007 V                  ; 2.35 V              ; -0.00823 V          ; 0.102 V                              ; 0.022 V                              ; 6.39e-010 s                 ; 5.99e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.11e-007 V                 ; 2.35 V             ; -0.00823 V         ; 0.102 V                             ; 0.022 V                             ; 6.39e-010 s                ; 5.99e-010 s                ; Yes                       ; Yes                       ;
; Block_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-006 V                  ; 2.36 V              ; -0.00549 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-010 s                 ; 4.25e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-006 V                 ; 2.36 V             ; -0.00549 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-010 s                ; 4.25e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.36 V              ; -0.0223 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-010 s                 ; 3.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.36 V             ; -0.0223 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-010 s                ; 3.26e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00575 V          ; 0.081 V                              ; 0.032 V                              ; 5.3e-010 s                  ; 7.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00575 V         ; 0.081 V                             ; 0.032 V                             ; 5.3e-010 s                 ; 7.56e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; S1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; Cnt[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Cnt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Cnt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Pixel_End     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Bin_Skip_End  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; S2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; S3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; SG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; RG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; CONVST        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; CONVEnbl      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; Conversion_On ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Reset_Blank   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Block_n       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk_100    ; Clk_100  ; 864      ; 0        ; 0        ; 0        ;
; Wr_n       ; Clk_100  ; 240      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clk_100    ; Clk_100  ; 864      ; 0        ; 0        ; 0        ;
; Wr_n       ; Clk_100  ; 240      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 1812  ; 1812 ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue Mar 15 15:49:36 2011
Info: Command: quartus_sta Serial_Clocks_Generator -c Serial_Clocks_Generator
Info: qsta_default_script.tcl version: #2
Info: Only one processor detected - disabling parallel compilation
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'Serial_Clocks_Generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name Clk_100 Clk_100
    Info: create_clock -period 1.000 -name Wr_n Wr_n
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.361
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.361      -102.960 Clk_100 
Info: Worst-case hold slack is 0.337
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.337         0.000 Clk_100 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -243.000 Wr_n 
    Info:    -3.000       -63.000 Clk_100 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.035
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.035       -86.536 Clk_100 
Info: Worst-case hold slack is 0.291
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.291         0.000 Clk_100 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -243.000 Wr_n 
    Info:    -3.000       -63.000 Clk_100 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -rise_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {Wr_n}] -fall_to [get_clocks {Clk_100}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -rise_to [get_clocks {Clk_100}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Clk_100}] -fall_to [get_clocks {Clk_100}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.963
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.963       -34.534 Clk_100 
Info: Worst-case hold slack is 0.166
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.166         0.000 Clk_100 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000      -257.946 Wr_n 
    Info:    -3.000       -66.704 Clk_100 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Tue Mar 15 15:49:46 2011
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:06


