{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681776652052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681776652053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 19:10:51 2023 " "Processing started: Mon Apr 17 19:10:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681776652053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776652053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776652053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681776652252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681776652252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test.v 1 1 " "Using design file test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681776656899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681776656899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_R test.v(9) " "Verilog HDL Always Construct warning at test.v(9): inferring latch(es) for variable \"VGA_R\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_G test.v(9) " "Verilog HDL Always Construct warning at test.v(9): inferring latch(es) for variable \"VGA_G\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_B test.v(9) " "Verilog HDL Always Construct warning at test.v(9): inferring latch(es) for variable \"VGA_B\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_B\[0\] test.v(9) " "Inferred latch for \"VGA_B\[0\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_B\[1\] test.v(9) " "Inferred latch for \"VGA_B\[1\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_B\[2\] test.v(9) " "Inferred latch for \"VGA_B\[2\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656900 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_B\[3\] test.v(9) " "Inferred latch for \"VGA_B\[3\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[0\] test.v(9) " "Inferred latch for \"VGA_G\[0\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[1\] test.v(9) " "Inferred latch for \"VGA_G\[1\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[2\] test.v(9) " "Inferred latch for \"VGA_G\[2\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_G\[3\] test.v(9) " "Inferred latch for \"VGA_G\[3\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[0\] test.v(9) " "Inferred latch for \"VGA_R\[0\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[1\] test.v(9) " "Inferred latch for \"VGA_R\[1\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[2\] test.v(9) " "Inferred latch for \"VGA_R\[2\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_R\[3\] test.v(9) " "Inferred latch for \"VGA_R\[3\]\" at test.v(9)" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776656901 "|test"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] VCC " "Pin \"VGA_R\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] VCC " "Pin \"VGA_R\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] VCC " "Pin \"VGA_R\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] VCC " "Pin \"VGA_R\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] VCC " "Pin \"VGA_G\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] VCC " "Pin \"VGA_G\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] VCC " "Pin \"VGA_G\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] VCC " "Pin \"VGA_G\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] VCC " "Pin \"VGA_B\[0\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] VCC " "Pin \"VGA_B\[1\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] VCC " "Pin \"VGA_B\[2\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] VCC " "Pin \"VGA_B\[3\]\" is stuck at VCC" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681776657081 "|test|VGA_B[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681776657081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681776657139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681776657139 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[0\] " "No output dependent on input pin \"x\[0\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[1\] " "No output dependent on input pin \"x\[1\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[2\] " "No output dependent on input pin \"x\[2\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[3\] " "No output dependent on input pin \"x\[3\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[4\] " "No output dependent on input pin \"x\[4\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[5\] " "No output dependent on input pin \"x\[5\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[6\] " "No output dependent on input pin \"x\[6\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[7\] " "No output dependent on input pin \"x\[7\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[8\] " "No output dependent on input pin \"x\[8\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x\[9\] " "No output dependent on input pin \"x\[9\]\"" {  } { { "test.v" "" { Text "C:/Users/mannn/Desktop/test/test.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681776657153 "|test|x[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681776657153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681776657153 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681776657153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681776657153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681776657163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 19:10:57 2023 " "Processing ended: Mon Apr 17 19:10:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681776657163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681776657163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681776657163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681776657163 ""}
