

================================================================
== Vivado HLS Report for 'dut_backproj'
================================================================
* Date:           Sun Dec  4 22:47:16 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.83|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3927941|  3927941|  3927941|  3927941|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_ROW                 |  3927940|  3927940|    392794|          -|          -|     10|    no    |
        | + LOOP_ST_A               |      784|      784|         2|          1|          1|    784|    yes   |
        | + LOOP_COL_LOOP_DOT_PROD  |   392006|   392006|        12|          5|          1|  78400|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    110|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    127|
|Register         |        -|      -|     239|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      5|     587|    949|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |A_U    |dut_backproj_A  |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+
    |Total  |                |        2|  0|   0|   784|   32|     1|        25088|
    +-------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_181_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_210_p2  |     +    |      0|  0|  17|          17|           1|
    |k_1_fu_244_p2                  |     +    |      0|  0|  10|          10|           1|
    |m_2_fu_193_p2                  |     +    |      0|  0|  10|          10|           1|
    |ap_sig_101                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_130                     |    and   |      0|  0|   1|           1|           1|
    |ap_sig_134                     |    and   |      0|  0|   1|           1|           1|
    |exitcond7_fu_187_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond8_fu_175_p2            |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten_fu_204_p2     |   icmp   |      0|  0|   6|          17|          17|
    |exitcond_fu_216_p2             |   icmp   |      0|  0|   4|          10|           9|
    |tmp_2_fu_239_p2                |   icmp   |      0|  0|   4|          10|           9|
    |tmp_8_fu_230_p2                |   icmp   |      0|  0|   4|          10|           1|
    |grp_fu_161_p0                  |  select  |      0|  0|  32|           1|           1|
    |k_mid2_fu_222_p3               |  select  |      0|  0|  10|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 110|         107|          58|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_address0                    |  10|          3|   10|         30|
    |ap_NS_fsm                     |   4|         10|    1|         10|
    |ap_reg_ppiten_pp1_it2         |   1|          2|    1|          2|
    |i_reg_116                     |   4|          2|    4|          8|
    |indvar_flatten_phi_fu_143_p4  |  17|          2|   17|         34|
    |indvar_flatten_reg_139        |  17|          2|   17|         34|
    |k_phi_fu_154_p4               |  10|          2|   10|         20|
    |k_reg_150                     |  10|          2|   10|         20|
    |m_phi_fu_131_p4               |  10|          2|   10|         20|
    |m_reg_127                     |  10|          2|   10|         20|
    |strm_in_V_blk_n               |   1|          2|    1|          2|
    |strm_out_V_blk_n              |   1|          2|    1|          2|
    |tmp_fu_76                     |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 127|         35|  124|        266|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   9|   0|    9|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                 |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_2_reg_322_pp1_iter1  |   1|   0|    1|          0|
    |exitcond7_reg_281                     |   1|   0|    1|          0|
    |exitcond_flatten_reg_290              |   1|   0|    1|          0|
    |i_2_reg_276                           |   4|   0|    4|          0|
    |i_reg_116                             |   4|   0|    4|          0|
    |indvar_flatten_next_reg_294           |  17|   0|   17|          0|
    |indvar_flatten_reg_139                |  17|   0|   17|          0|
    |k_1_reg_326                           |  10|   0|   10|          0|
    |k_mid2_reg_299                        |  10|   0|   10|          0|
    |k_reg_150                             |  10|   0|   10|          0|
    |m_2_reg_285                           |  10|   0|   10|          0|
    |m_reg_127                             |  10|   0|   10|          0|
    |tmp_171_reg_317                       |  32|   0|   32|          0|
    |tmp_172_reg_346                       |  32|   0|   32|          0|
    |tmp_1_reg_336                         |  32|   0|   32|          0|
    |tmp_2_reg_322                         |   1|   0|    1|          0|
    |tmp_8_reg_307                         |   1|   0|    1|          0|
    |tmp_fu_76                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_290              |   0|   1|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 239|   1|  240|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_backproj | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_backproj | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

