<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\projects\KRV32_new_counter\impl\gwsynthesis\KRV32_new_counter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\projects\KRV32_new_counter\src\rv32.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\projects\KRV32_new_counter\src\picotiny.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr 21 10:43:25 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>518</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>580</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>27.000(MHz)</td>
<td>29.305(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.914</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[2]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>34.080</td>
</tr>
<tr>
<td>2</td>
<td>3.178</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[7]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.816</td>
</tr>
<tr>
<td>3</td>
<td>3.317</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[3]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.676</td>
</tr>
<tr>
<td>4</td>
<td>3.334</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[5]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.660</td>
</tr>
<tr>
<td>5</td>
<td>3.371</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[24]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.623</td>
</tr>
<tr>
<td>6</td>
<td>3.402</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[2]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.591</td>
</tr>
<tr>
<td>7</td>
<td>3.541</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[17]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.453</td>
</tr>
<tr>
<td>8</td>
<td>3.712</td>
<td>cpu0/data_6_s0/Q</td>
<td>mem0/PROGMEM_1_PROGMEM_1_0_0_s/CEA</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.151</td>
</tr>
<tr>
<td>9</td>
<td>3.855</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[27]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>33.139</td>
</tr>
<tr>
<td>10</td>
<td>4.032</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[10]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.962</td>
</tr>
<tr>
<td>11</td>
<td>4.033</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[21]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.960</td>
</tr>
<tr>
<td>12</td>
<td>4.087</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[6]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.907</td>
</tr>
<tr>
<td>13</td>
<td>4.141</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[7]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.852</td>
</tr>
<tr>
<td>14</td>
<td>4.158</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[29]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.836</td>
</tr>
<tr>
<td>15</td>
<td>4.179</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[17]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.815</td>
</tr>
<tr>
<td>16</td>
<td>4.258</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[14]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.736</td>
</tr>
<tr>
<td>17</td>
<td>4.266</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[30]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.727</td>
</tr>
<tr>
<td>18</td>
<td>4.303</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[5]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.691</td>
</tr>
<tr>
<td>19</td>
<td>4.314</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[20]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.680</td>
</tr>
<tr>
<td>20</td>
<td>4.358</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[15]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.635</td>
</tr>
<tr>
<td>21</td>
<td>4.358</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[15]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.635</td>
</tr>
<tr>
<td>22</td>
<td>4.451</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/DI[3]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.543</td>
</tr>
<tr>
<td>23</td>
<td>4.544</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[4]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.450</td>
</tr>
<tr>
<td>24</td>
<td>4.551</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[31]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.442</td>
</tr>
<tr>
<td>25</td>
<td>4.650</td>
<td>cpu0/data_6_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/DI[16]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>32.343</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.499</td>
<td>cpu0/data_7_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/ADA[5]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>2</td>
<td>0.715</td>
<td>cpu0/state_1_s1/Q</td>
<td>cpu0/state_1_s1/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>3</td>
<td>0.746</td>
<td>cpu0/data_19_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/ADB[9]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.906</td>
</tr>
<tr>
<td>4</td>
<td>0.748</td>
<td>cpu0/data_20_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADB[5]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.908</td>
</tr>
<tr>
<td>5</td>
<td>0.750</td>
<td>cpu0/data_24_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADB[9]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.910</td>
</tr>
<tr>
<td>6</td>
<td>0.808</td>
<td>cpu0/data_10_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADA[8]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.883</td>
</tr>
<tr>
<td>7</td>
<td>0.957</td>
<td>cpu0/data_15_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/ADB[5]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>8</td>
<td>0.973</td>
<td>cpu0/state_1_s1/Q</td>
<td>cpu0/state_0_s1/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.973</td>
</tr>
<tr>
<td>9</td>
<td>0.984</td>
<td>cpu0/data_23_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADB[8]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.144</td>
</tr>
<tr>
<td>10</td>
<td>1.013</td>
<td>cpu0/data_22_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADB[7]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.173</td>
</tr>
<tr>
<td>11</td>
<td>1.028</td>
<td>cpu0/data_17_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/ADB[7]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.188</td>
</tr>
<tr>
<td>12</td>
<td>1.054</td>
<td>cpu0/data_11_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADA[9]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.129</td>
</tr>
<tr>
<td>13</td>
<td>1.066</td>
<td>cpu0/state_2_s1/Q</td>
<td>cpu0/state_2_s1/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.066</td>
</tr>
<tr>
<td>14</td>
<td>1.096</td>
<td>cpu0/data_7_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADA[5]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.171</td>
</tr>
<tr>
<td>15</td>
<td>1.115</td>
<td>cpu0/data_10_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s/ADA[8]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.190</td>
</tr>
<tr>
<td>16</td>
<td>1.121</td>
<td>uart_ctrl_2_s0/Q</td>
<td>io_rdata_2_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.121</td>
</tr>
<tr>
<td>17</td>
<td>1.154</td>
<td>uart_ctrl_1_s0/Q</td>
<td>io_rdata_1_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.154</td>
</tr>
<tr>
<td>18</td>
<td>1.185</td>
<td>cpu0/state_2_s1/Q</td>
<td>cpu0/state_2_s1/CE</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.197</td>
</tr>
<tr>
<td>19</td>
<td>1.191</td>
<td>cpu0/state_3_s1/Q</td>
<td>cpu0/state_3_s1/CE</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.203</td>
</tr>
<tr>
<td>20</td>
<td>1.209</td>
<td>cpu0/data_21_s0/Q</td>
<td>cpu0/regfile_regfile_0_0_s0/ADB[6]</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.369</td>
</tr>
<tr>
<td>21</td>
<td>1.289</td>
<td>uart_ctrl_3_s0/Q</td>
<td>io_rdata_3_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.289</td>
</tr>
<tr>
<td>22</td>
<td>1.291</td>
<td>uart_ctrl_4_s0/Q</td>
<td>io_rdata_4_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.291</td>
</tr>
<tr>
<td>23</td>
<td>1.296</td>
<td>uart_ctrl_5_s0/Q</td>
<td>io_rdata_5_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.296</td>
</tr>
<tr>
<td>24</td>
<td>1.296</td>
<td>uart_ctrl_6_s0/Q</td>
<td>io_rdata_6_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.296</td>
</tr>
<tr>
<td>25</td>
<td>1.296</td>
<td>uart_ctrl_7_s0/Q</td>
<td>io_rdata_7_s0/D</td>
<td>clk_osc:[R]</td>
<td>clk_osc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.296</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>led_gpio_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>led_gpio_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>led_gpio_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>uart_ctrl_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>io_rdata_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>io_rdata_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_osc</td>
<td>cpu0/addr_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.471</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>rdata_2_s0/I3</td>
</tr>
<tr>
<td>31.570</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">rdata_2_s0/F</td>
</tr>
<tr>
<td>33.684</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>cpu0/write_reg_data_2_s4/I2</td>
</tr>
<tr>
<td>34.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_2_s4/F</td>
</tr>
<tr>
<td>36.412</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.861, 31.869%; route: 22.761, 66.786%; tC2Q: 0.458, 1.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.782</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>rdata_7_s0/I3</td>
</tr>
<tr>
<td>31.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">rdata_7_s0/F</td>
</tr>
<tr>
<td>33.068</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>cpu0/write_reg_data_7_s0/I2</td>
</tr>
<tr>
<td>33.890</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_7_s0/F</td>
</tr>
<tr>
<td>36.148</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.307, 30.480%; route: 23.050, 68.165%; tC2Q: 0.458, 1.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>36.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.778</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>rdata_3_s0/I3</td>
</tr>
<tr>
<td>31.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">rdata_3_s0/F</td>
</tr>
<tr>
<td>33.104</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>cpu0/write_reg_data_3_s3/I2</td>
</tr>
<tr>
<td>33.730</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_3_s3/F</td>
</tr>
<tr>
<td>36.008</td>
<td>2.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.321, 30.648%; route: 22.897, 67.991%; tC2Q: 0.458, 1.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.447</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>rdata_5_s0/I3</td>
</tr>
<tr>
<td>31.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">rdata_5_s0/F</td>
</tr>
<tr>
<td>33.108</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu0/write_reg_data_5_s0/I2</td>
</tr>
<tr>
<td>34.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_5_s0/F</td>
</tr>
<tr>
<td>35.992</td>
<td>1.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.794, 32.068%; route: 22.408, 66.570%; tC2Q: 0.458, 1.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>32.428</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>cpu0/write_reg_data_24_s0/I0</td>
</tr>
<tr>
<td>33.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_24_s0/F</td>
</tr>
<tr>
<td>35.955</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 30.895%; route: 22.777, 67.741%; tC2Q: 0.458, 1.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.471</td>
<td>1.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[2][B]</td>
<td>rdata_2_s0/I3</td>
</tr>
<tr>
<td>31.570</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[2][B]</td>
<td style=" background: #97FFFF;">rdata_2_s0/F</td>
</tr>
<tr>
<td>33.684</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>cpu0/write_reg_data_2_s4/I2</td>
</tr>
<tr>
<td>34.783</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_2_s4/F</td>
</tr>
<tr>
<td>35.923</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.861, 32.333%; route: 22.272, 66.303%; tC2Q: 0.458, 1.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>32.908</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>cpu0/write_reg_data_17_s0/I0</td>
</tr>
<tr>
<td>34.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_17_s0/F</td>
</tr>
<tr>
<td>35.785</td>
<td>1.778</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.052%; route: 22.607, 67.577%; tC2Q: 0.458, 1.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem0/PROGMEM_1_PROGMEM_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>mem0/PROGMEM_0_s8/I0</td>
</tr>
<tr>
<td>28.655</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">mem0/PROGMEM_0_s8/F</td>
</tr>
<tr>
<td>29.074</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>mem0/PROGMEM_0_s4/I2</td>
</tr>
<tr>
<td>30.106</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">mem0/PROGMEM_0_s4/F</td>
</tr>
<tr>
<td>32.389</td>
<td>2.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>mem0/PROGMEM_1_s3/I0</td>
</tr>
<tr>
<td>33.450</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">mem0/PROGMEM_1_s3/F</td>
</tr>
<tr>
<td>35.483</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">mem0/PROGMEM_1_PROGMEM_1_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>mem0/PROGMEM_1_PROGMEM_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>mem0/PROGMEM_1_PROGMEM_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.785, 32.533%; route: 21.908, 66.085%; tC2Q: 0.458, 1.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>32.428</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td>cpu0/write_reg_data_27_s0/I0</td>
</tr>
<tr>
<td>33.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_27_s0/F</td>
</tr>
<tr>
<td>35.470</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.347%; route: 22.292, 67.270%; tC2Q: 0.458, 1.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.298</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>cpu0/write_reg_data_15_s1/I1</td>
</tr>
<tr>
<td>30.924</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>31.756</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][B]</td>
<td>cpu0/write_reg_data_10_s0/I0</td>
</tr>
<tr>
<td>32.855</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_10_s0/F</td>
</tr>
<tr>
<td>35.293</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.515%; route: 22.115, 67.094%; tC2Q: 0.458, 1.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>cpu0/write_reg_data_21_s2/I0</td>
</tr>
<tr>
<td>31.496</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s2/F</td>
</tr>
<tr>
<td>32.317</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>cpu0/write_reg_data_21_s0/I2</td>
</tr>
<tr>
<td>33.349</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s0/F</td>
</tr>
<tr>
<td>35.292</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.727, 32.545%; route: 21.775, 66.064%; tC2Q: 0.458, 1.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.761</td>
<td>2.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>rdata_6_s0/I3</td>
</tr>
<tr>
<td>31.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">rdata_6_s0/F</td>
</tr>
<tr>
<td>32.669</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td>cpu0/write_reg_data_6_s3/I2</td>
</tr>
<tr>
<td>33.295</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_6_s3/F</td>
</tr>
<tr>
<td>35.239</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.568%; route: 22.060, 67.039%; tC2Q: 0.458, 1.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.782</td>
<td>2.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>rdata_7_s0/I3</td>
</tr>
<tr>
<td>31.604</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">rdata_7_s0/F</td>
</tr>
<tr>
<td>33.068</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][A]</td>
<td>cpu0/write_reg_data_7_s0/I2</td>
</tr>
<tr>
<td>33.890</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C18[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_7_s0/F</td>
</tr>
<tr>
<td>35.184</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.307, 31.374%; route: 22.087, 67.231%; tC2Q: 0.458, 1.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>11.088</td>
<td>4.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C35[0][A]</td>
<td>cpu0/shift_data_2_1_s4/I3</td>
</tr>
<tr>
<td>11.910</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>60</td>
<td>R11C35[0][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_1_s4/F</td>
</tr>
<tr>
<td>14.890</td>
<td>2.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td>cpu0/n35_s1/I2</td>
</tr>
<tr>
<td>15.951</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C22[2][B]</td>
<td style=" background: #97FFFF;">cpu0/n35_s1/F</td>
</tr>
<tr>
<td>16.369</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>rdata_7_s57/I1</td>
</tr>
<tr>
<td>17.401</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s57/F</td>
</tr>
<tr>
<td>19.175</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td>rdata_7_s31/I0</td>
</tr>
<tr>
<td>19.997</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][B]</td>
<td style=" background: #97FFFF;">rdata_7_s31/F</td>
</tr>
<tr>
<td>21.770</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>rdata_7_s14/I0</td>
</tr>
<tr>
<td>22.396</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">rdata_7_s14/F</td>
</tr>
<tr>
<td>24.346</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][A]</td>
<td>rdata_7_s4/I0</td>
</tr>
<tr>
<td>25.168</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C31[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s4/F</td>
</tr>
<tr>
<td>26.963</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cpu0/write_reg_data_29_s3/I2</td>
</tr>
<tr>
<td>28.062</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_29_s3/F</td>
</tr>
<tr>
<td>30.170</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>cpu0/write_reg_data_29_s1/I3</td>
</tr>
<tr>
<td>30.992</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_29_s1/F</td>
</tr>
<tr>
<td>31.961</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>cpu0/write_reg_data_29_s0/I2</td>
</tr>
<tr>
<td>33.060</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_29_s0/F</td>
</tr>
<tr>
<td>35.168</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.304, 28.335%; route: 23.074, 70.270%; tC2Q: 0.458, 1.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>32.908</td>
<td>1.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>cpu0/write_reg_data_17_s0/I0</td>
</tr>
<tr>
<td>34.007</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_17_s0/F</td>
</tr>
<tr>
<td>35.147</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.656%; route: 21.968, 66.947%; tC2Q: 0.458, 1.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.298</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>cpu0/write_reg_data_15_s1/I1</td>
</tr>
<tr>
<td>30.924</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>32.725</td>
<td>1.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[3][B]</td>
<td>cpu0/write_reg_data_14_s0/I0</td>
</tr>
<tr>
<td>33.757</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_14_s0/F</td>
</tr>
<tr>
<td>35.068</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.321, 31.528%; route: 21.956, 67.072%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.089</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>31.516</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[2][B]</td>
<td>cpu0/write_reg_data_30_s0/I0</td>
</tr>
<tr>
<td>32.615</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C19[2][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_30_s0/F</td>
</tr>
<tr>
<td>35.059</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.387, 31.738%; route: 21.882, 66.861%; tC2Q: 0.458, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.447</td>
<td>1.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>rdata_5_s0/I3</td>
</tr>
<tr>
<td>31.479</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">rdata_5_s0/F</td>
</tr>
<tr>
<td>33.108</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu0/write_reg_data_5_s0/I2</td>
</tr>
<tr>
<td>34.207</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_5_s0/F</td>
</tr>
<tr>
<td>35.023</td>
<td>0.816</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.794, 33.018%; route: 21.438, 65.579%; tC2Q: 0.458, 1.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>31.941</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][A]</td>
<td>cpu0/write_reg_data_20_s0/I0</td>
</tr>
<tr>
<td>32.567</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[3][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_20_s0/F</td>
</tr>
<tr>
<td>35.012</td>
<td>2.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.915, 30.340%; route: 22.307, 68.258%; tC2Q: 0.458, 1.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.298</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>cpu0/write_reg_data_15_s1/I1</td>
</tr>
<tr>
<td>30.924</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>32.888</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>cpu0/write_reg_data_15_s0/I0</td>
</tr>
<tr>
<td>33.987</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s0/F</td>
</tr>
<tr>
<td>34.967</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.830%; route: 21.789, 66.765%; tC2Q: 0.458, 1.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.298</td>
<td>1.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>cpu0/write_reg_data_15_s1/I1</td>
</tr>
<tr>
<td>30.924</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s1/F</td>
</tr>
<tr>
<td>32.888</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>cpu0/write_reg_data_15_s0/I0</td>
</tr>
<tr>
<td>33.987</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C20[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_15_s0/F</td>
</tr>
<tr>
<td>34.967</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 31.830%; route: 21.789, 66.765%; tC2Q: 0.458, 1.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.875</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.778</td>
<td>2.152</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][B]</td>
<td>rdata_3_s0/I3</td>
</tr>
<tr>
<td>31.810</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C14[2][B]</td>
<td style=" background: #97FFFF;">rdata_3_s0/F</td>
</tr>
<tr>
<td>33.104</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][B]</td>
<td>cpu0/write_reg_data_3_s3/I2</td>
</tr>
<tr>
<td>33.730</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_3_s3/F</td>
</tr>
<tr>
<td>34.875</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.321, 31.715%; route: 21.763, 66.876%; tC2Q: 0.458, 1.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>31.103</td>
<td>2.477</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>rdata_4_s0/I3</td>
</tr>
<tr>
<td>31.729</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">rdata_4_s0/F</td>
</tr>
<tr>
<td>32.224</td>
<td>0.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[3][B]</td>
<td>cpu0/write_reg_data_4_s3/I2</td>
</tr>
<tr>
<td>33.323</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C13[3][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_4_s3/F</td>
</tr>
<tr>
<td>34.782</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.388, 32.013%; route: 21.603, 66.575%; tC2Q: 0.458, 1.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.089</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>31.520</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>cpu0/write_reg_data_31_s0/I0</td>
</tr>
<tr>
<td>32.342</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s0/F</td>
</tr>
<tr>
<td>34.774</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.110, 31.163%; route: 21.874, 67.424%; tC2Q: 0.458, 1.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.650</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C14[0][A]</td>
<td>cpu0/data_6_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R12C14[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_6_s0/Q</td>
</tr>
<tr>
<td>5.734</td>
<td>2.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>cpu0/write_reg_data_21_s1/I2</td>
</tr>
<tr>
<td>6.833</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>101</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_21_s1/F</td>
</tr>
<tr>
<td>9.618</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu0/shift_data_2_0_s4/I3</td>
</tr>
<tr>
<td>10.440</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>62</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu0/shift_data_2_0_s4/F</td>
</tr>
<tr>
<td>13.719</td>
<td>3.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>cpu0/n31_s1/I2</td>
</tr>
<tr>
<td>14.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C34[0][B]</td>
<td style=" background: #97FFFF;">cpu0/n31_s1/F</td>
</tr>
<tr>
<td>16.864</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[1][B]</td>
<td>cpu0/n61_s1/I0</td>
</tr>
<tr>
<td>17.686</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C21[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n61_s1/F</td>
</tr>
<tr>
<td>18.182</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[1][B]</td>
<td>rdata_7_s66/I0</td>
</tr>
<tr>
<td>19.281</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C21[1][B]</td>
<td style=" background: #97FFFF;">rdata_7_s66/F</td>
</tr>
<tr>
<td>20.112</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>rdata_7_s42/I1</td>
</tr>
<tr>
<td>21.144</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s42/F</td>
</tr>
<tr>
<td>23.104</td>
<td>1.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>rdata_7_s21/I0</td>
</tr>
<tr>
<td>24.203</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">rdata_7_s21/F</td>
</tr>
<tr>
<td>25.822</td>
<td>1.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>rdata_7_s7/I2</td>
</tr>
<tr>
<td>26.448</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">rdata_7_s7/F</td>
</tr>
<tr>
<td>27.594</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][A]</td>
<td>rdata_7_s2/I0</td>
</tr>
<tr>
<td>28.626</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>R12C24[2][A]</td>
<td style=" background: #97FFFF;">rdata_7_s2/F</td>
</tr>
<tr>
<td>30.464</td>
<td>1.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][B]</td>
<td>cpu0/write_reg_data_31_s1/I0</td>
</tr>
<tr>
<td>31.090</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R11C19[0][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_31_s1/F</td>
</tr>
<tr>
<td>31.941</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][B]</td>
<td>cpu0/write_reg_data_16_s0/I0</td>
</tr>
<tr>
<td>32.567</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C17[1][B]</td>
<td style=" background: #97FFFF;">cpu0/write_reg_data_16_s0/F</td>
</tr>
<tr>
<td>34.675</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.915, 30.655%; route: 21.970, 67.927%; tC2Q: 0.458, 1.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>cpu0/data_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">cpu0/data_7_s0/Q</td>
</tr>
<tr>
<td>2.151</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">cpu0/state_1_s1/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu0/n1753_s26/I3</td>
</tr>
<tr>
<td>2.291</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" background: #97FFFF;">cpu0/n1753_s26/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">cpu0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>cpu0/data_19_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">cpu0/data_19_s0/Q</td>
</tr>
<tr>
<td>2.483</td>
<td>0.573</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.573, 63.212%; tC2Q: 0.333, 36.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>cpu0/data_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">cpu0/data_20_s0/Q</td>
</tr>
<tr>
<td>2.485</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.575, 63.307%; tC2Q: 0.333, 36.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>cpu0/data_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_24_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.377%; tC2Q: 0.333, 36.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>cpu0/data_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">cpu0/data_10_s0/Q</td>
</tr>
<tr>
<td>2.460</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 62.269%; tC2Q: 0.333, 37.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][B]</td>
<td>cpu0/data_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C22[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_15_s0/Q</td>
</tr>
<tr>
<td>2.694</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][A]</td>
<td>cpu0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R11C16[0][A]</td>
<td style=" font-weight:bold;">cpu0/state_1_s1/Q</td>
</tr>
<tr>
<td>2.178</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>cpu0/n1754_s25/I1</td>
</tr>
<tr>
<td>2.550</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" background: #97FFFF;">cpu0/n1754_s25/F</td>
</tr>
<tr>
<td>2.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" font-weight:bold;">cpu0/state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>cpu0/state_0_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>cpu0/state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.223%; route: 0.268, 27.527%; tC2Q: 0.333, 34.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[2][A]</td>
<td>cpu0/data_23_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C21[2][A]</td>
<td style=" font-weight:bold;">cpu0/data_23_s0/Q</td>
</tr>
<tr>
<td>2.720</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 70.854%; tC2Q: 0.333, 29.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][B]</td>
<td>cpu0/data_22_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C24[0][B]</td>
<td style=" font-weight:bold;">cpu0/data_22_s0/Q</td>
</tr>
<tr>
<td>2.749</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.839, 71.577%; tC2Q: 0.333, 28.423%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][B]</td>
<td>cpu0/data_17_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C22[0][B]</td>
<td style=" font-weight:bold;">cpu0/data_17_s0/Q</td>
</tr>
<tr>
<td>2.764</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.854, 71.935%; tC2Q: 0.333, 28.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>cpu0/data_11_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C24[1][B]</td>
<td style=" font-weight:bold;">cpu0/data_11_s0/Q</td>
</tr>
<tr>
<td>2.706</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.796, 70.483%; tC2Q: 0.333, 29.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu0/state_2_s1/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/n1752_s26/I2</td>
</tr>
<tr>
<td>2.643</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">cpu0/n1752_s26/F</td>
</tr>
<tr>
<td>2.643</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu0/state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.078%; route: 0.007, 0.664%; tC2Q: 0.333, 31.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td>cpu0/data_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C18[0][B]</td>
<td style=" font-weight:bold;">cpu0/data_7_s0/Q</td>
</tr>
<tr>
<td>2.748</td>
<td>0.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.838, 71.535%; tC2Q: 0.333, 28.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.115</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][A]</td>
<td>cpu0/data_10_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C24[2][A]</td>
<td style=" font-weight:bold;">cpu0/data_10_s0/Q</td>
</tr>
<tr>
<td>2.767</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.652</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>cpu0/regfile_regfile_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.857, 71.997%; tC2Q: 0.333, 28.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.121</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>uart_ctrl_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">uart_ctrl_2_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n216_s5/I1</td>
</tr>
<tr>
<td>2.697</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n216_s5/F</td>
</tr>
<tr>
<td>2.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">io_rdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>io_rdata_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>io_rdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.617%; route: 0.231, 20.637%; tC2Q: 0.333, 29.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.154</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>uart_ctrl_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">uart_ctrl_1_s0/Q</td>
</tr>
<tr>
<td>2.175</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>n217_s5/I1</td>
</tr>
<tr>
<td>2.731</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">n217_s5/F</td>
</tr>
<tr>
<td>2.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">io_rdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>io_rdata_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>io_rdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.169%; route: 0.265, 22.952%; tC2Q: 0.333, 28.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu0/state_2_s1/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td>cpu0/n1752_s33/I1</td>
</tr>
<tr>
<td>2.537</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][B]</td>
<td style=" background: #97FFFF;">cpu0/n1752_s33/F</td>
</tr>
<tr>
<td>2.774</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">cpu0/state_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/state_2_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>cpu0/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.152%; route: 0.479, 40.010%; tC2Q: 0.333, 27.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/state_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cpu0/state_3_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cpu0/state_3_s1/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu0/state_3_s4/I0</td>
</tr>
<tr>
<td>2.543</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu0/state_3_s4/F</td>
</tr>
<tr>
<td>2.780</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">cpu0/state_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cpu0/state_3_s1/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>cpu0/state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 32.001%; route: 0.485, 40.293%; tC2Q: 0.333, 27.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu0/data_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>cpu0/data_21_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">cpu0/data_21_s0/Q</td>
</tr>
<tr>
<td>2.946</td>
<td>1.036</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">cpu0/regfile_regfile_0_0_s0/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0/CLKB</td>
</tr>
<tr>
<td>1.737</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>cpu0/regfile_regfile_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.036, 75.659%; tC2Q: 0.333, 24.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>uart_ctrl_3_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">uart_ctrl_3_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>n215_s5/I1</td>
</tr>
<tr>
<td>2.865</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n215_s5/F</td>
</tr>
<tr>
<td>2.865</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">io_rdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>io_rdata_3_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>io_rdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>uart_ctrl_4_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" font-weight:bold;">uart_ctrl_4_s0/Q</td>
</tr>
<tr>
<td>2.141</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>n214_s5/I1</td>
</tr>
<tr>
<td>2.867</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">n214_s5/F</td>
</tr>
<tr>
<td>2.867</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">io_rdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>io_rdata_4_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>io_rdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.254%; route: 0.231, 17.918%; tC2Q: 0.333, 25.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>uart_ctrl_5_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">uart_ctrl_5_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>n213_s5/I1</td>
</tr>
<tr>
<td>2.872</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">n213_s5/F</td>
</tr>
<tr>
<td>2.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">io_rdata_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>io_rdata_5_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>io_rdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>uart_ctrl_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">uart_ctrl_6_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n212_s5/I1</td>
</tr>
<tr>
<td>2.872</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n212_s5/F</td>
</tr>
<tr>
<td>2.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td style=" font-weight:bold;">io_rdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>io_rdata_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>io_rdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_ctrl_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>io_rdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_osc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_osc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>uart_ctrl_7_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">uart_ctrl_7_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>n211_s5/I1</td>
</tr>
<tr>
<td>2.872</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">n211_s5/F</td>
</tr>
<tr>
<td>2.872</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">io_rdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>110</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>io_rdata_7_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>io_rdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_gpio_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_gpio_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_gpio_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_gpio_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_gpio_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_gpio_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_gpio_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_gpio_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_gpio_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>uart_ctrl_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>uart_ctrl_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>uart_ctrl_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_rdata_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_rdata_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_rdata_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu0/addr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu0/addr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>io_rdata_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>io_rdata_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>io_rdata_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu0/addr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_osc</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu0/addr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.094</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu0/addr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_osc</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu0/addr_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>110</td>
<td>clk_d</td>
<td>2.914</td>
<td>0.262</td>
</tr>
<tr>
<td>101</td>
<td>write_reg_data_21_4</td>
<td>2.914</td>
<td>5.552</td>
</tr>
<tr>
<td>87</td>
<td>data[5]</td>
<td>6.655</td>
<td>7.169</td>
</tr>
<tr>
<td>75</td>
<td>n1215_6</td>
<td>11.090</td>
<td>3.121</td>
</tr>
<tr>
<td>62</td>
<td>alu_result_0_35</td>
<td>7.553</td>
<td>3.773</td>
</tr>
<tr>
<td>62</td>
<td>shift_data_2[0]</td>
<td>2.914</td>
<td>3.309</td>
</tr>
<tr>
<td>60</td>
<td>shift_data_2[1]</td>
<td>4.134</td>
<td>2.999</td>
</tr>
<tr>
<td>56</td>
<td>data[13]</td>
<td>14.328</td>
<td>3.793</td>
</tr>
<tr>
<td>48</td>
<td>data[3]</td>
<td>3.672</td>
<td>2.813</td>
</tr>
<tr>
<td>43</td>
<td>addr_Z_11_22</td>
<td>9.621</td>
<td>4.907</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C23</td>
<td>91.67%</td>
</tr>
<tr>
<td>R9C22</td>
<td>88.89%</td>
</tr>
<tr>
<td>R10C20</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C21</td>
<td>83.33%</td>
</tr>
<tr>
<td>R9C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R10C19</td>
<td>77.78%</td>
</tr>
<tr>
<td>R10C21</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C20</td>
<td>77.78%</td>
</tr>
<tr>
<td>R12C14</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
