

================================================================
== Vivado HLS Report for 'compute_ipv4_checksu'
================================================================
* Date:           Mon Mar  1 13:04:09 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.507|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     914|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      63|    -|
|Register         |        -|      -|     598|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     598|     977|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln214_10_fu_625_p2            |     +    |      0|  0|   16|          16|          16|
    |add_ln214_11_fu_631_p2            |     +    |      0|  0|   16|          16|          16|
    |add_ln214_1_fu_637_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_4_fu_589_p2             |     +    |      0|  0|   23|          16|          16|
    |add_ln214_5_fu_595_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_6_fu_601_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_7_fu_607_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_8_fu_613_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_9_fu_619_p2             |     +    |      0|  0|   16|          16|          16|
    |add_ln214_fu_583_p2               |     +    |      0|  0|   23|          16|          16|
    |add_ln700_12_fu_305_p2            |     +    |      0|  0|   24|          17|          17|
    |add_ln700_13_fu_315_p2            |     +    |      0|  0|   25|          18|          18|
    |add_ln700_14_fu_453_p2            |     +    |      0|  0|   16|          19|          19|
    |add_ln700_15_fu_459_p2            |     +    |      0|  0|   24|          17|          17|
    |add_ln700_16_fu_469_p2            |     +    |      0|  0|   25|          18|          18|
    |add_ln700_17_fu_479_p2            |     +    |      0|  0|   16|          19|          19|
    |add_ln700_18_fu_553_p2            |     +    |      0|  0|   24|          17|          17|
    |add_ln700_19_fu_563_p2            |     +    |      0|  0|   27|          20|          20|
    |add_ln700_fu_231_p2               |     +    |      0|  0|   24|          17|          17|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op91          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |or_ln99_fu_693_p2                 |    or    |      0|  0|    2|           1|           1|
    |tx_ip2crcFifo_V_data_din          |  select  |      0|  0|  505|           1|         512|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |r_V_fu_647_p2                     |    xor   |      0|  0|   16|           2|          16|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  914|         332|         858|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |ip2checksum_V_data_V_blk_n  |   9|          2|    1|          2|
    |ip2checksum_V_keep_V_blk_n  |   9|          2|    1|          2|
    |ip2checksum_V_last_V_blk_n  |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_data_blk_n  |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_keep_blk_n  |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_last_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|    7|         14|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln214_1_reg_725      |   16|   0|   16|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |cics_firstWord           |    1|   0|    1|          0|
    |tmp_data_V_66_reg_707    |  512|   0|  512|          0|
    |tmp_keep_V_reg_713       |   64|   0|   64|          0|
    |tmp_last_V_reg_718       |    1|   0|    1|          0|
    |tmp_reg_703              |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  598|   0|  598|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_ipv4_checksu | return value |
|ip2checksum_V_data_V_dout     |  in |  512|   ap_fifo  | ip2checksum_V_data_V |    pointer   |
|ip2checksum_V_data_V_empty_n  |  in |    1|   ap_fifo  | ip2checksum_V_data_V |    pointer   |
|ip2checksum_V_data_V_read     | out |    1|   ap_fifo  | ip2checksum_V_data_V |    pointer   |
|ip2checksum_V_keep_V_dout     |  in |   64|   ap_fifo  | ip2checksum_V_keep_V |    pointer   |
|ip2checksum_V_keep_V_empty_n  |  in |    1|   ap_fifo  | ip2checksum_V_keep_V |    pointer   |
|ip2checksum_V_keep_V_read     | out |    1|   ap_fifo  | ip2checksum_V_keep_V |    pointer   |
|ip2checksum_V_last_V_dout     |  in |    1|   ap_fifo  | ip2checksum_V_last_V |    pointer   |
|ip2checksum_V_last_V_empty_n  |  in |    1|   ap_fifo  | ip2checksum_V_last_V |    pointer   |
|ip2checksum_V_last_V_read     | out |    1|   ap_fifo  | ip2checksum_V_last_V |    pointer   |
|tx_ip2crcFifo_V_data_din      | out |  512|   ap_fifo  | tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_data_full_n   |  in |    1|   ap_fifo  | tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_data_write    | out |    1|   ap_fifo  | tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_keep_din      | out |   64|   ap_fifo  | tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_keep_full_n   |  in |    1|   ap_fifo  | tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_keep_write    | out |    1|   ap_fifo  | tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_last_din      | out |    1|   ap_fifo  | tx_ip2crcFifo_V_last |    pointer   |
|tx_ip2crcFifo_V_last_full_n   |  in |    1|   ap_fifo  | tx_ip2crcFifo_V_last |    pointer   |
|tx_ip2crcFifo_V_last_write    | out |    1|   ap_fifo  | tx_ip2crcFifo_V_last |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @ip2checksum_V_data_V, i64* @ip2checksum_V_keep_V, i1* @ip2checksum_V_last_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:67]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %compute_ipv4_checksum_xk.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:67]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @ip2checksum_V_data_V, i64* @ip2checksum_V_keep_V, i1* @ip2checksum_V_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 5 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_66 = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 6 'extractvalue' 'tmp_data_V_66' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 7 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:70]   --->   Operation 8 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_128_i_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 9 'partselect' 'p_Result_128_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %tmp_data_V_66 to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 10 'trunc' 'trunc_ln647' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647, i8 %p_Result_128_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 11 'bitconcatenate' 'agg_result_V_0_1_i_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i16 %agg_result_V_0_1_i_i to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 12 'zext' 'zext_ln647' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_128_i43_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 24, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 13 'partselect' 'p_Result_128_i43_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_128_1_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 16, i32 23) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 14 'partselect' 'p_Result_128_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i, i8 %p_Result_128_i43_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 15 'bitconcatenate' 'agg_result_V_0_1_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i16 %agg_result_V_0_1_i to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 16 'zext' 'zext_ln700' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln700 = add i17 %zext_ln700, %zext_ln647" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 17 'add' 'add_ln700' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i17 %add_ln700 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 18 'zext' 'zext_ln700_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_128_i46_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 40, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 19 'partselect' 'p_Result_128_i46_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_128_1_i1 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 32, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 20 'partselect' 'p_Result_128_1_i1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i1, i8 %p_Result_128_i46_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 21 'bitconcatenate' 'agg_result_V_0_1_i1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln647_1 = zext i16 %agg_result_V_0_1_i1 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 22 'zext' 'zext_ln647_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_128_i49_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 56, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 23 'partselect' 'p_Result_128_i49_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_128_1_i2 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 48, i32 55) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 24 'partselect' 'p_Result_128_1_i2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i2, i8 %p_Result_128_i49_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 25 'bitconcatenate' 'agg_result_V_0_1_i2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i16 %agg_result_V_0_1_i2 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 26 'zext' 'zext_ln700_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.85ns)   --->   "%add_ln700_12 = add i17 %zext_ln700_2, %zext_ln647_1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 27 'add' 'add_ln700_12' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i17 %add_ln700_12 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 28 'zext' 'zext_ln700_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%add_ln700_13 = add i18 %zext_ln700_1, %zext_ln700_3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 29 'add' 'add_ln700_13' <Predicate = (tmp)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i18 %add_ln700_13 to i19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 30 'zext' 'zext_ln700_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_128_i52_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 72, i32 79) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 31 'partselect' 'p_Result_128_i52_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_128_1_i3 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 64, i32 71) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 32 'partselect' 'p_Result_128_1_i3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i3 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i3, i8 %p_Result_128_i52_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 33 'bitconcatenate' 'agg_result_V_0_1_i3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i16 %agg_result_V_0_1_i3 to i19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 34 'zext' 'zext_ln700_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_128_i55_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 88, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 35 'partselect' 'p_Result_128_i55_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_128_1_i4 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 80, i32 87) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 36 'partselect' 'p_Result_128_1_i4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i4, i8 %p_Result_128_i55_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 37 'bitconcatenate' 'agg_result_V_0_1_i4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln647_2 = zext i16 %agg_result_V_0_1_i4 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 38 'zext' 'zext_ln647_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_128_i58_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 104, i32 111) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 39 'partselect' 'p_Result_128_i58_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_128_1_i5 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 96, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 40 'partselect' 'p_Result_128_1_i5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i5 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i5, i8 %p_Result_128_i58_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 41 'bitconcatenate' 'agg_result_V_0_1_i5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln647_3 = zext i16 %agg_result_V_0_1_i5 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 42 'zext' 'zext_ln647_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_128_i61_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 120, i32 127) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 43 'partselect' 'p_Result_128_i61_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_128_1_i6 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 112, i32 119) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 44 'partselect' 'p_Result_128_1_i6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i6 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i6, i8 %p_Result_128_i61_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 45 'bitconcatenate' 'agg_result_V_0_1_i6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i16 %agg_result_V_0_1_i6 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 46 'zext' 'zext_ln700_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_14 = add i19 %zext_ln700_5, %zext_ln700_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 47 'add' 'add_ln700_14' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.85ns)   --->   "%add_ln700_15 = add i17 %zext_ln700_6, %zext_ln647_3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 48 'add' 'add_ln700_15' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln700_7 = zext i17 %add_ln700_15 to i18" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 49 'zext' 'zext_ln700_7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.86ns)   --->   "%add_ln700_16 = add i18 %zext_ln647_2, %zext_ln700_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 50 'add' 'add_ln700_16' <Predicate = (tmp)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln700_8 = zext i18 %add_ln700_16 to i19" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 51 'zext' 'zext_ln700_8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_17 = add i19 %add_ln700_14, %zext_ln700_8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 52 'add' 'add_ln700_17' <Predicate = (tmp)> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln700_9 = zext i19 %add_ln700_17 to i20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 53 'zext' 'zext_ln700_9' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_128_i64_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 136, i32 143) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 54 'partselect' 'p_Result_128_i64_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_128_1_i7 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 128, i32 135) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 55 'partselect' 'p_Result_128_1_i7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i7 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i7, i8 %p_Result_128_i64_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 56 'bitconcatenate' 'agg_result_V_0_1_i7' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln647_4 = zext i16 %agg_result_V_0_1_i7 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 57 'zext' 'zext_ln647_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_128_i67_i = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 152, i32 159) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 58 'partselect' 'p_Result_128_i67_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_128_1_i8 = call i8 @_ssdm_op_PartSelect.i8.i512.i32.i32(i512 %tmp_data_V_66, i32 144, i32 151) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 59 'partselect' 'p_Result_128_1_i8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i8 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_128_1_i8, i8 %p_Result_128_i67_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:79]   --->   Operation 60 'bitconcatenate' 'agg_result_V_0_1_i8' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln700_10 = zext i16 %agg_result_V_0_1_i8 to i17" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 61 'zext' 'zext_ln700_10' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.85ns)   --->   "%add_ln700_18 = add i17 %zext_ln700_10, %zext_ln647_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 62 'add' 'add_ln700_18' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln700_11 = zext i17 %add_ln700_18 to i20" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 63 'zext' 'zext_ln700_11' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.88ns)   --->   "%add_ln700_19 = add i20 %zext_ln700_9, %zext_ln700_11" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:81]   --->   Operation 64 'add' 'add_ln700_19' <Predicate = (tmp)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_PartSelect.i4.i20.i32.i32(i20 %add_ln700_19, i32 16, i32 19)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 65 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1503 = zext i4 %tmp_s to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 66 'zext' 'zext_ln1503' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln214 = add i16 %agg_result_V_0_1_i_i, %agg_result_V_0_1_i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 67 'add' 'add_ln214' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.85ns)   --->   "%add_ln214_4 = add i16 %agg_result_V_0_1_i3, %agg_result_V_0_1_i2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 68 'add' 'add_ln214_4' <Predicate = (tmp)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_5 = add i16 %agg_result_V_0_1_i1, %add_ln214_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 69 'add' 'add_ln214_5' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_6 = add i16 %add_ln214, %add_ln214_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 70 'add' 'add_ln214_6' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_7 = add i16 %agg_result_V_0_1_i6, %agg_result_V_0_1_i5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 71 'add' 'add_ln214_7' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_8 = add i16 %agg_result_V_0_1_i4, %add_ln214_7" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 72 'add' 'add_ln214_8' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_9 = add i16 %zext_ln1503, %agg_result_V_0_1_i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 73 'add' 'add_ln214_9' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_10 = add i16 %agg_result_V_0_1_i7, %add_ln214_9" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 74 'add' 'add_ln214_10' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln214_11 = add i16 %add_ln214_8, %add_ln214_10" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 75 'add' 'add_ln214_11' <Predicate = (tmp)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln214_1 = add i16 %add_ln214_6, %add_ln214_11" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:84]   --->   Operation 76 'add' 'add_ln214_1' <Predicate = (tmp)> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @ip2checksum_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @ip2checksum_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @ip2checksum_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_ip2crcFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_ip2crcFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ip2crcFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str213) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:57]   --->   Operation 83 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%cics_firstWord_load = load i1* @cics_firstWord, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:72]   --->   Operation 84 'load' 'cics_firstWord_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.18ns)   --->   "%r_V = xor i16 %add_ln214_1, -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:86]   --->   Operation 85 'xor' 'r_V' <Predicate = (tmp)> <Delay = 0.18> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_128_i70_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %r_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:88]   --->   Operation 86 'partselect' 'p_Result_128_i70_i' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln647_29 = trunc i16 %r_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:88]   --->   Operation 87 'trunc' 'trunc_ln647_29' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%checksum_V = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_29, i8 %p_Result_128_i70_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:88]   --->   Operation 88 'bitconcatenate' 'checksum_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @llvm.part.set.i512.i16(i512 %tmp_data_V_66, i16 %checksum_V, i32 80, i32 95) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:90]   --->   Operation 89 'partset' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.61ns)   --->   "%currWord_data_V_1 = select i1 %cics_firstWord_load, i512 %p_Result_s, i512 %tmp_data_V_66" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:72]   --->   Operation 90 'select' 'currWord_data_V_1' <Predicate = (tmp)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_ip2crcFifo_V_data, i64* @tx_ip2crcFifo_V_keep, i1* @tx_ip2crcFifo_V_last, i512 %currWord_data_V_1, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:94]   --->   Operation 91 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 92 [1/1] (0.28ns)   --->   "%or_ln99 = or i1 %tmp_last_V, %cics_firstWord_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:99]   --->   Operation 92 'or' 'or_ln99' <Predicate = (tmp)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %or_ln99, label %mergeST.i, label %._crit_edge3.new.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:99]   --->   Operation 93 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "store i1 %tmp_last_V, i1* @cics_firstWord, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:91]   --->   Operation 94 'store' <Predicate = (tmp & or_ln99)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge3.new.i"   --->   Operation 95 'br' <Predicate = (tmp & or_ln99)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br label %compute_ipv4_checksum_xk.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ipv4/ipv4.cpp:104]   --->   Operation 96 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ip2checksum_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2checksum_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ip2checksum_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ cics_firstWord]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_ip2crcFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ip2crcFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ip2crcFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                  (nbreadreq     ) [ 011]
br_ln67              (br            ) [ 000]
empty                (read          ) [ 000]
tmp_data_V_66        (extractvalue  ) [ 011]
tmp_keep_V           (extractvalue  ) [ 011]
tmp_last_V           (extractvalue  ) [ 011]
p_Result_128_i_i     (partselect    ) [ 000]
trunc_ln647          (trunc         ) [ 000]
agg_result_V_0_1_i_i (bitconcatenate) [ 000]
zext_ln647           (zext          ) [ 000]
p_Result_128_i43_i   (partselect    ) [ 000]
p_Result_128_1_i     (partselect    ) [ 000]
agg_result_V_0_1_i   (bitconcatenate) [ 000]
zext_ln700           (zext          ) [ 000]
add_ln700            (add           ) [ 000]
zext_ln700_1         (zext          ) [ 000]
p_Result_128_i46_i   (partselect    ) [ 000]
p_Result_128_1_i1    (partselect    ) [ 000]
agg_result_V_0_1_i1  (bitconcatenate) [ 000]
zext_ln647_1         (zext          ) [ 000]
p_Result_128_i49_i   (partselect    ) [ 000]
p_Result_128_1_i2    (partselect    ) [ 000]
agg_result_V_0_1_i2  (bitconcatenate) [ 000]
zext_ln700_2         (zext          ) [ 000]
add_ln700_12         (add           ) [ 000]
zext_ln700_3         (zext          ) [ 000]
add_ln700_13         (add           ) [ 000]
zext_ln700_4         (zext          ) [ 000]
p_Result_128_i52_i   (partselect    ) [ 000]
p_Result_128_1_i3    (partselect    ) [ 000]
agg_result_V_0_1_i3  (bitconcatenate) [ 000]
zext_ln700_5         (zext          ) [ 000]
p_Result_128_i55_i   (partselect    ) [ 000]
p_Result_128_1_i4    (partselect    ) [ 000]
agg_result_V_0_1_i4  (bitconcatenate) [ 000]
zext_ln647_2         (zext          ) [ 000]
p_Result_128_i58_i   (partselect    ) [ 000]
p_Result_128_1_i5    (partselect    ) [ 000]
agg_result_V_0_1_i5  (bitconcatenate) [ 000]
zext_ln647_3         (zext          ) [ 000]
p_Result_128_i61_i   (partselect    ) [ 000]
p_Result_128_1_i6    (partselect    ) [ 000]
agg_result_V_0_1_i6  (bitconcatenate) [ 000]
zext_ln700_6         (zext          ) [ 000]
add_ln700_14         (add           ) [ 000]
add_ln700_15         (add           ) [ 000]
zext_ln700_7         (zext          ) [ 000]
add_ln700_16         (add           ) [ 000]
zext_ln700_8         (zext          ) [ 000]
add_ln700_17         (add           ) [ 000]
zext_ln700_9         (zext          ) [ 000]
p_Result_128_i64_i   (partselect    ) [ 000]
p_Result_128_1_i7    (partselect    ) [ 000]
agg_result_V_0_1_i7  (bitconcatenate) [ 000]
zext_ln647_4         (zext          ) [ 000]
p_Result_128_i67_i   (partselect    ) [ 000]
p_Result_128_1_i8    (partselect    ) [ 000]
agg_result_V_0_1_i8  (bitconcatenate) [ 000]
zext_ln700_10        (zext          ) [ 000]
add_ln700_18         (add           ) [ 000]
zext_ln700_11        (zext          ) [ 000]
add_ln700_19         (add           ) [ 000]
tmp_s                (partselect    ) [ 000]
zext_ln1503          (zext          ) [ 000]
add_ln214            (add           ) [ 000]
add_ln214_4          (add           ) [ 000]
add_ln214_5          (add           ) [ 000]
add_ln214_6          (add           ) [ 000]
add_ln214_7          (add           ) [ 000]
add_ln214_8          (add           ) [ 000]
add_ln214_9          (add           ) [ 000]
add_ln214_10         (add           ) [ 000]
add_ln214_11         (add           ) [ 000]
add_ln214_1          (add           ) [ 011]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specinterface_ln0    (specinterface ) [ 000]
specpipeline_ln57    (specpipeline  ) [ 000]
cics_firstWord_load  (load          ) [ 000]
r_V                  (xor           ) [ 000]
p_Result_128_i70_i   (partselect    ) [ 000]
trunc_ln647_29       (trunc         ) [ 000]
checksum_V           (bitconcatenate) [ 000]
p_Result_s           (partset       ) [ 000]
currWord_data_V_1    (select        ) [ 000]
write_ln94           (write         ) [ 000]
or_ln99              (or            ) [ 011]
br_ln99              (br            ) [ 000]
store_ln91           (store         ) [ 000]
br_ln0               (br            ) [ 000]
br_ln104             (br            ) [ 000]
ret_ln0              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ip2checksum_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2checksum_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ip2checksum_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2checksum_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ip2checksum_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ip2checksum_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cics_firstWord">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cics_firstWord"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_ip2crcFifo_V_data">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_ip2crcFifo_V_keep">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_ip2crcFifo_V_last">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_nbreadreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="0" index="3" bw="1" slack="0"/>
<pin id="131" dir="0" index="4" bw="1" slack="0"/>
<pin id="132" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="577" slack="0"/>
<pin id="140" dir="0" index="1" bw="512" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="0" index="3" bw="1" slack="0"/>
<pin id="143" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln94_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="0" index="4" bw="512" slack="0"/>
<pin id="154" dir="0" index="5" bw="64" slack="1"/>
<pin id="155" dir="0" index="6" bw="1" slack="1"/>
<pin id="156" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_data_V_66_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="577" slack="0"/>
<pin id="163" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_66/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_keep_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="577" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_last_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="577" slack="0"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_128_i_i_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="512" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="5" slack="0"/>
<pin id="178" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln647_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="512" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="agg_result_V_0_1_i_i_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i_i/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln647_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="p_Result_128_i43_i_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="512" slack="0"/>
<pin id="202" dir="0" index="2" bw="6" slack="0"/>
<pin id="203" dir="0" index="3" bw="6" slack="0"/>
<pin id="204" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i43_i/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Result_128_1_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="512" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="agg_result_V_0_1_i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="8" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln700_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln700_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="0"/>
<pin id="234" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln700_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="17" slack="0"/>
<pin id="239" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="p_Result_128_i46_i_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="512" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="0" index="3" bw="7" slack="0"/>
<pin id="246" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i46_i/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Result_128_1_i1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="512" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="agg_result_V_0_1_i1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln647_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Result_128_i49_i_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="512" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i49_i/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Result_128_1_i2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="512" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="0" index="3" bw="7" slack="0"/>
<pin id="288" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="agg_result_V_0_1_i2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="0" index="2" bw="8" slack="0"/>
<pin id="297" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i2/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln700_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="0"/>
<pin id="303" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_2/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln700_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_12/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln700_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="17" slack="0"/>
<pin id="313" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_3/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln700_13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="17" slack="0"/>
<pin id="317" dir="0" index="1" bw="17" slack="0"/>
<pin id="318" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_13/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln700_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="18" slack="0"/>
<pin id="323" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_4/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_Result_128_i52_i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="512" slack="0"/>
<pin id="328" dir="0" index="2" bw="8" slack="0"/>
<pin id="329" dir="0" index="3" bw="8" slack="0"/>
<pin id="330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i52_i/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_128_1_i3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="512" slack="0"/>
<pin id="338" dir="0" index="2" bw="8" slack="0"/>
<pin id="339" dir="0" index="3" bw="8" slack="0"/>
<pin id="340" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i3/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="agg_result_V_0_1_i3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="0" index="2" bw="8" slack="0"/>
<pin id="349" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i3/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln700_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_5/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_128_i55_i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="0"/>
<pin id="359" dir="0" index="1" bw="512" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="0" index="3" bw="8" slack="0"/>
<pin id="362" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i55_i/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_128_1_i4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="512" slack="0"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="8" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i4/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="agg_result_V_0_1_i4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="8" slack="0"/>
<pin id="381" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i4/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln647_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_2/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_128_i58_i_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="512" slack="0"/>
<pin id="392" dir="0" index="2" bw="8" slack="0"/>
<pin id="393" dir="0" index="3" bw="8" slack="0"/>
<pin id="394" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i58_i/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_128_1_i5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="512" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="0" index="3" bw="8" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i5/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="agg_result_V_0_1_i5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i5/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln647_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_3/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Result_128_i61_i_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="0" index="1" bw="512" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="0" index="3" bw="8" slack="0"/>
<pin id="426" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i61_i/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_Result_128_1_i6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="512" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="0" index="3" bw="8" slack="0"/>
<pin id="436" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i6/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="agg_result_V_0_1_i6_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i6/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln700_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_6/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln700_14_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="18" slack="0"/>
<pin id="456" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_14/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln700_15_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_15/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln700_7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="0"/>
<pin id="467" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_7/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln700_16_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="17" slack="0"/>
<pin id="472" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_16/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln700_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="18" slack="0"/>
<pin id="477" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_8/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln700_17_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="19" slack="0"/>
<pin id="481" dir="0" index="1" bw="18" slack="0"/>
<pin id="482" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_17/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln700_9_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="19" slack="0"/>
<pin id="487" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_9/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Result_128_i64_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="512" slack="0"/>
<pin id="492" dir="0" index="2" bw="9" slack="0"/>
<pin id="493" dir="0" index="3" bw="9" slack="0"/>
<pin id="494" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i64_i/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Result_128_1_i7_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="512" slack="0"/>
<pin id="502" dir="0" index="2" bw="9" slack="0"/>
<pin id="503" dir="0" index="3" bw="9" slack="0"/>
<pin id="504" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i7/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="agg_result_V_0_1_i7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="16" slack="0"/>
<pin id="511" dir="0" index="1" bw="8" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i7/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="zext_ln647_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_4/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Result_128_i67_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="0" index="1" bw="512" slack="0"/>
<pin id="524" dir="0" index="2" bw="9" slack="0"/>
<pin id="525" dir="0" index="3" bw="9" slack="0"/>
<pin id="526" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i67_i/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Result_128_1_i8_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="512" slack="0"/>
<pin id="534" dir="0" index="2" bw="9" slack="0"/>
<pin id="535" dir="0" index="3" bw="9" slack="0"/>
<pin id="536" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_1_i8/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="agg_result_V_0_1_i8_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="0"/>
<pin id="544" dir="0" index="2" bw="8" slack="0"/>
<pin id="545" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i8/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln700_10_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_10/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln700_18_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_18/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln700_11_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="17" slack="0"/>
<pin id="561" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_11/1 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln700_19_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="19" slack="0"/>
<pin id="565" dir="0" index="1" bw="17" slack="0"/>
<pin id="566" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_19/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_s_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="20" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="0"/>
<pin id="573" dir="0" index="3" bw="6" slack="0"/>
<pin id="574" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln1503_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1503/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln214_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln214_4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_4/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln214_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="0"/>
<pin id="598" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_5/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="add_ln214_6_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="16" slack="0"/>
<pin id="604" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_6/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln214_7_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_7/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln214_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_8/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln214_9_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_9/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln214_10_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_10/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln214_11_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_11/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln214_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214_1/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="cics_firstWord_load_load_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cics_firstWord_load/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="r_V_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="16" slack="1"/>
<pin id="649" dir="0" index="1" bw="16" slack="0"/>
<pin id="650" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Result_128_i70_i_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="5" slack="0"/>
<pin id="656" dir="0" index="3" bw="5" slack="0"/>
<pin id="657" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i70_i/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln647_29_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_29/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="checksum_V_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="8" slack="0"/>
<pin id="670" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="checksum_V/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_Result_s_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="512" slack="0"/>
<pin id="676" dir="0" index="1" bw="512" slack="1"/>
<pin id="677" dir="0" index="2" bw="16" slack="0"/>
<pin id="678" dir="0" index="3" bw="8" slack="0"/>
<pin id="679" dir="0" index="4" bw="8" slack="0"/>
<pin id="680" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="currWord_data_V_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="512" slack="0"/>
<pin id="688" dir="0" index="2" bw="512" slack="1"/>
<pin id="689" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln99_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln99/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="store_ln91_store_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="1"/>
<pin id="705" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="707" class="1005" name="tmp_data_V_66_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="512" slack="1"/>
<pin id="709" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_66 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_keep_V_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="1"/>
<pin id="715" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_last_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="725" class="1005" name="add_ln214_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="1"/>
<pin id="727" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln214_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="157"><net_src comp="124" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="138" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="138" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="138" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="161" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="186"><net_src comp="161" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="173" pin="4"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="161" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="161" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="209" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="199" pin="4"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="195" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="161" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="161" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="251" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="241" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="161" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="289"><net_src comp="20" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="161" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="50" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="283" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="273" pin="4"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="269" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="237" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="20" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="161" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="161" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="335" pin="4"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="325" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="161" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="373"><net_src comp="20" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="161" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="66" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="367" pin="4"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="357" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="388"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="20" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="161" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="68" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="70" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="20" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="161" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="72" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="399" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="389" pin="4"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="409" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="427"><net_src comp="20" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="161" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="437"><net_src comp="20" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="161" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="446"><net_src comp="26" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="431" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="421" pin="4"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="353" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="321" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="449" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="417" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="459" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="385" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="453" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="20" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="161" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="84" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="86" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="505"><net_src comp="20" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="161" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="88" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="90" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="499" pin="4"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="489" pin="4"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="509" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="527"><net_src comp="20" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="161" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="92" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="94" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="537"><net_src comp="20" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="161" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="96" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="540"><net_src comp="98" pin="0"/><net_sink comp="531" pin=3"/></net>

<net id="546"><net_src comp="26" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="531" pin="4"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="521" pin="4"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="517" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="485" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="559" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="32" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="102" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="569" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="187" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="219" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="345" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="293" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="261" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="589" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="583" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="441" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="409" pin="3"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="377" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="579" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="541" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="509" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="613" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="601" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="6" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="118" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="658"><net_src comp="120" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="647" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="22" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="24" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="665"><net_src comp="647" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="671"><net_src comp="26" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="652" pin="4"/><net_sink comp="666" pin=2"/></net>

<net id="681"><net_src comp="122" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="666" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="683"><net_src comp="64" pin="0"/><net_sink comp="674" pin=3"/></net>

<net id="684"><net_src comp="62" pin="0"/><net_sink comp="674" pin=4"/></net>

<net id="690"><net_src comp="643" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="674" pin="5"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="685" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="697"><net_src comp="643" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="6" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="126" pin="5"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="161" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="716"><net_src comp="165" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="721"><net_src comp="169" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="728"><net_src comp="637" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="647" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ip2checksum_V_data_V | {}
	Port: ip2checksum_V_keep_V | {}
	Port: ip2checksum_V_last_V | {}
	Port: cics_firstWord | {2 }
	Port: tx_ip2crcFifo_V_data | {2 }
	Port: tx_ip2crcFifo_V_keep | {2 }
	Port: tx_ip2crcFifo_V_last | {2 }
 - Input state : 
	Port: compute_ipv4_checksu : ip2checksum_V_data_V | {1 }
	Port: compute_ipv4_checksu : ip2checksum_V_keep_V | {1 }
	Port: compute_ipv4_checksu : ip2checksum_V_last_V | {1 }
	Port: compute_ipv4_checksu : cics_firstWord | {2 }
	Port: compute_ipv4_checksu : tx_ip2crcFifo_V_data | {}
	Port: compute_ipv4_checksu : tx_ip2crcFifo_V_keep | {}
	Port: compute_ipv4_checksu : tx_ip2crcFifo_V_last | {}
  - Chain level:
	State 1
		p_Result_128_i_i : 1
		trunc_ln647 : 1
		agg_result_V_0_1_i_i : 2
		zext_ln647 : 3
		p_Result_128_i43_i : 1
		p_Result_128_1_i : 1
		agg_result_V_0_1_i : 2
		zext_ln700 : 3
		add_ln700 : 4
		zext_ln700_1 : 5
		p_Result_128_i46_i : 1
		p_Result_128_1_i1 : 1
		agg_result_V_0_1_i1 : 2
		zext_ln647_1 : 3
		p_Result_128_i49_i : 1
		p_Result_128_1_i2 : 1
		agg_result_V_0_1_i2 : 2
		zext_ln700_2 : 3
		add_ln700_12 : 4
		zext_ln700_3 : 5
		add_ln700_13 : 6
		zext_ln700_4 : 7
		p_Result_128_i52_i : 1
		p_Result_128_1_i3 : 1
		agg_result_V_0_1_i3 : 2
		zext_ln700_5 : 3
		p_Result_128_i55_i : 1
		p_Result_128_1_i4 : 1
		agg_result_V_0_1_i4 : 2
		zext_ln647_2 : 3
		p_Result_128_i58_i : 1
		p_Result_128_1_i5 : 1
		agg_result_V_0_1_i5 : 2
		zext_ln647_3 : 3
		p_Result_128_i61_i : 1
		p_Result_128_1_i6 : 1
		agg_result_V_0_1_i6 : 2
		zext_ln700_6 : 3
		add_ln700_14 : 8
		add_ln700_15 : 4
		zext_ln700_7 : 5
		add_ln700_16 : 6
		zext_ln700_8 : 7
		add_ln700_17 : 9
		zext_ln700_9 : 10
		p_Result_128_i64_i : 1
		p_Result_128_1_i7 : 1
		agg_result_V_0_1_i7 : 2
		zext_ln647_4 : 3
		p_Result_128_i67_i : 1
		p_Result_128_1_i8 : 1
		agg_result_V_0_1_i8 : 2
		zext_ln700_10 : 3
		add_ln700_18 : 4
		zext_ln700_11 : 5
		add_ln700_19 : 11
		tmp_s : 12
		zext_ln1503 : 13
		add_ln214 : 3
		add_ln214_4 : 3
		add_ln214_5 : 4
		add_ln214_6 : 5
		add_ln214_7 : 3
		add_ln214_8 : 4
		add_ln214_9 : 14
		add_ln214_10 : 15
		add_ln214_11 : 16
		add_ln214_1 : 17
	State 2
		checksum_V : 1
		p_Result_s : 2
		currWord_data_V_1 : 3
		write_ln94 : 4
		or_ln99 : 1
		br_ln99 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|  select  |   currWord_data_V_1_fu_685  |    0    |   505   |
|----------|-----------------------------|---------|---------|
|          |       add_ln700_fu_231      |    0    |    23   |
|          |     add_ln700_12_fu_305     |    0    |    23   |
|          |     add_ln700_13_fu_315     |    0    |    24   |
|          |     add_ln700_14_fu_453     |    0    |    16   |
|          |     add_ln700_15_fu_459     |    0    |    23   |
|          |     add_ln700_16_fu_469     |    0    |    24   |
|          |     add_ln700_17_fu_479     |    0    |    16   |
|          |     add_ln700_18_fu_553     |    0    |    23   |
|          |     add_ln700_19_fu_563     |    0    |    26   |
|    add   |       add_ln214_fu_583      |    0    |    23   |
|          |      add_ln214_4_fu_589     |    0    |    23   |
|          |      add_ln214_5_fu_595     |    0    |    16   |
|          |      add_ln214_6_fu_601     |    0    |    16   |
|          |      add_ln214_7_fu_607     |    0    |    16   |
|          |      add_ln214_8_fu_613     |    0    |    16   |
|          |      add_ln214_9_fu_619     |    0    |    16   |
|          |     add_ln214_10_fu_625     |    0    |    16   |
|          |     add_ln214_11_fu_631     |    0    |    16   |
|          |      add_ln214_1_fu_637     |    0    |    16   |
|----------|-----------------------------|---------|---------|
|    xor   |          r_V_fu_647         |    0    |    16   |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln99_fu_693       |    0    |    2    |
|----------|-----------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_126    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   read   |      empty_read_fu_138      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln94_write_fu_148   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     tmp_data_V_66_fu_161    |    0    |    0    |
|extractvalue|      tmp_keep_V_fu_165      |    0    |    0    |
|          |      tmp_last_V_fu_169      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   p_Result_128_i_i_fu_173   |    0    |    0    |
|          |  p_Result_128_i43_i_fu_199  |    0    |    0    |
|          |   p_Result_128_1_i_fu_209   |    0    |    0    |
|          |  p_Result_128_i46_i_fu_241  |    0    |    0    |
|          |   p_Result_128_1_i1_fu_251  |    0    |    0    |
|          |  p_Result_128_i49_i_fu_273  |    0    |    0    |
|          |   p_Result_128_1_i2_fu_283  |    0    |    0    |
|          |  p_Result_128_i52_i_fu_325  |    0    |    0    |
|          |   p_Result_128_1_i3_fu_335  |    0    |    0    |
|          |  p_Result_128_i55_i_fu_357  |    0    |    0    |
|partselect|   p_Result_128_1_i4_fu_367  |    0    |    0    |
|          |  p_Result_128_i58_i_fu_389  |    0    |    0    |
|          |   p_Result_128_1_i5_fu_399  |    0    |    0    |
|          |  p_Result_128_i61_i_fu_421  |    0    |    0    |
|          |   p_Result_128_1_i6_fu_431  |    0    |    0    |
|          |  p_Result_128_i64_i_fu_489  |    0    |    0    |
|          |   p_Result_128_1_i7_fu_499  |    0    |    0    |
|          |  p_Result_128_i67_i_fu_521  |    0    |    0    |
|          |   p_Result_128_1_i8_fu_531  |    0    |    0    |
|          |         tmp_s_fu_569        |    0    |    0    |
|          |  p_Result_128_i70_i_fu_652  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln647_fu_183     |    0    |    0    |
|          |    trunc_ln647_29_fu_662    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | agg_result_V_0_1_i_i_fu_187 |    0    |    0    |
|          |  agg_result_V_0_1_i_fu_219  |    0    |    0    |
|          |  agg_result_V_0_1_i1_fu_261 |    0    |    0    |
|          |  agg_result_V_0_1_i2_fu_293 |    0    |    0    |
|          |  agg_result_V_0_1_i3_fu_345 |    0    |    0    |
|bitconcatenate|  agg_result_V_0_1_i4_fu_377 |    0    |    0    |
|          |  agg_result_V_0_1_i5_fu_409 |    0    |    0    |
|          |  agg_result_V_0_1_i6_fu_441 |    0    |    0    |
|          |  agg_result_V_0_1_i7_fu_509 |    0    |    0    |
|          |  agg_result_V_0_1_i8_fu_541 |    0    |    0    |
|          |      checksum_V_fu_666      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln647_fu_195      |    0    |    0    |
|          |      zext_ln700_fu_227      |    0    |    0    |
|          |     zext_ln700_1_fu_237     |    0    |    0    |
|          |     zext_ln647_1_fu_269     |    0    |    0    |
|          |     zext_ln700_2_fu_301     |    0    |    0    |
|          |     zext_ln700_3_fu_311     |    0    |    0    |
|          |     zext_ln700_4_fu_321     |    0    |    0    |
|          |     zext_ln700_5_fu_353     |    0    |    0    |
|   zext   |     zext_ln647_2_fu_385     |    0    |    0    |
|          |     zext_ln647_3_fu_417     |    0    |    0    |
|          |     zext_ln700_6_fu_449     |    0    |    0    |
|          |     zext_ln700_7_fu_465     |    0    |    0    |
|          |     zext_ln700_8_fu_475     |    0    |    0    |
|          |     zext_ln700_9_fu_485     |    0    |    0    |
|          |     zext_ln647_4_fu_517     |    0    |    0    |
|          |     zext_ln700_10_fu_549    |    0    |    0    |
|          |     zext_ln700_11_fu_559    |    0    |    0    |
|          |      zext_ln1503_fu_579     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_s_fu_674      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   895   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln214_1_reg_725 |   16   |
|tmp_data_V_66_reg_707|   512  |
|  tmp_keep_V_reg_713 |   64   |
|  tmp_last_V_reg_718 |    1   |
|     tmp_reg_703     |    1   |
+---------------------+--------+
|        Total        |   594  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   895  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   594  |    -   |
+-----------+--------+--------+
|   Total   |   594  |   895  |
+-----------+--------+--------+
