# LAB 3
## Overview

In this lab we made test bench files of lab 2's rtl file and also made rtl and testbench file of full adder circuit.We also used questasim to simulate these test bench files

# CONTENT
The rtl file, constraint file, testbench file,draw.io file and readme.md files are contained in this directory