# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do CacheController_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/dorozco/Desktop/test-cacheController/MP_lib.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling package MP_lib
# -- Compiling package body MP_lib
# -- Loading package MP_lib
# vcom -93 -work work {C:/Users/dorozco/Desktop/test-cacheController/TagMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package MP_lib
# -- Compiling entity TagMemory
# -- Compiling architecture behav of TagMemory
# vcom -93 -work work {C:/Users/dorozco/Desktop/test-cacheController/DataMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package MP_lib
# -- Compiling entity DataMemory
# -- Compiling architecture behav of DataMemory
# vcom -93 -work work {C:/Users/dorozco/Desktop/test-cacheController/CacheController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package MP_lib
# -- Compiling entity CacheController
# -- Compiling architecture behav of CacheController
# 
vsim work.cachecontroller
# vsim work.cachecontroller 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.mp_lib(body)
# Loading work.cachecontroller(behav)
# Loading work.tagmemory(behav)
# Loading work.datamemory(behav)
add wave -position insertpoint  \
sim:/cachecontroller/clock_en \
sim:/cachecontroller/clock \
sim:/cachecontroller/reset \
sim:/cachecontroller/MreIn \
sim:/cachecontroller/MweIn \
sim:/cachecontroller/addressIN \
sim:/cachecontroller/addressOUT \
sim:/cachecontroller/data_in \
sim:/cachecontroller/data_out_cpu \
sim:/cachecontroller/replaceStatusIn \
sim:/cachecontroller/replaceStatusOut \
sim:/cachecontroller/data_block_in \
sim:/cachecontroller/address_block_in \
sim:/cachecontroller/delayReq \
sim:/cachecontroller/read_data_d \
sim:/cachecontroller/write_data_d \
sim:/cachecontroller/write_tag_d \
sim:/cachecontroller/read_tag_d \
sim:/cachecontroller/write_block_d \
sim:/cachecontroller/tempDataIn_d \
sim:/cachecontroller/tempDataOut_d \
sim:/cachecontroller/tagIndex_d \
sim:/cachecontroller/lineIndex_d \
sim:/cachecontroller/wordIndex_d \
sim:/cachecontroller/hit_d \
sim:/cachecontroller/tag_enable_d \
sim:/cachecontroller/data_enable_d \
sim:/cachecontroller/blockReplaced_d \
sim:/cachecontroller/state_d
