# Reading D:/modelsim_ase/tcl/vsim/pref.tcl 
# do flip_flop_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=0
# @time  180ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=0
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=0
# @time  300ns:key_in=1 led_out=1
# @time  320ns:key_in=0 led_out=0
# @time  340ns:key_in=1 led_out=1
# @time  360ns:key_in=0 led_out=0
# @time  380ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=0
# @time  440ns:key_in=1 led_out=1
# @time  460ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=1
# @time  540ns:key_in=0 led_out=0
# @time  560ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=1
# @time  740ns:key_in=0 led_out=0
# @time  760ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=1
# @time 1080ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=0
# @time 1560ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=0
# @time 1620ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=0
# @time 1700ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=0
# @time 2020ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=0
# @time 2340ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=0
# @time 2480ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=1
# @time 2640ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=1
# @time 2800ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=1
# @time 2880ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=1
# @time 2940ns:key_in=0 led_out=0
# @time 2960ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=0
# @time   60ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=1
# @time  180ns:key_in=1 led_out=0
# @time  200ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=1
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=1
# @time  300ns:key_in=1 led_out=0
# @time  320ns:key_in=0 led_out=1
# @time  340ns:key_in=1 led_out=0
# @time  360ns:key_in=0 led_out=1
# @time  380ns:key_in=1 led_out=0
# @time  400ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=1
# @time  440ns:key_in=1 led_out=0
# @time  460ns:key_in=0 led_out=1
# @time  480ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=0
# @time  540ns:key_in=0 led_out=1
# @time  560ns:key_in=1 led_out=0
# @time  580ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=1
# @time  660ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=0
# @time  740ns:key_in=0 led_out=1
# @time  760ns:key_in=1 led_out=0
# @time  780ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=1
# @time  880ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=0
# @time  920ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=1
# @time  980ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=0
# @time 1080ns:key_in=0 led_out=1
# @time 1100ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=0
# @time 1140ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=1
# @time 1180ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=0
# @time 1280ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=1
# @time 1380ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=0
# @time 1420ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=1
# @time 1480ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=0
# @time 1520ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=1
# @time 1560ns:key_in=1 led_out=0
# @time 1580ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=1
# @time 1620ns:key_in=1 led_out=0
# @time 1640ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=1
# @time 1700ns:key_in=1 led_out=0
# @time 1720ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=1
# @time 1760ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=0
# @time 1840ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=1
# @time 1880ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=0
# @time 1920ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=1
# @time 2020ns:key_in=1 led_out=0
# @time 2040ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=1
# @time 2100ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=0
# @time 2240ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=1
# @time 2340ns:key_in=1 led_out=0
# @time 2360ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=1
# @time 2400ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=0
# @time 2440ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=1
# @time 2480ns:key_in=1 led_out=0
# @time 2500ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=1
# @time 2580ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=0
# @time 2640ns:key_in=0 led_out=1
# @time 2660ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=0
# @time 2720ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=1
# @time 2760ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=0
# @time 2800ns:key_in=0 led_out=1
# @time 2820ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=0
# @time 2880ns:key_in=0 led_out=1
# @time 2900ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=0
# @time 2940ns:key_in=0 led_out=1
# @time 2960ns:key_in=1 led_out=0
# @time 2980ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=x
# @time   20ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=0
# @time   60ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=1
# @time  180ns:key_in=1 led_out=0
# @time  200ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=1
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=1
# @time  300ns:key_in=1 led_out=0
# @time  320ns:key_in=0 led_out=1
# @time  340ns:key_in=1 led_out=0
# @time  360ns:key_in=0 led_out=1
# @time  380ns:key_in=1 led_out=0
# @time  400ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=1
# @time  440ns:key_in=1 led_out=0
# @time  460ns:key_in=0 led_out=1
# @time  480ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=0
# @time  540ns:key_in=0 led_out=1
# @time  560ns:key_in=1 led_out=0
# @time  580ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=1
# @time  660ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=0
# @time  740ns:key_in=0 led_out=1
# @time  760ns:key_in=1 led_out=0
# @time  780ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=1
# @time  880ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=0
# @time  920ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=1
# @time  980ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=0
# @time 1080ns:key_in=0 led_out=1
# @time 1100ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=0
# @time 1140ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=1
# @time 1180ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=0
# @time 1280ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=1
# @time 1380ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=0
# @time 1420ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=1
# @time 1480ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=0
# @time 1520ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=1
# @time 1560ns:key_in=1 led_out=0
# @time 1580ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=1
# @time 1620ns:key_in=1 led_out=0
# @time 1640ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=1
# @time 1700ns:key_in=1 led_out=0
# @time 1720ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=1
# @time 1760ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=0
# @time 1840ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=1
# @time 1880ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=0
# @time 1920ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=1
# @time 2020ns:key_in=1 led_out=0
# @time 2040ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=1
# @time 2100ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=0
# @time 2240ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=1
# @time 2340ns:key_in=1 led_out=0
# @time 2360ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=1
# @time 2400ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=0
# @time 2440ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=1
# @time 2480ns:key_in=1 led_out=0
# @time 2500ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=1
# @time 2580ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=0
# @time 2640ns:key_in=0 led_out=1
# @time 2660ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=0
# @time 2720ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=1
# @time 2760ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=0
# @time 2800ns:key_in=0 led_out=1
# @time 2820ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=0
# @time 2880ns:key_in=0 led_out=1
# @time 2900ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=0
# @time 2940ns:key_in=0 led_out=1
# @time 2960ns:key_in=1 led_out=0
# @time 2980ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=x
# @time   20ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=0
# @time   60ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=1
# @time  180ns:key_in=1 led_out=0
# @time  200ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=1
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=1
# @time  300ns:key_in=1 led_out=0
# @time  320ns:key_in=0 led_out=1
# @time  340ns:key_in=1 led_out=0
# @time  360ns:key_in=0 led_out=1
# @time  380ns:key_in=1 led_out=0
# @time  400ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=1
# @time  440ns:key_in=1 led_out=0
# @time  460ns:key_in=0 led_out=1
# @time  480ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=0
# @time  540ns:key_in=0 led_out=1
# @time  560ns:key_in=1 led_out=0
# @time  580ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=1
# @time  660ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=0
# @time  740ns:key_in=0 led_out=1
# @time  760ns:key_in=1 led_out=0
# @time  780ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=1
# @time  880ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=0
# @time  920ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=1
# @time  980ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=0
# @time 1080ns:key_in=0 led_out=1
# @time 1100ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=0
# @time 1140ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=1
# @time 1180ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=0
# @time 1280ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=1
# @time 1380ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=0
# @time 1420ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=1
# @time 1480ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=0
# @time 1520ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=1
# @time 1560ns:key_in=1 led_out=0
# @time 1580ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=1
# @time 1620ns:key_in=1 led_out=0
# @time 1640ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=1
# @time 1700ns:key_in=1 led_out=0
# @time 1720ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=1
# @time 1760ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=0
# @time 1840ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=1
# @time 1880ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=0
# @time 1920ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=1
# @time 2020ns:key_in=1 led_out=0
# @time 2040ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=1
# @time 2100ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=0
# @time 2240ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=1
# @time 2340ns:key_in=1 led_out=0
# @time 2360ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=1
# @time 2400ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=0
# @time 2440ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=1
# @time 2480ns:key_in=1 led_out=0
# @time 2500ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=1
# @time 2580ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=0
# @time 2640ns:key_in=0 led_out=1
# @time 2660ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=0
# @time 2720ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=1
# @time 2760ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=0
# @time 2800ns:key_in=0 led_out=1
# @time 2820ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=0
# @time 2880ns:key_in=0 led_out=1
# @time 2900ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=0
# @time 2940ns:key_in=0 led_out=1
# @time 2960ns:key_in=1 led_out=0
# @time 2980ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=x
# @time   20ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=0
# @time  180ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=0
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=0
# @time  300ns:key_in=1 led_out=1
# @time  320ns:key_in=0 led_out=0
# @time  340ns:key_in=1 led_out=1
# @time  360ns:key_in=0 led_out=0
# @time  380ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=0
# @time  440ns:key_in=1 led_out=1
# @time  460ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=1
# @time  540ns:key_in=0 led_out=0
# @time  560ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=1
# @time  740ns:key_in=0 led_out=0
# @time  760ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=1
# @time 1080ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=0
# @time 1560ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=0
# @time 1620ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=0
# @time 1700ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=0
# @time 2020ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=0
# @time 2340ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=0
# @time 2480ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=1
# @time 2640ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=1
# @time 2800ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=1
# @time 2880ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=1
# @time 2940ns:key_in=0 led_out=0
# @time 2960ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=x
# @time   20ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=0
# @time   60ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=1
# @time  180ns:key_in=1 led_out=0
# @time  200ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=1
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=1
# @time  300ns:key_in=1 led_out=0
# @time  320ns:key_in=0 led_out=1
# @time  340ns:key_in=1 led_out=0
# @time  360ns:key_in=0 led_out=1
# @time  380ns:key_in=1 led_out=0
# @time  400ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=1
# @time  440ns:key_in=1 led_out=0
# @time  460ns:key_in=0 led_out=1
# @time  480ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=0
# @time  540ns:key_in=0 led_out=1
# @time  560ns:key_in=1 led_out=0
# @time  580ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=1
# @time  660ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=0
# @time  740ns:key_in=0 led_out=1
# @time  760ns:key_in=1 led_out=0
# @time  780ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=1
# @time  880ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=0
# @time  920ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=1
# @time  980ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=0
# @time 1080ns:key_in=0 led_out=1
# @time 1100ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=0
# @time 1140ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=1
# @time 1180ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=0
# @time 1280ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=1
# @time 1380ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=0
# @time 1420ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=1
# @time 1480ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=0
# @time 1520ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=1
# @time 1560ns:key_in=1 led_out=0
# @time 1580ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=1
# @time 1620ns:key_in=1 led_out=0
# @time 1640ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=1
# @time 1700ns:key_in=1 led_out=0
# @time 1720ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=1
# @time 1760ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=0
# @time 1840ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=1
# @time 1880ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=0
# @time 1920ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=1
# @time 2020ns:key_in=1 led_out=0
# @time 2040ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=1
# @time 2100ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=0
# @time 2240ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=1
# @time 2340ns:key_in=1 led_out=0
# @time 2360ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=1
# @time 2400ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=0
# @time 2440ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=1
# @time 2480ns:key_in=1 led_out=0
# @time 2500ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=1
# @time 2580ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=0
# @time 2640ns:key_in=0 led_out=1
# @time 2660ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=0
# @time 2720ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=1
# @time 2760ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=0
# @time 2800ns:key_in=0 led_out=1
# @time 2820ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=0
# @time 2880ns:key_in=0 led_out=1
# @time 2900ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=0
# @time 2940ns:key_in=0 led_out=1
# @time 2960ns:key_in=1 led_out=0
# @time 2980ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=x
# @time   20ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=0
# @time   60ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=1
# @time  180ns:key_in=1 led_out=0
# @time  200ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=1
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=1
# @time  300ns:key_in=1 led_out=0
# @time  320ns:key_in=0 led_out=1
# @time  340ns:key_in=1 led_out=0
# @time  360ns:key_in=0 led_out=1
# @time  380ns:key_in=1 led_out=0
# @time  400ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=1
# @time  440ns:key_in=1 led_out=0
# @time  460ns:key_in=0 led_out=1
# @time  480ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=0
# @time  540ns:key_in=0 led_out=1
# @time  560ns:key_in=1 led_out=0
# @time  580ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=1
# @time  660ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=0
# @time  740ns:key_in=0 led_out=1
# @time  760ns:key_in=1 led_out=0
# @time  780ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=1
# @time  880ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=0
# @time  920ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=1
# @time  980ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=0
# @time 1080ns:key_in=0 led_out=1
# @time 1100ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=0
# @time 1140ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=1
# @time 1180ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=0
# @time 1280ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=1
# @time 1380ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=0
# @time 1420ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=1
# @time 1480ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=0
# @time 1520ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=1
# @time 1560ns:key_in=1 led_out=0
# @time 1580ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=1
# @time 1620ns:key_in=1 led_out=0
# @time 1640ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=1
# @time 1700ns:key_in=1 led_out=0
# @time 1720ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=1
# @time 1760ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=0
# @time 1840ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=1
# @time 1880ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=0
# @time 1920ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=1
# @time 2020ns:key_in=1 led_out=0
# @time 2040ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=1
# @time 2100ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=0
# @time 2240ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=1
# @time 2340ns:key_in=1 led_out=0
# @time 2360ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=1
# @time 2400ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=0
# @time 2440ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=1
# @time 2480ns:key_in=1 led_out=0
# @time 2500ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=1
# @time 2580ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=0
# @time 2640ns:key_in=0 led_out=1
# @time 2660ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=0
# @time 2720ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=1
# @time 2760ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=0
# @time 2800ns:key_in=0 led_out=1
# @time 2820ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=0
# @time 2880ns:key_in=0 led_out=1
# @time 2900ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=0
# @time 2940ns:key_in=0 led_out=1
# @time 2960ns:key_in=1 led_out=0
# @time 2980ns:key_in=1 led_out=1
do flip_flop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/rtl {D:/quartus_work/my_example/flip_flop/rtl/flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/flip_flop/quartus_prj/../sim {D:/quartus_work/my_example/flip_flop/quartus_prj/../sim/tb_flip_flop.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_flip_flop
# 
# Top level modules:
# 	tb_flip_flop
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_flip_flop
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_flip_flop 
# Loading work.tb_flip_flop
# Loading work.flip_flop
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 3 us
# @time    0ns:key_in=0 led_out=x
# @time   20ns:key_in=0 led_out=0
# @time   40ns:key_in=1 led_out=1
# @time  160ns:key_in=0 led_out=0
# @time  180ns:key_in=1 led_out=1
# @time  220ns:key_in=0 led_out=0
# @time  240ns:key_in=1 led_out=0
# @time  280ns:key_in=0 led_out=0
# @time  300ns:key_in=1 led_out=1
# @time  320ns:key_in=0 led_out=0
# @time  340ns:key_in=1 led_out=1
# @time  360ns:key_in=0 led_out=0
# @time  380ns:key_in=1 led_out=1
# @time  420ns:key_in=0 led_out=0
# @time  440ns:key_in=1 led_out=1
# @time  460ns:key_in=0 led_out=0
# @time  520ns:key_in=1 led_out=1
# @time  540ns:key_in=0 led_out=0
# @time  560ns:key_in=1 led_out=1
# @time  640ns:key_in=0 led_out=0
# @time  720ns:key_in=1 led_out=1
# @time  740ns:key_in=0 led_out=0
# @time  760ns:key_in=1 led_out=1
# @time  860ns:key_in=0 led_out=0
# @time  900ns:key_in=1 led_out=1
# @time  960ns:key_in=0 led_out=0
# @time 1060ns:key_in=1 led_out=1
# @time 1080ns:key_in=0 led_out=0
# @time 1120ns:key_in=1 led_out=1
# @time 1160ns:key_in=0 led_out=0
# @time 1260ns:key_in=1 led_out=1
# @time 1360ns:key_in=0 led_out=0
# @time 1400ns:key_in=1 led_out=1
# @time 1460ns:key_in=0 led_out=0
# @time 1500ns:key_in=1 led_out=1
# @time 1540ns:key_in=0 led_out=0
# @time 1560ns:key_in=1 led_out=1
# @time 1600ns:key_in=0 led_out=0
# @time 1620ns:key_in=1 led_out=1
# @time 1680ns:key_in=0 led_out=0
# @time 1700ns:key_in=1 led_out=1
# @time 1740ns:key_in=0 led_out=0
# @time 1820ns:key_in=1 led_out=1
# @time 1860ns:key_in=0 led_out=0
# @time 1900ns:key_in=1 led_out=1
# @time 2000ns:key_in=0 led_out=0
# @time 2020ns:key_in=1 led_out=1
# @time 2080ns:key_in=0 led_out=0
# @time 2220ns:key_in=1 led_out=1
# @time 2320ns:key_in=0 led_out=0
# @time 2340ns:key_in=1 led_out=1
# @time 2380ns:key_in=0 led_out=0
# @time 2420ns:key_in=1 led_out=1
# @time 2460ns:key_in=0 led_out=0
# @time 2480ns:key_in=1 led_out=1
# @time 2560ns:key_in=0 led_out=0
# @time 2620ns:key_in=1 led_out=1
# @time 2640ns:key_in=0 led_out=0
# @time 2700ns:key_in=1 led_out=1
# @time 2740ns:key_in=0 led_out=0
# @time 2780ns:key_in=1 led_out=1
# @time 2800ns:key_in=0 led_out=0
# @time 2860ns:key_in=1 led_out=1
# @time 2880ns:key_in=0 led_out=0
# @time 2920ns:key_in=1 led_out=1
# @time 2940ns:key_in=0 led_out=0
# @time 2960ns:key_in=1 led_out=1
