// Seed: 1946162935
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  wire id_4;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7 = 1;
  wire id_8 = id_7++;
  wire id_9;
  module_0(
      id_4, id_2, id_2
  );
  assign id_9 = 1;
endmodule
module module_2 (
    output logic id_0
);
  wire id_2;
  wire id_3;
  logic [7:0] id_4;
  always begin
    id_0 <= id_4[1'h0];
  end
  module_0(
      id_3, id_3, id_2
  );
  wire id_5;
endmodule
