Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c916957fb574812ad84b43a592ce617 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tinyriscv_soc_tb_behav xil_defaultlib.tinyriscv_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'uart_rx_pin' is not connected on this instance [C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
