

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_pe1_pe2'
================================================================
* Date:           Mon Apr 10 18:41:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pe1_pe2  |     4097|     4097|         2|          1|          1|  4096|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%max_row_value_1 = alloca i32 1"   --->   Operation 5 'alloca' 'max_row_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_col_value_1 = alloca i32 1"   --->   Operation 6 'alloca' 'max_col_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%max_col_value_24 = alloca i32 1"   --->   Operation 7 'alloca' 'max_col_value_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten22 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten22"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %x"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %max_col_value_24"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body246.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten22_load = load i13 %indvar_flatten22" [src/seq_align_multiple.cpp:168]   --->   Operation 14 'load' 'indvar_flatten22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln168 = icmp_eq  i13 %indvar_flatten22_load, i13 4096" [src/seq_align_multiple.cpp:168]   --->   Operation 15 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%add_ln168_5 = add i13 %indvar_flatten22_load, i13 1" [src/seq_align_multiple.cpp:168]   --->   Operation 16 'add' 'add_ln168_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.cond.cleanup245.i, void %for.inc.exitStub" [src/seq_align_multiple.cpp:168]   --->   Operation 17 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_col_value_24_load = load i7 %max_col_value_24" [src/seq_align_multiple.cpp:171]   --->   Operation 18 'load' 'max_col_value_24_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [src/seq_align_multiple.cpp:168]   --->   Operation 19 'load' 'x_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%add_ln168 = add i7 %x_load, i7 1" [src/seq_align_multiple.cpp:168]   --->   Operation 20 'add' 'add_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%icmp_ln171 = icmp_eq  i7 %max_col_value_24_load, i7 64" [src/seq_align_multiple.cpp:171]   --->   Operation 21 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.37ns)   --->   "%select_ln168 = select i1 %icmp_ln171, i7 0, i7 %max_col_value_24_load" [src/seq_align_multiple.cpp:168]   --->   Operation 22 'select' 'select_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.37ns)   --->   "%select_ln168_1 = select i1 %icmp_ln171, i7 %add_ln168, i7 %x_load" [src/seq_align_multiple.cpp:168]   --->   Operation 23 'select' 'select_ln168_1' <Predicate = (!icmp_ln168)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln168_23 = trunc i7 %select_ln168_1" [src/seq_align_multiple.cpp:168]   --->   Operation 24 'trunc' 'trunc_ln168_23' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast269_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln168_1, i32 4, i32 5" [src/seq_align_multiple.cpp:168]   --->   Operation 25 'partselect' 'p_cast269_mid2_v' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast269_mid2_v, i6 0"   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln168_24 = trunc i7 %select_ln168_1" [src/seq_align_multiple.cpp:168]   --->   Operation 27 'trunc' 'trunc_ln168_24' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1649 = zext i7 %select_ln168"   --->   Operation 28 'zext' 'zext_ln1649' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln1649 = add i8 %tmp_s, i8 %zext_ln1649"   --->   Operation 29 'add' 'add_ln1649' <Predicate = (!icmp_ln168)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1649_8 = zext i8 %add_ln1649"   --->   Operation 30 'zext' 'zext_ln1649_8' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dp_matrix_V_addr = getelementptr i9 %dp_matrix_V, i64 0, i64 %zext_ln1649_8"   --->   Operation 31 'getelementptr' 'dp_matrix_V_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dp_matrix_V_1_addr = getelementptr i9 %dp_matrix_V_1, i64 0, i64 %zext_ln1649_8"   --->   Operation 32 'getelementptr' 'dp_matrix_V_1_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dp_matrix_V_2_addr = getelementptr i9 %dp_matrix_V_2, i64 0, i64 %zext_ln1649_8"   --->   Operation 33 'getelementptr' 'dp_matrix_V_2_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dp_matrix_V_3_addr = getelementptr i9 %dp_matrix_V_3, i64 0, i64 %zext_ln1649_8"   --->   Operation 34 'getelementptr' 'dp_matrix_V_3_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dp_matrix_V_4_addr = getelementptr i9 %dp_matrix_V_4, i64 0, i64 %zext_ln1649_8"   --->   Operation 35 'getelementptr' 'dp_matrix_V_4_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dp_matrix_V_5_addr = getelementptr i9 %dp_matrix_V_5, i64 0, i64 %zext_ln1649_8"   --->   Operation 36 'getelementptr' 'dp_matrix_V_5_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dp_matrix_V_6_addr = getelementptr i9 %dp_matrix_V_6, i64 0, i64 %zext_ln1649_8"   --->   Operation 37 'getelementptr' 'dp_matrix_V_6_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dp_matrix_V_7_addr = getelementptr i9 %dp_matrix_V_7, i64 0, i64 %zext_ln1649_8"   --->   Operation 38 'getelementptr' 'dp_matrix_V_7_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dp_matrix_V_8_addr = getelementptr i9 %dp_matrix_V_8, i64 0, i64 %zext_ln1649_8"   --->   Operation 39 'getelementptr' 'dp_matrix_V_8_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dp_matrix_V_9_addr = getelementptr i9 %dp_matrix_V_9, i64 0, i64 %zext_ln1649_8"   --->   Operation 40 'getelementptr' 'dp_matrix_V_9_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dp_matrix_V_10_addr = getelementptr i9 %dp_matrix_V_10, i64 0, i64 %zext_ln1649_8"   --->   Operation 41 'getelementptr' 'dp_matrix_V_10_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dp_matrix_V_11_addr = getelementptr i9 %dp_matrix_V_11, i64 0, i64 %zext_ln1649_8"   --->   Operation 42 'getelementptr' 'dp_matrix_V_11_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dp_matrix_V_12_addr = getelementptr i9 %dp_matrix_V_12, i64 0, i64 %zext_ln1649_8"   --->   Operation 43 'getelementptr' 'dp_matrix_V_12_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dp_matrix_V_13_addr = getelementptr i9 %dp_matrix_V_13, i64 0, i64 %zext_ln1649_8"   --->   Operation 44 'getelementptr' 'dp_matrix_V_13_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dp_matrix_V_14_addr = getelementptr i9 %dp_matrix_V_14, i64 0, i64 %zext_ln1649_8"   --->   Operation 45 'getelementptr' 'dp_matrix_V_14_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dp_matrix_V_15_addr = getelementptr i9 %dp_matrix_V_15, i64 0, i64 %zext_ln1649_8"   --->   Operation 46 'getelementptr' 'dp_matrix_V_15_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%dp_matrix_V_load = load i8 %dp_matrix_V_addr"   --->   Operation 47 'load' 'dp_matrix_V_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 48 [2/2] (1.29ns)   --->   "%dp_matrix_V_1_load = load i8 %dp_matrix_V_1_addr"   --->   Operation 48 'load' 'dp_matrix_V_1_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%dp_matrix_V_2_load = load i8 %dp_matrix_V_2_addr"   --->   Operation 49 'load' 'dp_matrix_V_2_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 50 [2/2] (1.29ns)   --->   "%dp_matrix_V_3_load = load i8 %dp_matrix_V_3_addr"   --->   Operation 50 'load' 'dp_matrix_V_3_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 51 [2/2] (1.29ns)   --->   "%dp_matrix_V_4_load = load i8 %dp_matrix_V_4_addr"   --->   Operation 51 'load' 'dp_matrix_V_4_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 52 [2/2] (1.29ns)   --->   "%dp_matrix_V_5_load = load i8 %dp_matrix_V_5_addr"   --->   Operation 52 'load' 'dp_matrix_V_5_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 53 [2/2] (1.29ns)   --->   "%dp_matrix_V_6_load = load i8 %dp_matrix_V_6_addr"   --->   Operation 53 'load' 'dp_matrix_V_6_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 54 [2/2] (1.29ns)   --->   "%dp_matrix_V_7_load = load i8 %dp_matrix_V_7_addr"   --->   Operation 54 'load' 'dp_matrix_V_7_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 55 [2/2] (1.29ns)   --->   "%dp_matrix_V_8_load = load i8 %dp_matrix_V_8_addr"   --->   Operation 55 'load' 'dp_matrix_V_8_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 56 [2/2] (1.29ns)   --->   "%dp_matrix_V_9_load = load i8 %dp_matrix_V_9_addr"   --->   Operation 56 'load' 'dp_matrix_V_9_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 57 [2/2] (1.29ns)   --->   "%dp_matrix_V_10_load = load i8 %dp_matrix_V_10_addr"   --->   Operation 57 'load' 'dp_matrix_V_10_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 58 [2/2] (1.29ns)   --->   "%dp_matrix_V_11_load = load i8 %dp_matrix_V_11_addr"   --->   Operation 58 'load' 'dp_matrix_V_11_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 59 [2/2] (1.29ns)   --->   "%dp_matrix_V_12_load = load i8 %dp_matrix_V_12_addr"   --->   Operation 59 'load' 'dp_matrix_V_12_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 60 [2/2] (1.29ns)   --->   "%dp_matrix_V_13_load = load i8 %dp_matrix_V_13_addr"   --->   Operation 60 'load' 'dp_matrix_V_13_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 61 [2/2] (1.29ns)   --->   "%dp_matrix_V_14_load = load i8 %dp_matrix_V_14_addr"   --->   Operation 61 'load' 'dp_matrix_V_14_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 62 [2/2] (1.29ns)   --->   "%dp_matrix_V_15_load = load i8 %dp_matrix_V_15_addr"   --->   Operation 62 'load' 'dp_matrix_V_15_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i7 %select_ln168" [src/seq_align_multiple.cpp:173]   --->   Operation 63 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.85ns)   --->   "%add_ln171 = add i7 %select_ln168, i7 1" [src/seq_align_multiple.cpp:171]   --->   Operation 64 'add' 'add_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln171 = store i13 %add_ln168_5, i13 %indvar_flatten22" [src/seq_align_multiple.cpp:171]   --->   Operation 65 'store' 'store_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln171 = store i7 %select_ln168_1, i7 %x" [src/seq_align_multiple.cpp:171]   --->   Operation 66 'store' 'store_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln171 = store i7 %add_ln171, i7 %max_col_value_24" [src/seq_align_multiple.cpp:171]   --->   Operation 67 'store' 'store_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%max_row_value_16 = load i32 %max_row_value_1" [src/seq_align_multiple.cpp:168]   --->   Operation 68 'load' 'max_row_value_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%max_col_value_25 = load i32 %max_col_value_1" [src/seq_align_multiple.cpp:168]   --->   Operation 69 'load' 'max_col_value_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i32 %max_row_value_16" [src/seq_align_multiple.cpp:168]   --->   Operation 70 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln168_22 = trunc i32 %max_col_value_25" [src/seq_align_multiple.cpp:168]   --->   Operation 71 'trunc' 'trunc_ln168_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pe1_pe2_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i6 %trunc_ln168_23" [src/seq_align_multiple.cpp:168]   --->   Operation 75 'zext' 'zext_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 76 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/seq_align_multiple.cpp:164]   --->   Operation 77 'specloopname' 'specloopname_ln164' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (1.29ns)   --->   "%dp_matrix_V_load = load i8 %dp_matrix_V_addr"   --->   Operation 78 'load' 'dp_matrix_V_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 79 [1/2] (1.29ns)   --->   "%dp_matrix_V_1_load = load i8 %dp_matrix_V_1_addr"   --->   Operation 79 'load' 'dp_matrix_V_1_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 80 [1/2] (1.29ns)   --->   "%dp_matrix_V_2_load = load i8 %dp_matrix_V_2_addr"   --->   Operation 80 'load' 'dp_matrix_V_2_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 81 [1/2] (1.29ns)   --->   "%dp_matrix_V_3_load = load i8 %dp_matrix_V_3_addr"   --->   Operation 81 'load' 'dp_matrix_V_3_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 82 [1/2] (1.29ns)   --->   "%dp_matrix_V_4_load = load i8 %dp_matrix_V_4_addr"   --->   Operation 82 'load' 'dp_matrix_V_4_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/2] (1.29ns)   --->   "%dp_matrix_V_5_load = load i8 %dp_matrix_V_5_addr"   --->   Operation 83 'load' 'dp_matrix_V_5_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 84 [1/2] (1.29ns)   --->   "%dp_matrix_V_6_load = load i8 %dp_matrix_V_6_addr"   --->   Operation 84 'load' 'dp_matrix_V_6_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 85 [1/2] (1.29ns)   --->   "%dp_matrix_V_7_load = load i8 %dp_matrix_V_7_addr"   --->   Operation 85 'load' 'dp_matrix_V_7_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 86 [1/2] (1.29ns)   --->   "%dp_matrix_V_8_load = load i8 %dp_matrix_V_8_addr"   --->   Operation 86 'load' 'dp_matrix_V_8_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 87 [1/2] (1.29ns)   --->   "%dp_matrix_V_9_load = load i8 %dp_matrix_V_9_addr"   --->   Operation 87 'load' 'dp_matrix_V_9_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/2] (1.29ns)   --->   "%dp_matrix_V_10_load = load i8 %dp_matrix_V_10_addr"   --->   Operation 88 'load' 'dp_matrix_V_10_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 89 [1/2] (1.29ns)   --->   "%dp_matrix_V_11_load = load i8 %dp_matrix_V_11_addr"   --->   Operation 89 'load' 'dp_matrix_V_11_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 90 [1/2] (1.29ns)   --->   "%dp_matrix_V_12_load = load i8 %dp_matrix_V_12_addr"   --->   Operation 90 'load' 'dp_matrix_V_12_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 91 [1/2] (1.29ns)   --->   "%dp_matrix_V_13_load = load i8 %dp_matrix_V_13_addr"   --->   Operation 91 'load' 'dp_matrix_V_13_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (1.29ns)   --->   "%dp_matrix_V_14_load = load i8 %dp_matrix_V_14_addr"   --->   Operation 92 'load' 'dp_matrix_V_14_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 93 [1/2] (1.29ns)   --->   "%dp_matrix_V_15_load = load i8 %dp_matrix_V_15_addr"   --->   Operation 93 'load' 'dp_matrix_V_15_load' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 94 [1/1] (0.56ns)   --->   "%tmp = mux i9 @_ssdm_op_Mux.ap_auto.16i9.i4, i9 %dp_matrix_V_load, i9 %dp_matrix_V_1_load, i9 %dp_matrix_V_2_load, i9 %dp_matrix_V_3_load, i9 %dp_matrix_V_4_load, i9 %dp_matrix_V_5_load, i9 %dp_matrix_V_6_load, i9 %dp_matrix_V_7_load, i9 %dp_matrix_V_8_load, i9 %dp_matrix_V_9_load, i9 %dp_matrix_V_10_load, i9 %dp_matrix_V_11_load, i9 %dp_matrix_V_12_load, i9 %dp_matrix_V_13_load, i9 %dp_matrix_V_14_load, i9 %dp_matrix_V_15_load, i4 %trunc_ln168_24"   --->   Operation 94 'mux' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.56> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.73ns)   --->   "%icmp_ln1649 = icmp_ne  i9 %tmp, i9 0"   --->   Operation 95 'icmp' 'icmp_ln1649' <Predicate = (!icmp_ln168)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.28ns)   --->   "%max_row_value = select i1 %icmp_ln1649, i32 %zext_ln168, i32 %max_row_value_16" [src/seq_align_multiple.cpp:173]   --->   Operation 96 'select' 'max_row_value' <Predicate = (!icmp_ln168)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %trunc_ln173" [src/seq_align_multiple.cpp:173]   --->   Operation 97 'zext' 'zext_ln173' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.28ns)   --->   "%max_col_value = select i1 %icmp_ln1649, i32 %zext_ln173, i32 %max_col_value_25" [src/seq_align_multiple.cpp:173]   --->   Operation 98 'select' 'max_col_value' <Predicate = (!icmp_ln168)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %max_col_value, i32 %max_col_value_1" [src/seq_align_multiple.cpp:171]   --->   Operation 99 'store' 'store_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %max_row_value, i32 %max_row_value_1" [src/seq_align_multiple.cpp:171]   --->   Operation 100 'store' 'store_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.body246.i" [src/seq_align_multiple.cpp:171]   --->   Operation 101 'br' 'br_ln171' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %max_col_value_1_out, i8 %trunc_ln168_22" [src/seq_align_multiple.cpp:168]   --->   Operation 102 'write' 'write_ln168' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %max_row_value_1_out, i6 %trunc_ln168" [src/seq_align_multiple.cpp:168]   --->   Operation 103 'write' 'write_ln168' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	'alloca' operation ('x') [22]  (0 ns)
	'load' operation ('x_load', src/seq_align_multiple.cpp:168) on local variable 'x' [40]  (0 ns)
	'add' operation ('add_ln168', src/seq_align_multiple.cpp:168) [41]  (0.856 ns)
	'select' operation ('select_ln168_1', src/seq_align_multiple.cpp:168) [46]  (0.378 ns)
	'add' operation ('add_ln1649') [54]  (0.871 ns)
	'getelementptr' operation ('dp_matrix_V_addr') [56]  (0 ns)
	'load' operation ('dp_matrix_V_load') on array 'dp_matrix_V' [73]  (1.3 ns)

 <State 2>: 2.88ns
The critical path consists of the following:
	'load' operation ('dp_matrix_V_load') on array 'dp_matrix_V' [73]  (1.3 ns)
	'mux' operation ('tmp') [89]  (0.56 ns)
	'icmp' operation ('icmp_ln1649') [90]  (0.739 ns)
	'select' operation ('max_row_value', src/seq_align_multiple.cpp:173) [91]  (0.286 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
