****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : top
Version: R-2020.09-SP3
Date   : Mon Jan  8 22:50:00 2024
****************************************

  Startpoint: sram_rst (input port clocked by pwm_clk)
  Endpoint: DM1/SRAM_curr_state_reg_0_ (rising edge-triggered flip-flop clocked by pwm_clk)
  Mode: Mfunc
  Corner: min
  Scenario: Mfunc:min
  Path Group: **in2reg_default**
  Path Type: min

  Point                                             Incr        Path  
  ----------------------------------------------------------------------------
  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (ideal)                      0.0000      0.0036
  input external delay                             0.0000      0.0036 r
  sram_rst (in)                                    0.0036      0.0036 r
  U17/O (INV2)                                     0.1048      0.1085 f
  DM1/SRAM_curr_state_reg_0_/RB (DFCRBN)           0.0006      0.1091 f
  data arrival time                                            0.1091

  clock pwm_clk (rise edge)                        0.0000      0.0000
  clock network delay (ideal)                      0.0000      0.0000
  DM1/SRAM_curr_state_reg_0_/CK (DFCRBN)           0.0000      0.0000 r
  clock uncertainty                                0.0200      0.0200
  library hold time                               -0.0419     -0.0219
  data required time                                          -0.0219
  ----------------------------------------------------------------------------
  data required time                                          -0.0219
  data arrival time                                           -0.1091
  ----------------------------------------------------------------------------
  slack (MET)                                                  0.1310


1
