{"componentChunkName":"component---src-templates-page-js","path":"/style-guide/","result":{"data":{"sitePage":{"id":"SitePage /style-guide/"}},"pageContext":{"url":"/style-guide/","relativePath":"style-guide.md","relativeDir":"","base":"style-guide.md","name":"style-guide","frontmatter":{"title":"Style Guide","subtitle":"The style guide provides you with a blueprint of default post and page styles. The style guide is also a great reference for suggested typographic treatment and styles for your content.","template":"page"},"html":"<p><strong>This is a paragraph</strong>. Pellentesque habitant morbi <em>tristique senectus et netus et malesuada</em> fames ac turpis egestas. Vestibulum <a href=\"https://www.google.com\">tortor quam</a>, feugiat vitae, ultricies eget, tempor sit amet, ante. Donec eu libero sit amet quam egestas semper. Aenean ultricies mi vitae est. Mauris placerat eleifend leo. Quisque sit <mark>amet est et sapien ullamcorper</mark> pharetra. Vestibulum erat wisi, condimentum sed, commodo vitae, ornare sit amet, wisi.</p>\n<h1>This is an H1</h1>\n<p>Quisque facilisis erat a dui. Nam malesuada ornare dolor. Cras gravida, this is marked text ornare, erat elit consectetuer erat, id egestas pede nibh eget odio. Proin tincidunt, velit vel porta elementum, magna diam molestie sapien, non aliquet massa pede eu diam. Aliquam iaculis. Fusce et ipsum et nulla tristique facilisis.</p>\n<h2>This is an H2</h2>\n<p>Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Morbi commodo, ipsum sed pharetra gravida, orci magna rhoncus neque, id pulvinar odio lorem non turpis. Nullam sit amet enim. Suspendisse id velit vitae ligula volutpat condimentum. Aliquam erat volutpat. Sed quis velit. Nulla facilisi. Nulla libero.</p>\n<h3>This is an H3</h3>\n<p>Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Morbi commodo, ipsum sed pharetra gravida, orci magna rhoncus neque, id pulvinar odio lorem non turpis. Nullam sit amet enim. Suspendisse id velit vitae ligula volutpat condimentum. Aliquam erat volutpat. Sed quis velit. Nulla facilisi. Nulla libero.</p>\n<h4>This is an H4</h4>\n<p>Quisque facilisis erat a dui. Nam malesuada ornare dolor. Cras gravida, diam sit amet rhoncus ornare, erat elit consectetuer erat, id egestas pede nibh eget odio. Proin tincidunt, velit vel porta elementum, magna diam molestie sapien, non aliquet massa pede eu diam. Aliquam iaculis.</p>\n<h2>Quoting</h2>\n<blockquote>\n<p>Creativity is allowing yourself to make mistakes. Design is knowing which ones to keep. <cite>Scott Adams</cite></p>\n</blockquote>\n<p>Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Morbi commodo, ipsum sed pharetra gravida, orci magna rhoncus neque, id pulvinar odio lorem non turpis. Nullam sit amet enim. Suspendisse id velit vitae ligula volutpat condimentum. Aliquam erat volutpat. Sed quis velit. Nulla facilisi. Nulla libero.</p>\n<hr />\n<h2>Unordered Lists</h2>\n<ul>\n<li>Donec non tortor in arcu mollis feugiat</li>\n<li>Lorem ipsum dolor sit amet, consectetuer adipiscing elit</li>\n<li>Donec id eros eget quam aliquam gravida</li>\n<li>Vivamus convallis urna id felis</li>\n<li>Nulla porta tempus sapien</li>\n</ul>\n<h2>Ordered Lists</h2>\n<ol>\n<li>Donec non tortor in arcu mollis feugiat</li>\n<li>Lorem ipsum dolor sit amet, consectetuer adipiscing elit</li>\n<li>Donec id eros eget quam aliquam gravida</li>\n<li>Vivamus convallis urna id felis</li>\n<li>Nulla porta tempus sapien</li>\n</ol>\n<h2>Code Blocks</h2>\n<p>Blocks of code are either fenced by lines with three back-ticks, or are indented with four spaces.</p>\n<pre><code>&#x3C;!-- Some example CSS code -->\nbody {\n  color: #333;\n  font-family: Roboto, Helvetica, Arial, sans-serif;\n  line-height: 1.5;\n}\n</code></pre>\n<h2>Tables</h2>\n<div class=\"responsive-table\">\n  <table>\n    <caption>Simple table with caption and header</caption>\n    <thead>\n      <tr>\n        <th>Column 1</th>\n        <th>Column 2</th>\n        <th>Column 3</th>\n      </tr>\n    </thead>\n    <tbody>\n      <tr>\n        <td>Row 1, Cell 1</td>\n        <td>Row 1, Cell 2</td>\n        <td>Row 1, Cell 3</td>\n      </tr>\n      <tr>\n        <td>Row 2, Cell 1</td>\n        <td>Row 2, Cell 2</td>\n        <td>Row 2, Cell 3</td>\n      </tr>\n    </tbody>\n  </table>\n</div>","pages":[{"url":"/about/","relativePath":"about.md","relativeDir":"","base":"about.md","name":"about","frontmatter":{"title":"Siang-Yun (Sonia) Lee","subtitle":"","template":"page","excerpt":""},"html":"<h2>Education</h2>\n<ul>\n<li><strong>École Polytechnique Fédéral de Lausanne (EPFL),</strong> Lausanne, Switzerland<br>\n<em>Doctoral Program in Computer and Communication Sciences (EDIC), since 09/2019</em></li>\n<li><strong>National Taiwan University (NTU),</strong> Taipei, Taiwan<br>\n<em>Bachelor of Science in Electrical Engineering, 09/2015 - 06/2019</em></li>\n<li><strong>Taipei First Girls' High School (TFG),</strong> Taipei, Taiwan. <em>09/2012 - 06/2015</em></li>\n</ul>\n<h2>Research</h2>\n<h4>Logic Synthesis (Electronic Design Automation, EDA)</h4>\n<ul>\n<li>Synthesis and Optimization for Emerging Technologies in Superconducting Electronics (since 08/2020)<br>\n<em>Advisor: Professor Giovanni De Micheli, EPFL</em></li>\n<li>Scalable and Generic Logic Synthesis (since 02/2020)<br>\n<em>Advisor: Professor Giovanni De Micheli, EPFL</em></li>\n<li>Threshold Logic Canonicalization and Weight-Sharing Synthesis (08/2016 - 08/2019)<br>\n<em>Advisor: Professor Jie-Hong Roland Jiang, EE, NTU</em></li>\n</ul>\n<h4>Computational Neuroscience</h4>\n<ul>\n<li>Adaptive Reinforcement Learning on Navigational Task with Biological Model of Cognitive Spatial Map (09/2019 - 01/2020)<br>\n<em>Advisor: Professor Wulfram Gerstner, EPFL</em></li>\n<li>Modeling of The Spatial Perception System (09/2017 - 01/2018)<br>\n<em>Advisor: Professor Shyh-Kang Jeng, EE, NTU</em></li>\n</ul>\n<h4>Molecular Biology</h4>\n<ul>\n<li>Mitochondrial Protein CYP11A1 Changes Mitochondrial Morphology (01/2013 - 04/2015)<br>\n<em>Advisor: Professor Bon-Chu Chung, Academia Sinica, Taiwan</em></li>\n</ul>\n<h2>Publications</h2>\n<ul>\n<li><strong>Siang-Yun Lee,</strong> Heinz Riener, and Giovanni De Micheli. \"Beyond Local Optimality of Buffer and Splitter Insertion for AQFP Circuits,\" <em>2022 Design Automation Conference (DAC).</em></li>\n<li>Heinz Riener, <strong>Siang-Yun Lee,</strong> Alan Mishchenko, and Giovanni De Micheli. \"Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis,\" <em>2022 Asia and South Pacific Design Automation Conference (ASP-DAC).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/9712526\">IEEEXplore</a>)</li>\n<li><strong>Siang-Yun Lee,</strong> Heinz Riener, Alan Mishchenko, Robert K. Brayton, and Giovanni De Micheli. \"Simulation-Guided Logic Synthesis and Verification,\" <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).</em> (<a href=\"https://ieeexplore.ieee.org/document/9524746\">IEEEXplore</a>)</li>\n<li><strong>Siang-Yun Lee,</strong> Heinz Riener, and Giovanni De Micheli. \"Irredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits,\" <em>2021 International Workshop on Logic and Synthesis (IWLS).</em> (<a href=\"https://arxiv.org/abs/2109.00291\">arXiv</a>)</li>\n<li>Heinz Riener, <strong>Siang-Yun Lee,</strong> Alan Mishchenko, and Giovanni De Micheli. \"Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis,\" <em>2021 International Workshop on Logic and Synthesis (IWLS).</em></li>\n<li><strong>Siang-Yun Lee,</strong> Heinz Riener, and Giovanni De Micheli. \"Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition,\" <em>2021 International Symposium on Design and Diagnostics of Electronic Circuits &#x26; Systems (DDECS).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/9417058\">IEEEXplore</a>)</li>\n<li>Eleonora Testa, <strong>Siang-Yun Lee,</strong> Heinz Riener, and Giovanni De Micheli. \"Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits,\" <em>2021 Asia and South Pacific Design Automation Conference (ASP-DAC).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/9371541\">IEEEXplore</a>)</li>\n<li><strong>Siang-Yun Lee,</strong> Heinz Riener, Alan Mishchenko, Robert K. Brayton, and Giovanni De Micheli. \"Simulation-Guided Boolean Resubstitution,\" <em>2020 International Workshop on Logic and Synthesis (IWLS).</em> (<a href=\"https://arxiv.org/abs/2007.02579\">arXiv</a>)</li>\n<li><strong>Siang-Yun Lee,</strong> Nian-Ze Lee, and Jie-Hong R. Jiang. “Searching Parallel Separating Hyperplanes for Effective Compression of Threshold Logic Networks,” <em>2019 IEEE/ACM International Conference On Computer-Aided Design (ICCAD).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/8942143\">IEEEXplore</a>)</li>\n<li><strong>Siang-Yun Lee,</strong> Jie-Hong R. Jiang, Alan Mishchenko, and Robert K. Brayton. \"Enumeration of Minimum Fanout-Free Circuit Structures,\" <em>2019 International Workshop on Logic and Synthesis (IWLS).</em> (<a href=\"https://people.eecs.berkeley.edu/~alanmi/publications/2019/iwls19_funenum.pdf\">PDF</a>)</li>\n<li><strong>Siang-Yun Lee,</strong> Nian-Ze Lee, and Jie-Hong R. Jiang. “Canonicalization of Threshold Logic Representation and Its Applications,” <em>2018 IEEE/ACM International Conference On Computer-Aided Design (ICCAD).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/8587736\">IEEEXplore</a>)</li>\n</ul>\n<h2>Awards</h2>\n<ul>\n<li><strong>First Prize Award,</strong> ACM/SIGDA CADathlon Programming Contest (ICCAD, Westminster CO, USA), 11/2019.</li>\n<li><strong>First Prize Award,</strong> Integrated Circuits Computer Aided Design Contest (Ministry of Education, Taiwan), 11/2017.<br>\n-- <em>For the project “Input Sequence Generator for System Verilog Assertion Checking”.</em></li>\n<li><strong>Fourth Award</strong> in cellular and molecular biology, Intel International Science and Engineering Fair (ISEF, Pittsburgh PA, USA), 05/2015.<br>\n-- <em>For the project \"Mitochondrial Protein CYP11A1 Changes Mitochondrial Morphology\".</em></li>\n</ul>\n<h2>Fellowships &#x26; Grants</h2>\n<ul>\n<li>EPFL EDIC Fellowship (2019)</li>\n<li>A. Richard Newton Young Student Fellow Program, 2018 Design Automation Conference (DAC)</li>\n<li>Undergraduate Student Research Program, Ministry of Science and Technology, Taiwan</li>\n<li>Undergraduate Scholarship, Taiwan Semiconductor Manufacturing Company (TSMC) - National Taiwan University Joint Research Center</li>\n</ul>\n<h2>Teaching</h2>\n<h4>Lecturing at EPFL</h4>\n<ul>\n<li>CS-724 Advanced Logic Synthesis and Quantum Computing (Spring 2022; co-teach with Dr. Mathias Soeken)</li>\n</ul>\n<h4>TA at EPFL</h4>\n<ul>\n<li>CS-472 Design Technologies for Integrated Systems (Fall 2020, Fall 2021)</li>\n<li>CS-173 Digital System Design (Spring 2020, Spring 2021, Spring 2022)</li>\n</ul>\n<h4>TA at NTU</h4>\n<ul>\n<li>Cornerstone EECS Design and Implementation (Spring 2018, Spring 2019)</li>\n<li>Switching Circuit and Logic Design (Fall 2016)</li>\n</ul>\n<h4>Others</h4>\n<ul>\n<li>Course desinger and instructor for educational organization <a href=\"https://timemap6.wixsite.com/timemap\">TimeMap</a>: hands-on classes introducing Electrical Engineering to high school students</li>\n</ul>"},{"url":"/","relativePath":"index.md","relativeDir":"","base":"index.md","name":"index","frontmatter":{"title":"Home","hide_title":true,"sections":[{"section_id":"bio","type":"section_content","title":"Short Bio","content":"Siang-Yun Lee is a Ph.D. student at the Integrated Systems Laboratory at EPFL, Switzerland led by Prof. Giovanni De Micheli.\n\nShe graduated from the Department of Electrical Engineering of National Taiwan University in 2019, where she worked with Prof. Jie-Hong Roland Jiang on threshold logic synthesis.\n\nHer research interests include logic synthesis and design automation for emerging technologies. She is currently a maintainer of the EPFL logic  synthesis library [mockturtle](https://github.com/lsils/mockturtle).","actions":[{"label":"Read more","url":"/about","style":"button"}]}],"template":"advanced"},"html":""},{"url":"/projects/","relativePath":"projects.md","relativeDir":"","base":"projects.md","name":"projects","frontmatter":{"title":"Projects","hide_title":false,"excerpt":"","sections":[{"title":"Logic Synthesis","section_id":"ls","content":"\n### Synthesis and Optimization for Emerging Technologies in Superconducting Electronics  \n(since 08/2020, PhD research)  \nAdvisor: Professor Giovanni De Micheli, EPFL  \n[Read more...](sce)\n### Scalable and Generic Logic Synthesis  \n(since 02/2020, PhD research)  \nAdvisor: Professor Giovanni De Micheli, EPFL  \n[Read more...](scalable_generic_ls)\n### Threshold Logic Canonicalization and Weight-Sharing Synthesis  \n(08/2016 - 08/2019, bachelor special project)  \nAdvisor: Professor Jie-Hong Roland Jiang, EE, NTU  \n<br/>\nThe threshold logic (TL) function, parameterized by a vector of weights and a threshold value, is an important class of Boolean functions that imitate neural information processing. We devised a procedure to canonicalize a TL function such that two functions are equivalent if and only if their canonicalized linear inequalities are the same, and we studied the condition for a set of TL functions to be implementable with a common weight vector.  \n#### Related publications\n* Siang-Yun Lee, Nian-Ze Lee, and Jie-Hong R. Jiang. “Searching Parallel Separating Hyperplanes for Effective Compression of Threshold Logic Networks,” _2019 IEEE/ACM International Conference On Computer-Aided Design (ICCAD)._ ([IEEEXplore](https://ieeexplore.ieee.org/abstract/document/8942143))\n* Siang-Yun Lee, Nian-Ze Lee, and Jie-Hong R. Jiang. “Canonicalization of Threshold Logic Representation and Its Applications,” _2018 IEEE/ACM International Conference On Computer-Aided Design (ICCAD)._ ([IEEEXplore](https://ieeexplore.ieee.org/abstract/document/8587736))","actions":[],"type":"section_content"},{"title":"Compuatational Neuroscience","section_id":"cns","content":"\n### Adaptive Reinforcement Learning on Navigational Task with Biological Model of Cognitive Spatial Map  \n(09/2019 - 01/2020, PhD semester project)  \nAdvisor: Professor Wulfram Gerstner, EPFL  \n### Modeling of The Spatial Perception System  \n(09/2017 - 01/2018, bachelor special project)  \nAdvisor: Professor Shyh-Kang Jeng, EE, NTU  ","actions":[],"type":"section_content"},{"title":"Molecular Biology","section_id":"biology","content":"\n### Mitochondrial Protein CYP11A1 Changes Mitochondrial Morphology  \n(01/2013 - 04/2015, high school special project)  \nAdvisor: Professor Bon-Chu Chung, Academia Sinica, Taiwan  \n<br/>\nMitochondria are the \"energy factories\" of the cell. Their main function is ATP production, and they are normally thumb-shaped with lamellar cristae. Mitochondrial morphology regulates apoptosis and autophagy, which are important in neurodegenerative diseases and cancer. CYP11A1 is a steroid-hormone-producing enzyme located in the inner mitochondrial membrane. The expression levels of CYP11A1 are also correlated with changes in mitochondrial morphology during cell differentiation. Therefore, my project aims to examine the hypothesis that CYP11A1 can change mitochondrial morphology. I conclude that CYP11A1 can change mitochondrial morphology and reduce ATP production rates whether with or without its activity. These results imply the relation between the \"normal\" changes of mitochondrial morphology and steroid hormone production.  \n#### Award earned\n[Fourth Award](https://abstracts.societyforscience.org/Home/FullAbstract?ProjectId=12008) in cellular and molecular biology, Intel International Science and Engineering Fair (ISEF, Pittsburgh PA, USA), 05/2015.","actions":[],"type":"section_content"}],"template":"advanced"},"html":""},{"url":"/style-guide/","relativePath":"style-guide.md","relativeDir":"","base":"style-guide.md","name":"style-guide","frontmatter":{"title":"Style Guide","subtitle":"The style guide provides you with a blueprint of default post and page styles. The style guide is also a great reference for suggested typographic treatment and styles for your content.","template":"page"},"html":"<p><strong>This is a paragraph</strong>. Pellentesque habitant morbi <em>tristique senectus et netus et malesuada</em> fames ac turpis egestas. Vestibulum <a href=\"https://www.google.com\">tortor quam</a>, feugiat vitae, ultricies eget, tempor sit amet, ante. Donec eu libero sit amet quam egestas semper. Aenean ultricies mi vitae est. Mauris placerat eleifend leo. Quisque sit <mark>amet est et sapien ullamcorper</mark> pharetra. Vestibulum erat wisi, condimentum sed, commodo vitae, ornare sit amet, wisi.</p>\n<h1>This is an H1</h1>\n<p>Quisque facilisis erat a dui. Nam malesuada ornare dolor. Cras gravida, this is marked text ornare, erat elit consectetuer erat, id egestas pede nibh eget odio. Proin tincidunt, velit vel porta elementum, magna diam molestie sapien, non aliquet massa pede eu diam. Aliquam iaculis. Fusce et ipsum et nulla tristique facilisis.</p>\n<h2>This is an H2</h2>\n<p>Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Morbi commodo, ipsum sed pharetra gravida, orci magna rhoncus neque, id pulvinar odio lorem non turpis. Nullam sit amet enim. Suspendisse id velit vitae ligula volutpat condimentum. Aliquam erat volutpat. Sed quis velit. Nulla facilisi. Nulla libero.</p>\n<h3>This is an H3</h3>\n<p>Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Morbi commodo, ipsum sed pharetra gravida, orci magna rhoncus neque, id pulvinar odio lorem non turpis. Nullam sit amet enim. Suspendisse id velit vitae ligula volutpat condimentum. Aliquam erat volutpat. Sed quis velit. Nulla facilisi. Nulla libero.</p>\n<h4>This is an H4</h4>\n<p>Quisque facilisis erat a dui. Nam malesuada ornare dolor. Cras gravida, diam sit amet rhoncus ornare, erat elit consectetuer erat, id egestas pede nibh eget odio. Proin tincidunt, velit vel porta elementum, magna diam molestie sapien, non aliquet massa pede eu diam. Aliquam iaculis.</p>\n<h2>Quoting</h2>\n<blockquote>\n<p>Creativity is allowing yourself to make mistakes. Design is knowing which ones to keep. <cite>Scott Adams</cite></p>\n</blockquote>\n<p>Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Morbi commodo, ipsum sed pharetra gravida, orci magna rhoncus neque, id pulvinar odio lorem non turpis. Nullam sit amet enim. Suspendisse id velit vitae ligula volutpat condimentum. Aliquam erat volutpat. Sed quis velit. Nulla facilisi. Nulla libero.</p>\n<hr />\n<h2>Unordered Lists</h2>\n<ul>\n<li>Donec non tortor in arcu mollis feugiat</li>\n<li>Lorem ipsum dolor sit amet, consectetuer adipiscing elit</li>\n<li>Donec id eros eget quam aliquam gravida</li>\n<li>Vivamus convallis urna id felis</li>\n<li>Nulla porta tempus sapien</li>\n</ul>\n<h2>Ordered Lists</h2>\n<ol>\n<li>Donec non tortor in arcu mollis feugiat</li>\n<li>Lorem ipsum dolor sit amet, consectetuer adipiscing elit</li>\n<li>Donec id eros eget quam aliquam gravida</li>\n<li>Vivamus convallis urna id felis</li>\n<li>Nulla porta tempus sapien</li>\n</ol>\n<h2>Code Blocks</h2>\n<p>Blocks of code are either fenced by lines with three back-ticks, or are indented with four spaces.</p>\n<pre><code>&#x3C;!-- Some example CSS code -->\nbody {\n  color: #333;\n  font-family: Roboto, Helvetica, Arial, sans-serif;\n  line-height: 1.5;\n}\n</code></pre>\n<h2>Tables</h2>\n<div class=\"responsive-table\">\n  <table>\n    <caption>Simple table with caption and header</caption>\n    <thead>\n      <tr>\n        <th>Column 1</th>\n        <th>Column 2</th>\n        <th>Column 3</th>\n      </tr>\n    </thead>\n    <tbody>\n      <tr>\n        <td>Row 1, Cell 1</td>\n        <td>Row 1, Cell 2</td>\n        <td>Row 1, Cell 3</td>\n      </tr>\n      <tr>\n        <td>Row 2, Cell 1</td>\n        <td>Row 2, Cell 2</td>\n        <td>Row 2, Cell 3</td>\n      </tr>\n    </tbody>\n  </table>\n</div>"},{"url":"/blog/","relativePath":"blog/index.md","relativeDir":"blog","base":"index.md","name":"index","frontmatter":{"title":"Blog","template":"blog"},"html":""},{"url":"/projects/scalable_generic_ls/","relativePath":"projects/scalable_generic_ls.md","relativeDir":"projects","base":"scalable_generic_ls.md","name":"scalable_generic_ls","frontmatter":{"title":"Scalable and Generic Logic Synthesis","hide_title":true,"subtitle":"","template":"page","excerpt":""},"html":"<h3>Scalable and Generic Logic Synthesis</h3>\n<p>(since 02/2020, PhD research) <br/>\nAdvisor: Professor Giovanni De Micheli, EPFL</p>\n<hr/>\n<p>Circuit simulation is often used in Boolean methods as an efficient approximator of the Boolean functions embedded in logic networks. In the simulation-guided logic synthesis and verification paradigm, efforts are made in pre-generating a set of high-quality, expressive simulation patterns, which can be reused many times, to guide more efficient and powerful logic optimization. On one hand, using partial simulation, global Boolean information can be taken into account with low cost to improve optimization quality. On the other hand, using expressive simulation patterns, expensive SAT-solver calls are reduced and efficiency is enhanced. [1,2]</p>\n<p>Classic cut-based Boolean rewriting algorithms usually rely on a database of minimal circuit implementations. They are difficult to be extended to larger than 4-cuts due to the exponential growth of the number of cuts and of the database. Thus, we propose \"window rewriting\", which (1) builds <em>one</em> good-quality window around each node instead of computing <em>many</em> cuts; and (2) heuristically resynthesize the window on the fly instead of looking up in a database. [4]</p>\n<p><em>Logic resynthesis</em> is the problem of finding a <em>dependency function</em> to re-express a given <em>target function</em> in terms of some (given) <em>divisor functions</em>. The AIG resynthesis algorithm detailed in [4] is used in both simulation-guided resubstitution [2] and window rewriting [4]. As its counterpart for MIG optimization, a top-down decomposition-based method to resynthesize MIGs is proposed in [3].</p>\n<h4>Related publications</h4>\n<ol>\n<li>Siang-Yun Lee, Heinz Riener, Alan Mishchenko, Robert K. Brayton, and Giovanni De Micheli. \"Simulation-Guided Boolean Resubstitution,\" <em>2020 International Workshop on Logic and Synthesis (IWLS).</em> (<a href=\"https://arxiv.org/abs/2007.02579\">arXiv</a>) (<a href=\"https://www.youtube.com/watch?v=rkq-7KwU79U\">video</a>)</li>\n<li>Siang-Yun Lee, Heinz Riener, Alan Mishchenko, Robert K. Brayton, and Giovanni De Micheli. \"Simulation-Guided Logic Synthesis and Verification,\" <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD).</em> (<a href=\"https://ieeexplore.ieee.org/document/9524746\">IEEEXplore</a>)</li>\n<li>Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. \"Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition,\" <em>2021 International Symposium on Design and Diagnostics of Electronic Circuits &#x26; Systems (DDECS).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/9417058\">IEEEXplore</a>)</li>\n<li>Heinz Riener, Siang-Yun Lee, Alan Mishchenko, and Giovanni De Micheli. \"Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis,\" <em>2021 International Workshop on Logic and Synthesis (IWLS).</em> (<a href=\"https://www.youtube.com/watch?v=7KUQhJaHJIY\">video</a>)</li>\n<li>Heinz Riener, Siang-Yun Lee, Alan Mishchenko, and Giovanni De Micheli. \"Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis,\" <em>2022 Asia and South Pacific Design Automation Conference (ASP-DAC).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/9712526\">IEEEXplore</a>, <a href=\"https://www.youtube.com/watch?v=gMK7e-B3XGE\">pitch video</a>, <a href=\"https://www.youtube.com/watch?v=prJzN5i0BvQ\">full presentation</a>)</li>\n</ol>\n<h4>Open-source implementation</h4>\n<ul>\n<li>Simulation-guided resubstitution: <a href=\"https://github.com/lsils/mockturtle/blob/master/experiments/sim_resubstitution.cpp\">experiment</a>, <a href=\"https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/sim_resub.hpp\">algorithm</a></li>\n<li>Expressive simulation pattern generation: <a href=\"https://github.com/lsils/mockturtle/blob/master/experiments/pattern_generation.cpp\">experiment</a>, <a href=\"https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/pattern_generation.hpp\">algorithm</a></li>\n<li>AIG/XAG resynthesis: <a href=\"https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/resyn_engines/xag_resyn.hpp\">algorithm</a></li>\n<li>MIG resynthesis: <a href=\"https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/resyn_engines/mig_resyn.hpp#L211\">algorithm</a></li>\n<li>Window rewriting: <a href=\"https://github.com/lsils/mockturtle/blob/master/experiments/window_rewriting.cpp\">experiment</a>, <a href=\"https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/window_rewriting.hpp\">algorithm</a></li>\n</ul>\n<p><a href=\"/projects\">Back</a></p>"},{"url":"/projects/sce/","relativePath":"projects/sce.md","relativeDir":"projects","base":"sce.md","name":"sce","frontmatter":{"title":"Synthesis and Optimization for Emerging Technologies in Superconducting Electronics","hide_title":true,"subtitle":"","template":"page","excerpt":""},"html":"<h3>Synthesis and Optimization for Emerging Technologies in Superconducting Electronics</h3>\n<p>(since 08/2020, PhD research) <br/>\nAdvisor: Professor Giovanni De Micheli, EPFL</p>\n<hr/>\n<p>The growing demand for computationally-heavy applications nowadays draws increasing attention to <em>superconducting electronics</em> (SCE) because of its capability of high-speed computation and low energy consumption. In parallel to the rapid development of SCE technologies such as the <em>rapid single-flux quantum</em> (RSFQ) and the <em>adiabatic quantum-flux parametron</em> (AQFP), there is a need to adapt the existing <em>electronic design automation</em> (EDA) algorithms to address the design constraints arising from these emerging technologies.</p>\n<p>In particular, two special constraints are imposed by both RSFQ and AQFP circuits:</p>\n<ol>\n<li><strong>Path balancing</strong>: Logic gates in both AQFP and RSFQ are clocked, and the input signals of a logic gate must arrive at the same time. In other words, all data paths must be of the same length. Whereas shortening longer paths is not always possible, <em>buffers</em> need to be inserted to delay shorter paths.</li>\n<li><strong>Fanout branching</strong>: As the output current of an AQFP gate, or the output pulse of an RSFQ gate, is limited, it has to be amplified by a <em>splitter</em> before branching into multiple fanouts. In AQFP, splitters are clocked (i.e., participate in path balancing); in RSFQ, splitters are not clocked.</li>\n</ol>\n<p>In this project, we adapt existing logic synthesis algorithms, or design new algorithms, to deal with these special constraints during logic optimization. In [1], an optimization flow for AQFP is designed to minimize the cost for both logic gates and buffers/splitters, where the increase of fanout is limited and depth optimization is prioritized. In [2,3], the problem of AQFP buffer/splitter insertion is further investigated. Due to the interplay between path balancing and fanout branching in AQFP, a globally optimal buffer insertion scheme cannot be found easily. We proposed a linear-time irredundant buffer insertion algorithm and a scheduling-based technique to further optimize it heuristically. The impact of different technology assumptions are also studied.</p>\n<h4>Related publications</h4>\n<ol>\n<li>Eleonora Testa, Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. \"Algebraic and Boolean Optimization Methods for AQFP Superconducting Circuits,\" <em>2021 Asia and South Pacific Design Automation Conference (ASP-DAC).</em> (<a href=\"https://ieeexplore.ieee.org/abstract/document/9371541\">IEEEXplore</a>)</li>\n<li>Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. \"Irredundant Buffer and Splitter Insertion and Scheduling-Based Optimization for AQFP Circuits,\" <em>2021 International Workshop on Logic and Synthesis (IWLS).</em> (<a href=\"https://arxiv.org/abs/2109.00291\">arXiv</a>, <a href=\"https://www.youtube.com/watch?v=TecthbMX1Tk\">video</a>)</li>\n<li>Siang-Yun Lee, Heinz Riener, and Giovanni De Micheli. \"Beyond Local Optimality of Buffer and Splitter Insertion for AQFP Circuits,\" <em>2022 Design Automation Conference (DAC).</em> (<a href=\"https://www.youtube.com/watch?v=cEBcETC6Rxg\">video</a>)</li>\n</ol>\n<h4>Open-source implementation</h4>\n<ul>\n<li>AQFP optimization flow: <a href=\"https://github.com/lsils/ASPDAC2021_exp\">experiment</a></li>\n<li>Irredundant buffer insertion and optimization: <a href=\"https://github.com/lsils/mockturtle/blob/master/experiments/buffer_insertion.cpp\">experiment</a>, <a href=\"https://github.com/lsils/mockturtle/blob/master/include/mockturtle/algorithms/aqfp/buffer_insertion.hpp\">algorithm</a></li>\n</ul>\n<p><a href=\"/projects\">Back</a></p>"}],"site":{"siteMetadata":{"description":"Siang-Yun's personal website","layout_style":"simple","palette":"orange","header":{"title":"Siang-Yun Lee","tagline":"李瓖芸 • Sonia","background":"dark","has_nav":true,"nav_links":[{"label":"Home","url":"/","style":"link"},{"label":"About","url":"/about/","style":"link"},{"label":"Projects","url":"/projects/","style":"link","icon_class":"lorem-ipsum","new_window":false,"type":"action"},{"label":"Blog","url":"/blog/","style":"link"}],"has_social":true,"social_links":[{"label":"E-mail","url":"mailto:siang-yun.lee@epfl.ch","style":"icon","icon_class":"fa fa-envelope","new_window":true,"type":"action"},{"label":"GitHub","url":"https://github.com/lee30sonia","style":"icon","icon_class":"fab fa-github","new_window":true},{"label":"Facebook","url":"https://www.facebook.com/Sonia.Lee.Happy/","style":"icon","icon_class":"fab fa-facebook","new_window":true},{"label":"LinkedIn","url":"https://www.linkedin.com/in/siang-yun-lee-7938a115a/","style":"icon","icon_class":"fab fa-linkedin","new_window":true},{"label":"Google Scholar","url":"https://scholar.google.com/citations?user=icugAzkAAAAJ","style":"button","icon_class":"","new_window":true,"type":"action"},{"label":"ORCID","url":"https://orcid.org/0000-0001-5907-2314","style":"button","icon_class":"","new_window":true,"type":"action"}],"profile_img":"images/spectacular-onion.jpg"},"footer":{"content":"&copy; All rights reserved.","links":[{"label":"Made with Stackbit.","url":"https://www.stackbit.com","style":"link","new_window":true}]},"title":"Siang-Yun Lee 李瓖芸"},"pathPrefix":"","data":{}},"menus":{}}}}