Analysis & Synthesis report for logisimExample
Sat Mar 28 22:59:54 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: main:inst|Multiplexer_bus_2:MUX_1
 11. Parameter Settings for User Entity Instance: main:inst|Multiplexer_bus_4:MUX_2
 12. Parameter Settings for User Entity Instance: main:inst|AND_GATE:GATE_2
 13. Parameter Settings for User Entity Instance: main:inst|OR_GATE:GATE_4
 14. Parameter Settings for User Entity Instance: main:inst|AND_GATE:GATE_5
 15. Parameter Settings for User Entity Instance: main:inst|NOR_GATE:GATE_6
 16. Parameter Settings for User Entity Instance: main:inst|Multiplexer_bus_2:MUX_4
 17. Parameter Settings for User Entity Instance: main:inst|L_2_bit_Trigger_61c2be1b:FF|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 18. Parameter Settings for User Entity Instance: main:inst|PC:PrCount|AND_GATE_3_INPUTS:GATE_1
 19. Parameter Settings for User Entity Instance: main:inst|PC:PrCount|LogisimCounter:COUNTER_1
 20. Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE:GATE_1
 21. Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|AND_GATE:GATE_2
 22. Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE_3_INPUTS:GATE_3
 23. Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE:GATE_4
 24. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|AND_GATE:GATE_11
 25. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_1
 26. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_2
 27. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_3
 28. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_4
 29. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_5
 30. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_6
 31. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_7
 32. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_9
 33. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_10
 34. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_11
 35. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_12
 36. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_13
 37. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_14
 38. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_15
 39. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_16
 40. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_17
 41. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_18
 42. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_5_INPUTS:GATE_19
 43. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_20
 44. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_21
 45. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_23
 46. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_24
 47. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_25
 48. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_26
 49. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_27
 50. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_28
 51. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_29
 52. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_30
 53. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_31
 54. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_32
 55. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_33
 56. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_34
 57. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_35
 58. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_36
 59. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_37
 60. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_38
 61. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_39
 62. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_40
 63. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_43
 64. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_44
 65. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_45
 66. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_46
 67. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_47
 68. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE:GATE_48
 69. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_51
 70. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_53
 71. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_54
 72. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_55
 73. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_4_INPUTS:GATE_56
 74. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_58
 75. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_59
 76. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_60
 77. Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_61
 78. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1
 79. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2
 80. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 81. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_7|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 82. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_6|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 83. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_5|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 84. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 85. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_3|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 86. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_4|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 87. Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_2|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 88. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|Multiplexer_bus_16:MUX_1
 89. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_6|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 90. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_12|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 91. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_4|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 92. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 93. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_7|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 94. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_2|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 95. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_14|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 96. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_11|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 97. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_5|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 98. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_9|REGISTER_FLIP_FLOP:REGISTER_FILE_1
 99. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_13|REGISTER_FLIP_FLOP:REGISTER_FILE_1
100. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_3|REGISTER_FLIP_FLOP:REGISTER_FILE_1
101. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_15|REGISTER_FLIP_FLOP:REGISTER_FILE_1
102. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_16|REGISTER_FLIP_FLOP:REGISTER_FILE_1
103. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1
104. Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_10|REGISTER_FLIP_FLOP:REGISTER_FILE_1
105. Port Connectivity Checks: "main:inst|MyRam:RAM_CPU|Multiplexer_bus_16:MUX_1"
106. Port Connectivity Checks: "main:inst|MyRam:RAM_CPU|Demultiplexer_16:DEMUX_1"
107. Port Connectivity Checks: "main:inst|Registers:RegFile|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1"
108. Port Connectivity Checks: "main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1"
109. Port Connectivity Checks: "main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2"
110. Port Connectivity Checks: "main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1"
111. Port Connectivity Checks: "main:inst|Registers:RegFile"
112. Port Connectivity Checks: "main:inst|MyALU:MyALU_1|ALU:ALU_1"
113. Port Connectivity Checks: "main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1"
114. Port Connectivity Checks: "main:inst|Decode_Logic_0a78f3ad:Decode_Logic"
115. Port Connectivity Checks: "main:inst|PC:PrCount|LogisimCounter:COUNTER_1"
116. Port Connectivity Checks: "main:inst|L_2_bit_Trigger_61c2be1b:FF|REGISTER_FLIP_FLOP:REGISTER_FILE_1"
117. Port Connectivity Checks: "main:inst|Multiplexer_bus_2:MUX_4"
118. Port Connectivity Checks: "main:inst|Multiplexer_4:MUX_3"
119. Port Connectivity Checks: "main:inst|Demultiplexer_2:DEMUX_1"
120. Port Connectivity Checks: "main:inst|Multiplexer_bus_4:MUX_2"
121. Port Connectivity Checks: "main:inst|Multiplexer_bus_2:MUX_1"
122. Post-Synthesis Netlist Statistics for Top Partition
123. Elapsed Time Per Partition
124. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Mar 28 22:59:53 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; logisimExample                              ;
; Top-level Entity Name           ; Block2                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 106                                         ;
; Total pins                      ; 37                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Block2             ; logisimExample     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------+---------+
; XOR_GATE_ONEHOT.v                ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/XOR_GATE_ONEHOT.v          ;         ;
; ROM_CPU_123wd.v                  ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/ROM_CPU_123wd.v            ;         ;
; REGISTER_FLIP_FLOP.v             ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/REGISTER_FLIP_FLOP.v       ;         ;
; Registers.v                      ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Registers.v                ;         ;
; PC.v                             ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/PC.v                       ;         ;
; OR_GATE_3_INPUTS.v               ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/OR_GATE_3_INPUTS.v         ;         ;
; OR_GATE.v                        ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/OR_GATE.v                  ;         ;
; NOT_GATE.v                       ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NOT_GATE.v                 ;         ;
; NOR_GATE_4_INPUTS.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NOR_GATE_4_INPUTS.v        ;         ;
; NOR_GATE_3_INPUTS.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NOR_GATE_3_INPUTS.v        ;         ;
; NOR_GATE.v                       ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NOR_GATE.v                 ;         ;
; NAND_GATE_5_INPUTS.v             ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NAND_GATE_5_INPUTS.v       ;         ;
; NAND_GATE_4_INPUTS.v             ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NAND_GATE_4_INPUTS.v       ;         ;
; NAND_GATE.v                      ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/NAND_GATE.v                ;         ;
; MyTrigger.v                      ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/MyTrigger.v                ;         ;
; MyRam.v                          ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/MyRam.v                    ;         ;
; MyALU.v                          ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/MyALU.v                    ;         ;
; Multiplexer_bus_8.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Multiplexer_bus_8.v        ;         ;
; Multiplexer_bus_4.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Multiplexer_bus_4.v        ;         ;
; Multiplexer_bus_2.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Multiplexer_bus_2.v        ;         ;
; Multiplexer_bus_16.v             ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Multiplexer_bus_16.v       ;         ;
; Multiplexer_4.v                  ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Multiplexer_4.v            ;         ;
; main.v                           ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/main.v                     ;         ;
; L_2_bit_Trigger_61c2be1b.v       ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/L_2_bit_Trigger_61c2be1b.v ;         ;
; LogisimCounter.v                 ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/LogisimCounter.v           ;         ;
; Demultiplexer_8.v                ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Demultiplexer_8.v          ;         ;
; Demultiplexer_2.v                ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Demultiplexer_2.v          ;         ;
; Demultiplexer_16.v               ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Demultiplexer_16.v         ;         ;
; Decode_Logic_0a78f3ad.v          ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v    ;         ;
; BUFFER_COMPONENT.v               ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/BUFFER_COMPONENT.v         ;         ;
; AND_GATE_5_INPUTS.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/AND_GATE_5_INPUTS.v        ;         ;
; AND_GATE_4_INPUTS.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/AND_GATE_4_INPUTS.v        ;         ;
; AND_GATE_3_INPUTS.v              ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/AND_GATE_3_INPUTS.v        ;         ;
; AND_GATE.v                       ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/AND_GATE.v                 ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; D:/Intel/logisimExample/ALU.v                      ;         ;
; Block2.bdf                       ; yes             ; User Block Diagram/Schematic File  ; D:/Intel/logisimExample/Block2.bdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                    ;
+---------------------------------------------+------------------------------------------------------------------+
; Resource                                    ; Usage                                                            ;
+---------------------------------------------+------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 181                                                              ;
;                                             ;                                                                  ;
; Combinational ALUT usage for logic          ; 290                                                              ;
;     -- 7 input functions                    ; 1                                                                ;
;     -- 6 input functions                    ; 59                                                               ;
;     -- 5 input functions                    ; 20                                                               ;
;     -- 4 input functions                    ; 17                                                               ;
;     -- <=3 input functions                  ; 193                                                              ;
;                                             ;                                                                  ;
; Dedicated logic registers                   ; 106                                                              ;
;                                             ;                                                                  ;
; I/O pins                                    ; 37                                                               ;
;                                             ;                                                                  ;
; Total DSP Blocks                            ; 0                                                                ;
;                                             ;                                                                  ;
; Maximum fan-out node                        ; main:inst|PC:PrCount|LogisimCounter:COUNTER_1|s_counter_value[2] ;
; Maximum fan-out                             ; 45                                                               ;
; Total fan-out                               ; 1354                                                             ;
; Average fan-out                             ; 2.88                                                             ;
+---------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name              ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+--------------------------+--------------+
; |Block2                                          ; 290 (0)             ; 106 (0)                   ; 0                 ; 0          ; 37   ; 0            ; |Block2                                                                                      ; Block2                   ; work         ;
;    |main:inst|                                   ; 290 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst                                                                            ; main                     ; work         ;
;       |AND_GATE:GATE_5|                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|AND_GATE:GATE_5                                                            ; AND_GATE                 ; work         ;
;       |Decode_Logic_0a78f3ad:Decode_Logic|       ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic                                         ; Decode_Logic_0a78f3ad    ; work         ;
;          |AND_GATE:GATE_2|                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|AND_GATE:GATE_2                         ; AND_GATE                 ; work         ;
;          |Demultiplexer_16:DEMUX_1|              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1                ; Demultiplexer_16         ; work         ;
;          |OR_GATE:GATE_1|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE:GATE_1                          ; OR_GATE                  ; work         ;
;          |OR_GATE:GATE_4|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE:GATE_4                          ; OR_GATE                  ; work         ;
;          |OR_GATE_3_INPUTS:GATE_3|               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE_3_INPUTS:GATE_3                 ; OR_GATE_3_INPUTS         ; work         ;
;       |Demultiplexer_2:DEMUX_1|                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Demultiplexer_2:DEMUX_1                                                    ; Demultiplexer_2          ; work         ;
;       |L_2_bit_Trigger_61c2be1b:FF|              ; 0 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|L_2_bit_Trigger_61c2be1b:FF                                                ; L_2_bit_Trigger_61c2be1b ; work         ;
;          |REGISTER_FLIP_FLOP:REGISTER_FILE_1|    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|L_2_bit_Trigger_61c2be1b:FF|REGISTER_FLIP_FLOP:REGISTER_FILE_1             ; REGISTER_FLIP_FLOP       ; work         ;
;       |Multiplexer_4:MUX_3|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Multiplexer_4:MUX_3                                                        ; Multiplexer_4            ; work         ;
;       |Multiplexer_bus_2:MUX_1|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Multiplexer_bus_2:MUX_1                                                    ; Multiplexer_bus_2        ; work         ;
;       |Multiplexer_bus_2:MUX_4|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Multiplexer_bus_2:MUX_4                                                    ; Multiplexer_bus_2        ; work         ;
;       |Multiplexer_bus_4:MUX_2|                  ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Multiplexer_bus_4:MUX_2                                                    ; Multiplexer_bus_4        ; work         ;
;       |MyALU:MyALU_1|                            ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1                                                              ; MyALU                    ; work         ;
;          |ALU:ALU_1|                             ; 26 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1                                                    ; ALU                      ; work         ;
;             |AND_GATE_4_INPUTS:GATE_39|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_39                          ; AND_GATE_4_INPUTS        ; work         ;
;             |NOR_GATE:GATE_17|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_17                                   ; NOR_GATE                 ; work         ;
;             |NOR_GATE:GATE_20|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_20                                   ; NOR_GATE                 ; work         ;
;             |NOR_GATE:GATE_43|                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_43                                   ; NOR_GATE                 ; work         ;
;             |NOR_GATE:GATE_9|                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_9                                    ; NOR_GATE                 ; work         ;
;             |NOR_GATE_3_INPUTS:GATE_12|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_12                          ; NOR_GATE_3_INPUTS        ; work         ;
;             |NOR_GATE_3_INPUTS:GATE_29|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_29                          ; NOR_GATE_3_INPUTS        ; work         ;
;             |NOR_GATE_3_INPUTS:GATE_30|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_30                          ; NOR_GATE_3_INPUTS        ; work         ;
;             |NOR_GATE_3_INPUTS:GATE_6|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_6                           ; NOR_GATE_3_INPUTS        ; work         ;
;             |NOR_GATE_4_INPUTS:GATE_38|          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_38                          ; NOR_GATE_4_INPUTS        ; work         ;
;             |XOR_GATE_ONEHOT:GATE_18|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_18                            ; XOR_GATE_ONEHOT          ; work         ;
;             |XOR_GATE_ONEHOT:GATE_44|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_44                            ; XOR_GATE_ONEHOT          ; work         ;
;             |XOR_GATE_ONEHOT:GATE_53|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_53                            ; XOR_GATE_ONEHOT          ; work         ;
;             |XOR_GATE_ONEHOT:GATE_54|            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_54                            ; XOR_GATE_ONEHOT          ; work         ;
;          |AND_GATE:GATE_11|                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyALU:MyALU_1|AND_GATE:GATE_11                                             ; AND_GATE                 ; work         ;
;       |MyRam:RAM_CPU|                            ; 16 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU                                                              ; MyRam                    ; work         ;
;          |Demultiplexer_16:DEMUX_1|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|Demultiplexer_16:DEMUX_1                                     ; Demultiplexer_16         ; work         ;
;          |MyTrigger:MyTrigger_10|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_10                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_10|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_11|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_11                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_11|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_12|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_12                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_12|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_13|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_13                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_13|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_14|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_14                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_14|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_15|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_15                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_15|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_16|                ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_16                                       ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_16|REGISTER_FLIP_FLOP:REGISTER_FILE_1    ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_1|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_1                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_2|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_2                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_2|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_3|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_3                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_3|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_4|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_4                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_4|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_5|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_5                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_5|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_6|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_6                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_6|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_7|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_7                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_7|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_8|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_8                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_9|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_9                                        ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_9|REGISTER_FLIP_FLOP:REGISTER_FILE_1     ; REGISTER_FLIP_FLOP       ; work         ;
;       |PC:PrCount|                               ; 136 (0)             ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|PC:PrCount                                                                 ; PC                       ; work         ;
;          |LogisimCounter:COUNTER_1|              ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|PC:PrCount|LogisimCounter:COUNTER_1                                        ; LogisimCounter           ; work         ;
;          |ROM_CPU_123wd:ROM_1|                   ; 117 (117)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1                                             ; ROM_CPU_123wd            ; work         ;
;       |Registers:RegFile|                        ; 64 (0)              ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile                                                          ; Registers                ; work         ;
;          |Demultiplexer_8:DEMUX_1|               ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1                                  ; Demultiplexer_8          ; work         ;
;          |Multiplexer_bus_8:MUX_1|               ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1                                  ; Multiplexer_bus_8        ; work         ;
;          |Multiplexer_bus_8:MUX_2|               ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2                                  ; Multiplexer_bus_8        ; work         ;
;          |MyTrigger:MyTrigger_1|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_1                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_2|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_2                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_2|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_3|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_3                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_3|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_4|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_4                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_4|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_5|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_5                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_5|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_6|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_6                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_6|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_7|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_7                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_7|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
;          |MyTrigger:MyTrigger_8|                 ; 0 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_8                                    ; MyTrigger                ; work         ;
;             |REGISTER_FLIP_FLOP:REGISTER_FILE_1| ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Block2|main:inst|Registers:RegFile|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ; REGISTER_FLIP_FLOP       ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 106   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Block2|main:inst|PC:PrCount|LogisimCounter:COUNTER_1|s_counter_value[5] ;
; 19:1               ; 4 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Block2|main:inst|Multiplexer_bus_4:MUX_2|Mux0                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Multiplexer_bus_2:MUX_1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Multiplexer_bus_4:MUX_2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|AND_GATE:GATE_2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|OR_GATE:GATE_4 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|AND_GATE:GATE_5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|NOR_GATE:GATE_6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Multiplexer_bus_2:MUX_4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|L_2_bit_Trigger_61c2be1b:FF|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                               ;
; NrOfBits       ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|PC:PrCount|AND_GATE_3_INPUTS:GATE_1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|PC:PrCount|LogisimCounter:COUNTER_1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                    ;
; ClkEdge        ; 1     ; Signed Integer                                                    ;
; max_val        ; 255   ; Signed Integer                                                    ;
; width          ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE:GATE_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|AND_GATE:GATE_2 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE_3_INPUTS:GATE_3 ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE:GATE_4 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|AND_GATE:GATE_11 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_3 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_4 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_5 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_6 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_7 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_9 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_10 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_11 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_12 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_13 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_14 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_15 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_16 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_17 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_18 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_5_INPUTS:GATE_19 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_20 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_21 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_23 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_24 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_25 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_26 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_27 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_28 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_29 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_30 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_31 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_32 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_33 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_34 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_35 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_36 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_37 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_38 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_39 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_40 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_43 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_44 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_45 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_46 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_47 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE:GATE_48 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE:GATE_51 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_53 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_54 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_55 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_4_INPUTS:GATE_56 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE:GATE_58 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_59 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_3_INPUTS:GATE_60 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_61 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BubblesMask    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_7|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_6|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_5|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_3|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_4|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|Registers:RegFile|MyTrigger:MyTrigger_2|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                           ;
; NrOfBits       ; 4     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|Multiplexer_bus_16:MUX_1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; NrOfBits       ; 4     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_6|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_12|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_4|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_7|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_2|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_14|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_11|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_5|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_9|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_13|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_3|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_15|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_16|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_1|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                       ;
; NrOfBits       ; 4     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|MyRam:RAM_CPU|MyTrigger:MyTrigger_10|REGISTER_FLIP_FLOP:REGISTER_FILE_1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ActiveLevel    ; 1     ; Signed Integer                                                                                        ;
; NrOfBits       ; 4     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|MyRam:RAM_CPU|Multiplexer_bus_16:MUX_1" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|MyRam:RAM_CPU|Demultiplexer_16:DEMUX_1" ;
+--------+-------+----------+--------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                          ;
+--------+-------+----------+--------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                     ;
+--------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Registers:RegFile|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1" ;
+-------------+-------+----------+---------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                         ;
+-------------+-------+----------+---------------------------------------------------------------------------------+
; ClockEnable ; Input ; Info     ; Stuck at VCC                                                                    ;
; Reset       ; Input ; Info     ; Stuck at GND                                                                    ;
; Tick        ; Input ; Info     ; Stuck at VCC                                                                    ;
+-------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                        ;
+--------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                        ;
+--------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1" ;
+--------+-------+----------+-----------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                             ;
+--------+-------+----------+-----------------------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                                        ;
+--------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Registers:RegFile"                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Output_bus_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Output_bus_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Output_bus_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r0           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|MyALU:MyALU_1|ALU:ALU_1" ;
+------+--------+----------+------------------------------------+
; Port ; Type   ; Severity ; Details                            ;
+------+--------+----------+------------------------------------+
; COUT ; Output ; Info     ; Explicitly unconnected             ;
; P    ; Output ; Info     ; Explicitly unconnected             ;
+------+--------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1" ;
+-------------+--------+----------+-----------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                         ;
+-------------+--------+----------+-----------------------------------------------------------------+
; DemuxOut_0  ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_10 ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_11 ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_12 ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_13 ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_14 ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_15 ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_5  ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_7  ; Output ; Info     ; Explicitly unconnected                                          ;
; DemuxOut_8  ; Output ; Info     ; Explicitly unconnected                                          ;
; Enable      ; Input  ; Info     ; Stuck at VCC                                                    ;
+-------------+--------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Decode_Logic_0a78f3ad:Decode_Logic" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; Bit  ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|PC:PrCount|LogisimCounter:COUNTER_1" ;
+-------------+--------+----------+-----------------------------------------+
; Port        ; Type   ; Severity ; Details                                 ;
+-------------+--------+----------+-----------------------------------------+
; ClockEnable ; Input  ; Info     ; Stuck at VCC                            ;
; CompareOut  ; Output ; Info     ; Explicitly unconnected                  ;
; clear       ; Input  ; Info     ; Stuck at GND                            ;
+-------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|L_2_bit_Trigger_61c2be1b:FF|REGISTER_FLIP_FLOP:REGISTER_FILE_1" ;
+-------------+-------+----------+---------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                             ;
+-------------+-------+----------+---------------------------------------------------------------------+
; ClockEnable ; Input ; Info     ; Stuck at VCC                                                        ;
; Reset       ; Input ; Info     ; Stuck at GND                                                        ;
; Tick        ; Input ; Info     ; Stuck at VCC                                                        ;
+-------------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Multiplexer_bus_2:MUX_4" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Multiplexer_4:MUX_3" ;
+--------+-------+----------+-------------------------------+
; Port   ; Type  ; Severity ; Details                       ;
+--------+-------+----------+-------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                  ;
+--------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Demultiplexer_2:DEMUX_1" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Multiplexer_bus_4:MUX_2" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "main:inst|Multiplexer_bus_2:MUX_1" ;
+--------+-------+----------+-----------------------------------+
; Port   ; Type  ; Severity ; Details                           ;
+--------+-------+----------+-----------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                      ;
+--------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 106                         ;
;     plain             ; 106                         ;
; arriav_lcell_comb     ; 290                         ;
;     arith             ; 8                           ;
;         1 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 6                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 281                         ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 14                          ;
;         6 data inputs ; 59                          ;
; boundary_port         ; 37                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 11.16                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 28 22:59:16 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off logisimExample -c logisimExample
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file logisimexample.bdf
    Info (12023): Found entity 1: logisimExample
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate_onehot.v
    Info (12023): Found entity 1: XOR_GATE_ONEHOT File: D:/Intel/logisimExample/XOR_GATE_ONEHOT.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rom_cpu_123wd.v
    Info (12023): Found entity 1: ROM_CPU_123wd File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file register_flip_flop.v
    Info (12023): Found entity 1: REGISTER_FLIP_FLOP File: D:/Intel/logisimExample/REGISTER_FLIP_FLOP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: Registers File: D:/Intel/logisimExample/Registers.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: D:/Intel/logisimExample/PC.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file or_gate_3_inputs.v
    Info (12023): Found entity 1: OR_GATE_3_INPUTS File: D:/Intel/logisimExample/OR_GATE_3_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file or_gate.v
    Info (12023): Found entity 1: OR_GATE File: D:/Intel/logisimExample/OR_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file not_gate.v
    Info (12023): Found entity 1: NOT_GATE File: D:/Intel/logisimExample/NOT_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nor_gate_4_inputs.v
    Info (12023): Found entity 1: NOR_GATE_4_INPUTS File: D:/Intel/logisimExample/NOR_GATE_4_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nor_gate_3_inputs.v
    Info (12023): Found entity 1: NOR_GATE_3_INPUTS File: D:/Intel/logisimExample/NOR_GATE_3_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nor_gate.v
    Info (12023): Found entity 1: NOR_GATE File: D:/Intel/logisimExample/NOR_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nand_gate_5_inputs.v
    Info (12023): Found entity 1: NAND_GATE_5_INPUTS File: D:/Intel/logisimExample/NAND_GATE_5_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nand_gate_4_inputs.v
    Info (12023): Found entity 1: NAND_GATE_4_INPUTS File: D:/Intel/logisimExample/NAND_GATE_4_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nand_gate.v
    Info (12023): Found entity 1: NAND_GATE File: D:/Intel/logisimExample/NAND_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file mytrigger.v
    Info (12023): Found entity 1: MyTrigger File: D:/Intel/logisimExample/MyTrigger.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file myram.v
    Info (12023): Found entity 1: MyRam File: D:/Intel/logisimExample/MyRam.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file myalu.v
    Info (12023): Found entity 1: MyALU File: D:/Intel/logisimExample/MyALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer_bus_8.v
    Info (12023): Found entity 1: Multiplexer_bus_8 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer_bus_4.v
    Info (12023): Found entity 1: Multiplexer_bus_4 File: D:/Intel/logisimExample/Multiplexer_bus_4.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer_bus_2.v
    Info (12023): Found entity 1: Multiplexer_bus_2 File: D:/Intel/logisimExample/Multiplexer_bus_2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer_bus_16.v
    Info (12023): Found entity 1: Multiplexer_bus_16 File: D:/Intel/logisimExample/Multiplexer_bus_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file multiplexer_4.v
    Info (12023): Found entity 1: Multiplexer_4 File: D:/Intel/logisimExample/Multiplexer_4.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: D:/Intel/logisimExample/main.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file l_2_bit_trigger_61c2be1b.v
    Info (12023): Found entity 1: L_2_bit_Trigger_61c2be1b File: D:/Intel/logisimExample/L_2_bit_Trigger_61c2be1b.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file logisimtoplevelshell.v
    Info (12023): Found entity 1: LogisimToplevelShell File: D:/Intel/logisimExample/LogisimToplevelShell.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file logisimtickgenerator.v
    Info (12023): Found entity 1: LogisimTickGenerator File: D:/Intel/logisimExample/LogisimTickGenerator.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file logisimcounter.v
    Info (12023): Found entity 1: LogisimCounter File: D:/Intel/logisimExample/LogisimCounter.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file logisimclockcomponent.v
    Info (12023): Found entity 1: LogisimClockComponent File: D:/Intel/logisimExample/LogisimClockComponent.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer_8.v
    Info (12023): Found entity 1: Demultiplexer_8 File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer_2.v
    Info (12023): Found entity 1: Demultiplexer_2 File: D:/Intel/logisimExample/Demultiplexer_2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file demultiplexer_16.v
    Info (12023): Found entity 1: Demultiplexer_16 File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file decode_logic_0a78f3ad.v
    Info (12023): Found entity 1: Decode_Logic_0a78f3ad File: D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file buffer_component.v
    Info (12023): Found entity 1: BUFFER_COMPONENT File: D:/Intel/logisimExample/BUFFER_COMPONENT.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file and_gate_5_inputs.v
    Info (12023): Found entity 1: AND_GATE_5_INPUTS File: D:/Intel/logisimExample/AND_GATE_5_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file and_gate_4_inputs.v
    Info (12023): Found entity 1: AND_GATE_4_INPUTS File: D:/Intel/logisimExample/AND_GATE_4_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file and_gate_3_inputs.v
    Info (12023): Found entity 1: AND_GATE_3_INPUTS File: D:/Intel/logisimExample/AND_GATE_3_INPUTS.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file and_gate.v
    Info (12023): Found entity 1: AND_GATE File: D:/Intel/logisimExample/AND_GATE.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/Intel/logisimExample/ALU.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12127): Elaborating entity "Block2" for the top level hierarchy
Info (12128): Elaborating entity "main" for hierarchy "main:inst"
Info (12128): Elaborating entity "Multiplexer_bus_2" for hierarchy "main:inst|Multiplexer_bus_2:MUX_1" File: D:/Intel/logisimExample/main.v Line: 120
Info (12128): Elaborating entity "NOT_GATE" for hierarchy "main:inst|NOT_GATE:GATE_1" File: D:/Intel/logisimExample/main.v Line: 123
Info (12128): Elaborating entity "Multiplexer_bus_4" for hierarchy "main:inst|Multiplexer_bus_4:MUX_2" File: D:/Intel/logisimExample/main.v Line: 132
Info (12128): Elaborating entity "AND_GATE" for hierarchy "main:inst|AND_GATE:GATE_2" File: D:/Intel/logisimExample/main.v Line: 137
Warning (10230): Verilog HDL assignment warning at AND_GATE.v(40): truncated value with size 32 to match size of target (2) File: D:/Intel/logisimExample/AND_GATE.v Line: 40
Info (12128): Elaborating entity "Demultiplexer_2" for hierarchy "main:inst|Demultiplexer_2:DEMUX_1" File: D:/Intel/logisimExample/main.v Line: 143
Warning (10230): Verilog HDL assignment warning at Demultiplexer_2.v(26): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_2.v Line: 26
Warning (10230): Verilog HDL assignment warning at Demultiplexer_2.v(27): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_2.v Line: 27
Info (12128): Elaborating entity "OR_GATE" for hierarchy "main:inst|OR_GATE:GATE_4" File: D:/Intel/logisimExample/main.v Line: 151
Warning (10230): Verilog HDL assignment warning at OR_GATE.v(40): truncated value with size 32 to match size of target (2) File: D:/Intel/logisimExample/OR_GATE.v Line: 40
Info (12128): Elaborating entity "NOR_GATE" for hierarchy "main:inst|NOR_GATE:GATE_6" File: D:/Intel/logisimExample/main.v Line: 161
Warning (10230): Verilog HDL assignment warning at NOR_GATE.v(40): truncated value with size 32 to match size of target (2) File: D:/Intel/logisimExample/NOR_GATE.v Line: 40
Info (12128): Elaborating entity "Multiplexer_4" for hierarchy "main:inst|Multiplexer_4:MUX_3" File: D:/Intel/logisimExample/main.v Line: 169
Info (12128): Elaborating entity "L_2_bit_Trigger_61c2be1b" for hierarchy "main:inst|L_2_bit_Trigger_61c2be1b:FF" File: D:/Intel/logisimExample/main.v Line: 184
Info (12128): Elaborating entity "REGISTER_FLIP_FLOP" for hierarchy "main:inst|L_2_bit_Trigger_61c2be1b:FF|REGISTER_FLIP_FLOP:REGISTER_FILE_1" File: D:/Intel/logisimExample/L_2_bit_Trigger_61c2be1b.v Line: 59
Info (12128): Elaborating entity "PC" for hierarchy "main:inst|PC:PrCount" File: D:/Intel/logisimExample/main.v Line: 190
Info (12128): Elaborating entity "AND_GATE_3_INPUTS" for hierarchy "main:inst|PC:PrCount|AND_GATE_3_INPUTS:GATE_1" File: D:/Intel/logisimExample/PC.v Line: 81
Warning (10230): Verilog HDL assignment warning at AND_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3) File: D:/Intel/logisimExample/AND_GATE_3_INPUTS.v Line: 43
Info (12128): Elaborating entity "ROM_CPU_123wd" for hierarchy "main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1" File: D:/Intel/logisimExample/PC.v Line: 84
Info (12128): Elaborating entity "LogisimCounter" for hierarchy "main:inst|PC:PrCount|LogisimCounter:COUNTER_1" File: D:/Intel/logisimExample/PC.v Line: 98
Warning (10230): Verilog HDL assignment warning at LogisimCounter.v(93): truncated value with size 32 to match size of target (8) File: D:/Intel/logisimExample/LogisimCounter.v Line: 93
Warning (10230): Verilog HDL assignment warning at LogisimCounter.v(97): truncated value with size 32 to match size of target (8) File: D:/Intel/logisimExample/LogisimCounter.v Line: 97
Warning (10230): Verilog HDL assignment warning at LogisimCounter.v(104): truncated value with size 32 to match size of target (8) File: D:/Intel/logisimExample/LogisimCounter.v Line: 104
Info (12128): Elaborating entity "Decode_Logic_0a78f3ad" for hierarchy "main:inst|Decode_Logic_0a78f3ad:Decode_Logic" File: D:/Intel/logisimExample/main.v Line: 201
Info (12128): Elaborating entity "Demultiplexer_16" for hierarchy "main:inst|Decode_Logic_0a78f3ad:Decode_Logic|Demultiplexer_16:DEMUX_1" File: D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v Line: 103
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(54): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 54
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(55): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 55
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(56): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 56
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(57): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 57
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(58): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 58
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(59): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 59
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(60): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 60
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(61): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 61
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(62): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 62
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(63): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 63
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(64): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 64
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(65): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 65
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(66): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 66
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(67): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 67
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(68): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 68
Warning (10230): Verilog HDL assignment warning at Demultiplexer_16.v(69): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_16.v Line: 69
Info (12128): Elaborating entity "OR_GATE_3_INPUTS" for hierarchy "main:inst|Decode_Logic_0a78f3ad:Decode_Logic|OR_GATE_3_INPUTS:GATE_3" File: D:/Intel/logisimExample/Decode_Logic_0a78f3ad.v Line: 109
Warning (10230): Verilog HDL assignment warning at OR_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3) File: D:/Intel/logisimExample/OR_GATE_3_INPUTS.v Line: 43
Info (12128): Elaborating entity "MyALU" for hierarchy "main:inst|MyALU:MyALU_1" File: D:/Intel/logisimExample/main.v Line: 210
Info (12128): Elaborating entity "ALU" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1" File: D:/Intel/logisimExample/MyALU.v Line: 148
Info (12128): Elaborating entity "NOR_GATE_3_INPUTS" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_3_INPUTS:GATE_6" File: D:/Intel/logisimExample/ALU.v Line: 205
Warning (10230): Verilog HDL assignment warning at NOR_GATE_3_INPUTS.v(43): truncated value with size 32 to match size of target (3) File: D:/Intel/logisimExample/NOR_GATE_3_INPUTS.v Line: 43
Info (12128): Elaborating entity "NOR_GATE_4_INPUTS" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|NOR_GATE_4_INPUTS:GATE_7" File: D:/Intel/logisimExample/ALU.v Line: 212
Warning (10230): Verilog HDL assignment warning at NOR_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4) File: D:/Intel/logisimExample/NOR_GATE_4_INPUTS.v Line: 46
Info (12128): Elaborating entity "BUFFER_COMPONENT" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|BUFFER_COMPONENT:GATE_8" File: D:/Intel/logisimExample/ALU.v Line: 215
Info (12128): Elaborating entity "XOR_GATE_ONEHOT" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|XOR_GATE_ONEHOT:GATE_15" File: D:/Intel/logisimExample/ALU.v Line: 254
Warning (10230): Verilog HDL assignment warning at XOR_GATE_ONEHOT.v(40): truncated value with size 32 to match size of target (2) File: D:/Intel/logisimExample/XOR_GATE_ONEHOT.v Line: 40
Info (12128): Elaborating entity "NAND_GATE_5_INPUTS" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_5_INPUTS:GATE_19" File: D:/Intel/logisimExample/ALU.v Line: 277
Warning (10230): Verilog HDL assignment warning at NAND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5) File: D:/Intel/logisimExample/NAND_GATE_5_INPUTS.v Line: 49
Info (12128): Elaborating entity "AND_GATE_5_INPUTS" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_5_INPUTS:GATE_21" File: D:/Intel/logisimExample/ALU.v Line: 290
Warning (10230): Verilog HDL assignment warning at AND_GATE_5_INPUTS.v(49): truncated value with size 32 to match size of target (5) File: D:/Intel/logisimExample/AND_GATE_5_INPUTS.v Line: 49
Info (12128): Elaborating entity "AND_GATE_4_INPUTS" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|AND_GATE_4_INPUTS:GATE_26" File: D:/Intel/logisimExample/ALU.v Line: 317
Warning (10230): Verilog HDL assignment warning at AND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4) File: D:/Intel/logisimExample/AND_GATE_4_INPUTS.v Line: 46
Info (12128): Elaborating entity "NAND_GATE" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE:GATE_48" File: D:/Intel/logisimExample/ALU.v Line: 436
Warning (10230): Verilog HDL assignment warning at NAND_GATE.v(40): truncated value with size 32 to match size of target (2) File: D:/Intel/logisimExample/NAND_GATE.v Line: 40
Info (12128): Elaborating entity "NAND_GATE_4_INPUTS" for hierarchy "main:inst|MyALU:MyALU_1|ALU:ALU_1|NAND_GATE_4_INPUTS:GATE_56" File: D:/Intel/logisimExample/ALU.v Line: 472
Warning (10230): Verilog HDL assignment warning at NAND_GATE_4_INPUTS.v(46): truncated value with size 32 to match size of target (4) File: D:/Intel/logisimExample/NAND_GATE_4_INPUTS.v Line: 46
Info (12128): Elaborating entity "Registers" for hierarchy "main:inst|Registers:RegFile" File: D:/Intel/logisimExample/main.v Line: 226
Info (12128): Elaborating entity "Multiplexer_bus_8" for hierarchy "main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1" File: D:/Intel/logisimExample/Registers.v Line: 112
Info (12128): Elaborating entity "Demultiplexer_8" for hierarchy "main:inst|Registers:RegFile|Demultiplexer_8:DEMUX_1" File: D:/Intel/logisimExample/Registers.v Line: 137
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(38): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 38
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(39): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 39
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(40): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 40
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(41): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 41
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(42): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 42
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(43): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 43
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(44): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 44
Warning (10230): Verilog HDL assignment warning at Demultiplexer_8.v(45): truncated value with size 32 to match size of target (1) File: D:/Intel/logisimExample/Demultiplexer_8.v Line: 45
Info (12128): Elaborating entity "MyTrigger" for hierarchy "main:inst|Registers:RegFile|MyTrigger:MyTrigger_8" File: D:/Intel/logisimExample/Registers.v Line: 145
Info (12128): Elaborating entity "REGISTER_FLIP_FLOP" for hierarchy "main:inst|Registers:RegFile|MyTrigger:MyTrigger_8|REGISTER_FLIP_FLOP:REGISTER_FILE_1" File: D:/Intel/logisimExample/MyTrigger.v Line: 59
Info (12128): Elaborating entity "MyRam" for hierarchy "main:inst|MyRam:RAM_CPU" File: D:/Intel/logisimExample/main.v Line: 239
Info (12128): Elaborating entity "Multiplexer_bus_16" for hierarchy "main:inst|MyRam:RAM_CPU|Multiplexer_bus_16:MUX_1" File: D:/Intel/logisimExample/MyRam.v Line: 144
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~0 File: D:/Intel/logisimExample/Multiplexer_bus_2.v Line: 36
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux2 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux2 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~1 File: D:/Intel/logisimExample/Multiplexer_bus_2.v Line: 36
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux1 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux1 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~2 File: D:/Intel/logisimExample/Multiplexer_bus_2.v Line: 36
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux3 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux3 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Multiplexer_bus_2:MUX_4|s_selected_vector~3 File: D:/Intel/logisimExample/Multiplexer_bus_2.v Line: 36
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_1|Mux0 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
    Warning (19017): Found clock multiplexer main:inst|Registers:RegFile|Multiplexer_bus_8:MUX_2|Mux0 File: D:/Intel/logisimExample/Multiplexer_bus_8.v Line: 55
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr1~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr0~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr2~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr3~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr4~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr5~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr6~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr8~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr9~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
    Warning (19017): Found clock multiplexer main:inst|PC:PrCount|ROM_CPU_123wd:ROM_1|WideOr10~0 File: D:/Intel/logisimExample/ROM_CPU_123wd.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 7 assignments for entity "AND_GATE_behavior.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity AND_GATE_behavior.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity AND_GATE_behavior.vhd -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "AND_GATE_entity.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity AND_GATE_entity.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity AND_GATE_entity.vhd -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "LogisimToplevelShell_behavior.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity LogisimToplevelShell_behavior.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity LogisimToplevelShell_behavior.vhd -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "LogisimToplevelShell_entity.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity LogisimToplevelShell_entity.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity LogisimToplevelShell_entity.vhd -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "main_behavior.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity main_behavior.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity main_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity main_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity main_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity main_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity main_behavior.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity main_behavior.vhd -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "main_entity.vhd" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity main_entity.vhd was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity main_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity main_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity main_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity main_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity main_entity.vhd -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity main_entity.vhd -section_id eda_design_synthesis was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 423 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 386 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 4826 megabytes
    Info: Processing ended: Sat Mar 28 22:59:54 2020
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:01


